
---------- Begin Simulation Statistics ----------
final_tick                               243142780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81229                       # Simulator instruction rate (inst/s)
host_mem_usage                                1054252                       # Number of bytes of host memory used
host_op_rate                                   166309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1231.09                       # Real time elapsed on the host
host_tick_rate                              197502824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     204741019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.243143                       # Number of seconds simulated
sim_ticks                                243142780000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             46343285                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1365116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7590789                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51532512                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9511291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        46343285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         36831994                       # Number of indirect misses.
system.cpu.branchPred.lookups                51532512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4426175                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      5866782                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 117751241                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71453447                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           7597438                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22217382                       # Number of branches committed
system.cpu.commit.bw_lim_events               8593309                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            6545                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       159181059                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              204741019                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    193027867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.060681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.064353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    133017596     68.91%     68.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16177775      8.38%     77.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9796966      5.08%     82.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13600299      7.05%     89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5292083      2.74%     92.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2573162      1.33%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2448938      1.27%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1527739      0.79%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8593309      4.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    193027867                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2130203                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2166213                       # Number of function calls committed.
system.cpu.commit.int_insts                 203451964                       # Number of committed integer instructions.
system.cpu.commit.loads                      28189918                       # Number of loads committed
system.cpu.commit.membars                        4000                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       506192      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        157035738     76.70%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          411427      0.20%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           312629      0.15%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          46688      0.02%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            656      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           21308      0.01%     77.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          171144      0.08%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          150230      0.07%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         448491      0.22%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          3350      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28040041     13.70%     91.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16354023      7.99%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       149877      0.07%     99.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1089077      0.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         204741019                       # Class of committed instruction
system.cpu.commit.refs                       45633018                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     204741019                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.431428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.431428                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     37702365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37702365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60985.151751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60985.151751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60291.231577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60291.231577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     37153142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37153142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  33494448000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33494448000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       549223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        549223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       194986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       194986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21357385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21357385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     17443746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17443746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71611.417068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71611.417068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69838.616111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69838.616111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17279382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17279382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11770338955                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11770338955                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       164364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       164364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11269647966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11269647966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       161367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       161367                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.723357                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.718750                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              5433                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       166920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2327                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     55146111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55146111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63432.751655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63432.751655                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63279.247186                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63279.247186                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     54432524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         54432524                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  45264786955                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45264786955                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012940                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       713587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         713587                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       197983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       197983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32627032966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32627032966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       515604                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       515604                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     55146111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55146111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63432.751655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63432.751655                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63279.247186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63279.247186                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     54432524                       # number of overall hits
system.cpu.dcache.overall_hits::total        54432524                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  45264786955                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45264786955                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012940                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       713587                       # number of overall misses
system.cpu.dcache.overall_misses::total        713587                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       197983                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       197983                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32627032966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32627032966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       515604                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       515604                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 514329                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            106.622468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        110807575                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.650582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            515353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         110807575                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.650582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            54948209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       273175                       # number of writebacks
system.cpu.dcache.writebacks::total            273175                       # number of writebacks
system.cpu.decode.BlockedCycles              27543575                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              430223484                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                121008075                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  58506133                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                7607782                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4191027                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    40874807                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1505358                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    22518361                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        342459                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    51532512                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  32177655                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      79361080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               4578402                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         7080                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      223265762                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 8156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         2162                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         67497                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                15215564                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.211943                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          131802830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13937466                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.918250                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          218856592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.091920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.322363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                149649804     68.38%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3466312      1.58%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3268809      1.49%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3638628      1.66%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3047465      1.39%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3573978      1.63%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3596149      1.64%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3649545      1.67%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 44965902     20.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            218856592                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   3425289                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1173121                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     32177576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32177576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26972.637294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26972.637294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26249.474711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26249.474711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     24372781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24372781                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 210515904688                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 210515904688                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.242554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.242554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7804795                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7804795                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       813370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       813370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 183521233732                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 183521233732                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.217276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.217276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      6991425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      6991425                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.269875                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             13069                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        95010                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     32177576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32177576                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26972.637294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26972.637294                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26249.474711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26249.474711                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     24372781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24372781                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 210515904688                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 210515904688                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.242554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.242554                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7804795                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7804795                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       813370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       813370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 183521233732                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 183521233732                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.217276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.217276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      6991425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      6991425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     32177576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32177576                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26972.637294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26972.637294                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26249.474711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26249.474711                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     24372781                       # number of overall hits
system.cpu.icache.overall_hits::total        24372781                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 210515904688                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 210515904688                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.242554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.242554                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7804795                       # number of overall misses
system.cpu.icache.overall_misses::total       7804795                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       813370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       813370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 183521233732                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 183521233732                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.217276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.217276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      6991425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      6991425                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                6991020                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.486097                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         71346576                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.978082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           6991424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          71346576                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.978082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31364205                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      6991020                       # number of writebacks
system.cpu.icache.writebacks::total           6991020                       # number of writebacks
system.cpu.idleCycles                        24286189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              9750064                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29169276                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.216874                       # Inst execution rate
system.cpu.iew.exec_refs                     63361624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22510934                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                20049859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51839040                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21058                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            288626                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28431631                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           363861467                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              40850690                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14340910                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             295874047                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  32206                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1571381                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                7607782                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1614304                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1960156                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        34324                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        16200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        70317                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     23649120                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     10988531                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          16200                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      7793722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1956342                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 313857299                       # num instructions consuming a value
system.cpu.iew.wb_count                     288708572                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638380                       # average fanout of values written-back
system.cpu.iew.wb_producers                 200360244                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.187403                       # insts written-back per cycle
system.cpu.iew.wb_sent                      292479783                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                427033769                       # number of integer regfile reads
system.cpu.int_regfile_writes               236705095                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.411281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.411281                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3046158      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             237479056     76.55%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               446933      0.14%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                327028      0.11%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               51781      0.02%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                4052      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24105      0.01%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               297137      0.10%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               208688      0.07%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              494143      0.16%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7521      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            2139      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             43377306     13.98%     92.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22862148      7.37%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          287848      0.09%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1298753      0.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              310214957                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2974531                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             5762166                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2610267                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4028461                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4023720                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3401736     84.54%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  22564      0.56%     85.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    571      0.01%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    46      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  264      0.01%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 298063      7.41%     92.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                112474      2.80%     95.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2291      0.06%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           185706      4.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              308217988                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          839006166                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    286098305                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         518968068                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  363800643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 310214957                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               60824                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       159120443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1458106                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          54279                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    227007544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     218856592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.417435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.195429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           134886413     61.63%     61.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14682132      6.71%     68.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14363546      6.56%     74.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13449096      6.15%     81.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12009957      5.49%     86.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            10520175      4.81%     91.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9952971      4.55%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5838500      2.67%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3153802      1.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       218856592                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.275855                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    32190177                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        351059                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1208708                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1152411                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51839040                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28431631                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               129782430                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                        243142781                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    243142780000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                23467672                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             222675449                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               52                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 805067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                123966523                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  82840                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                113457                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1001784257                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              408866250                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           437114236                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  59254027                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3308764                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                7607782                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4547883                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                214438780                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4321683                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        627936851                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12705                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1127                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4995350                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1045                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    548356636                       # The number of ROB reads
system.cpu.rob.rob_writes                   754151518                       # The number of ROB writes
system.cpu.timesIdled                         2766906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   176                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        34984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         34984                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87722.088897                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87722.088897                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  14310279806                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  14310279806                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       163132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         163132                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      6990583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6990583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113004.872951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113004.872951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93066.629748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93066.629748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6845702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6845702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  16372258998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16372258998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       144881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           144881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst          366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  13449523998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13449523998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       144515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       144515                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        161581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            161581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115312.310011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115312.310011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95315.462653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95315.462653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             83287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83287                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   9028262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9028262000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.484550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           78294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78294                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7459960000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7459960000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.484376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        78266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78266                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       353772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        353772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127019.505130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127019.505130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 107273.383397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107273.383397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        233496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            233496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  15277397999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15277397999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.339982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       120276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          120276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          982                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          982                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12797070999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12797070999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.337206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.337206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119294                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data   960.784314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   960.784314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29960.784314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29960.784314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  150                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.404762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.404762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                102                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      3056000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3056000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.404762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.404762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           102                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6977902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6977902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6977902                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6977902                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       273175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       273175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       273175                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           273175                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          6990583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           515353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7505936                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113004.872951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122403.484912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118438.784563                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93066.629748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102536.095358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98535.569676                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6845702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               316783                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7162485                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  16372258998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24305659999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40677918997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.020725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.385309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.045757                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             144881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198570                       # number of demand (read+write) misses
system.l2.demand_misses::total                 343451                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst             366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            1010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  13449523998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20257030999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33706554997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.383349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        144515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        197560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            342075                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         6990583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          515353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7505936                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 113004.872951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122403.484912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118438.784563                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93066.629748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102536.095358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87722.088897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95043.882612                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6845702                       # number of overall hits
system.l2.overall_hits::.cpu.data              316783                       # number of overall hits
system.l2.overall_hits::total                 7162485                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  16372258998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24305659999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40677918997                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.020725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.385309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.045757                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            144881                       # number of overall misses
system.l2.overall_misses::.cpu.data            198570                       # number of overall misses
system.l2.overall_misses::total                343451                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst            366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1376                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  13449523998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20257030999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  14310279806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48016834803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.383349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       144515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       197560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       163132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           505207                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           222567                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                  892                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              224096                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4934                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         541990                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.l2.tags.avg_refs                     27.688022                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                120531382                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     271.105013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1366.300019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1397.759989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1057.341012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.333569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.341250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.258140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.198486                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.801514                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    546086                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 120531382                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.506033                       # Cycle average of tags in use
system.l2.tags.total_refs                    15120041                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     64753                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              176023                       # number of writebacks
system.l2.writebacks::total                    176023                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     359443.91                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                51151.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    176014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    144514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    196285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    158176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     32401.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       131.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    131.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        46.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     38039213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38039213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          38039213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52002498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     41677701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             131719412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46332743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         38039213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52002498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     41677701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178052155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46332743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46332743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       274704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.249927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.834287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.986347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115509     42.05%     42.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       112669     41.01%     83.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28181     10.26%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9740      3.55%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3477      1.27%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1625      0.59%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          958      0.35%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          555      0.20%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1990      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       274704                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               31934400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                32026624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                   92224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11263232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             11265472                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      9248960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9248960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        9248960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12644032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     10133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32026624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11265472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11265472                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       144515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       197563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       158338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41628.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51116.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59422.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      9248896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12562240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     10123264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 38038949.789090998471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 51666103.348822452128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 41635059.038150340319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6015988956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10098643505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   9408855805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       176023                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  32717839.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     11263232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 46323530.560932137072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 5759092261610                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        10154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1192640                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             167043                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        10154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          144515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          197563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       158338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              500416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       176023                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             176023                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    59.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             31701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10666                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001632858500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        10154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.134233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.902334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.465500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9590     94.45%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          551      5.43%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.12%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  291621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   64549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    500416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                500416                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      500416                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 60.74                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   303061                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   1441                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2494875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  243141880000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25523488266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  16167707016                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        10154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.331889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.285938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.272780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4347     42.81%     42.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      1.11%     43.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4181     41.18%     85.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1143     11.26%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              280      2.76%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.57%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   176023                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               176023                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     176023                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                55.22                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   97195                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11790175260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1015422240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     60590800500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            515.280175                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1011820251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7473960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18508287000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  64097821153                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19176161807                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 132874729789                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            685403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                539702130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     24613518720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1855064820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17668441440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6062492400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           125286654270                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         215479978192                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              455899140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11896850190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                945985740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     59479536480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            512.326399                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1084038501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7412080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  20314071250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  64433306297                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19461904077                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 130437379875                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            707815200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                502799550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24742520640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1707616680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17522157120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6589366320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           124568464830                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         215181666922                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              462758220                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1496736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1496736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1496736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43292096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43292096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43292096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1710065307                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2647717420                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            500519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  500519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              500519                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       495998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        996320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             422151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       176023                       # Transaction distribution
system.membus.trans_dist::CleanEvict           319778                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              103                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78265                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        422151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     20973027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1545539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22518566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    894822528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     50465792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              945288320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 243142780000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29540873967                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20974924347                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1549482825                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  11319360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8273534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012925                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.113537                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8167145     98.71%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 105841      1.28%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    548      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8273534                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        20265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          548                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7505510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        85559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15012451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          86107                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          767311                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7345196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       449198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6991020                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          607121                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           224479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           161581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          161581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6991425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       353772                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
