NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v1.sv","mvau_stream_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[1,0,1,"Module","Module"],[2,0,3,"<span class=\"Qualifier\">mvau_stream_tb_v1.</span>&#8203;sv (testbench)","mvau_stream_tb_v1.sv"],[3,0,1,"Signals","Signals"],[4,0,4,"rst_n","rst_n"],[5,0,4,"out_v","out_v"],[6,0,4,"out","out"],[7,0,4,"out_packed","out_packed"],[8,0,4,"in_v","in_v"],[9,0,4,"weights","weights"],[10,0,4,"in_wgt","in_wgt"],[11,0,4,"in_wgt_um","in_wgt_um"],[12,0,4,"in_mat","in_mat"],[13,0,4,"in_act","in_act"],[14,0,4,"mvau_beh","mvau_beh"],[15,0,4,"test_count","test_count"],[16,0,4,"do_comp","do_comp"],[17,0,1,"Initial blocks","Initial_blocks"],[18,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[19,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[20,0,0,"CLK_GEN","CLK_GEN"],[21,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[22,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[23,0,0,"INP_ACT_GEN_DUT","INP_ACT_GEN_DUT"],[24,0,0,"WGT_GEN_DUT","WGT_GEN_DUT"]]);