\hypertarget{structALT__SDR__CTL__CTLCFG__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+C\+T\+L\+C\+F\+G\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__CTLCFG__s}\index{ALT\_SDR\_CTL\_CTLCFG\_s@{ALT\_SDR\_CTL\_CTLCFG\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a02b959e6462fec9d785112a09e4dca37}\label{structALT__SDR__CTL__CTLCFG__s_a02b959e6462fec9d785112a09e4dca37}} 
uint32\+\_\+t {\bfseries memtype}\+: 3
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a389210a1265854d56a35535bb697269f}\label{structALT__SDR__CTL__CTLCFG__s_a389210a1265854d56a35535bb697269f}} 
uint32\+\_\+t {\bfseries membl}\+: 5
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a6a9476f4eabd18c80d30e66a366469bb}\label{structALT__SDR__CTL__CTLCFG__s_a6a9476f4eabd18c80d30e66a366469bb}} 
uint32\+\_\+t {\bfseries addrorder}\+: 2
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a58958d3542fc317bcaaecd5c63cc9c33}\label{structALT__SDR__CTL__CTLCFG__s_a58958d3542fc317bcaaecd5c63cc9c33}} 
uint32\+\_\+t {\bfseries eccen}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a993c4f96fed2bb62a4eced4fc74789f8}\label{structALT__SDR__CTL__CTLCFG__s_a993c4f96fed2bb62a4eced4fc74789f8}} 
uint32\+\_\+t {\bfseries ecccorren}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a51852b5fa61e34705e97c58574f234f4}\label{structALT__SDR__CTL__CTLCFG__s_a51852b5fa61e34705e97c58574f234f4}} 
uint32\+\_\+t {\bfseries cfg\+\_\+enable\+\_\+ecc\+\_\+code\+\_\+overwrites}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a4324ba9d692ceed95e794608335b9f45}\label{structALT__SDR__CTL__CTLCFG__s_a4324ba9d692ceed95e794608335b9f45}} 
uint32\+\_\+t {\bfseries gensbe}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a46476557730424e485dce82eb0507d6d}\label{structALT__SDR__CTL__CTLCFG__s_a46476557730424e485dce82eb0507d6d}} 
uint32\+\_\+t {\bfseries gendbe}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a2f8d9a5596c765a406d4e0123a4b8306}\label{structALT__SDR__CTL__CTLCFG__s_a2f8d9a5596c765a406d4e0123a4b8306}} 
uint32\+\_\+t {\bfseries reorderen}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_aac2c44fdec6d2a5307cff9c0a857bb7c}\label{structALT__SDR__CTL__CTLCFG__s_aac2c44fdec6d2a5307cff9c0a857bb7c}} 
uint32\+\_\+t {\bfseries starvelimit}\+: 6
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a8c20c6ac9ed0c5842debd84dfd1cd36a}\label{structALT__SDR__CTL__CTLCFG__s_a8c20c6ac9ed0c5842debd84dfd1cd36a}} 
uint32\+\_\+t {\bfseries dqstrken}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a98be5d32808a351d5e7d7514468e2788}\label{structALT__SDR__CTL__CTLCFG__s_a98be5d32808a351d5e7d7514468e2788}} 
uint32\+\_\+t {\bfseries nodmpins}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a658ce8beeb358cbb71a9b5435d035682}\label{structALT__SDR__CTL__CTLCFG__s_a658ce8beeb358cbb71a9b5435d035682}} 
uint32\+\_\+t {\bfseries burstintren}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a65495d9518fd17058c66a60a84087df2}\label{structALT__SDR__CTL__CTLCFG__s_a65495d9518fd17058c66a60a84087df2}} 
uint32\+\_\+t {\bfseries bursttermen}\+: 1
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__CTLCFG__s_a6737e7d62ca5a85df802ff7ed09f2fe0}\label{structALT__SDR__CTL__CTLCFG__s_a6737e7d62ca5a85df802ff7ed09f2fe0}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 6
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
