Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 15:05:48 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file erode_hls_timing_summary_routed.rpt -rpx erode_hls_timing_summary_routed.rpx -warn_on_violation
| Design       : erode_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                 3285        0.099        0.000                      0                 3285        2.020        0.000                       0                  1602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        7.500        0.000                      0                   69        0.228        0.000                      0                   69        5.500        0.000                       0                    43  
ap_clk              0.198        0.000                      0                 3080        0.100        0.000                      0                 3080        2.020        0.000                       0                  1559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        2.723        0.000                      0                    5        0.099        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.521        0.000                      0                  139        0.158        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.089%)  route 3.188ns (81.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.182     4.865    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.089%)  route 3.188ns (81.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.182     4.865    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.089%)  route 3.188ns (81.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.182     4.865    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.089%)  route 3.188ns (81.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.182     4.865    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[23]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.730%)  route 3.055ns (81.270%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.049     4.732    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    12.460    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.730%)  route 3.055ns (81.270%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.049     4.732    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[5]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    12.460    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.730%)  route 3.055ns (81.270%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.049     4.732    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    12.460    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.730%)  route 3.055ns (81.270%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.049     4.732    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y62         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    12.460    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.704ns (19.508%)  route 2.905ns (80.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.899     4.582    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y65         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y65         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.704ns (19.508%)  route 2.905ns (80.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.694     2.123    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.247 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          1.312     3.559    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.683 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.899     4.582    erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y65         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y65         FDRE (Setup_fdre_C_R)       -0.524    12.365    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  7.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.155     0.706    erode_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.751 r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.751    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.091     0.523    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.997%)  route 0.165ns (47.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.165     0.716    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.761 r  erode_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.761    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.091     0.523    erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.173     0.724    erode_hls_CONTROL_BUS_s_axi_U/out[2]
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.769 r  erode_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.769    erode_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.681%)  route 0.240ns (56.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.240     0.791    erode_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.836 r  erode_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.836    erode_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.047%)  route 0.316ns (62.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.246     0.912    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.047%)  route 0.316ns (62.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.246     0.912    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.753%)  route 0.349ns (65.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.279     0.945    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y59         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.753%)  route 0.349ns (65.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.279     0.945    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y59         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.753%)  route 0.349ns (65.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.279     0.945    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y59         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.607%)  route 0.442ns (70.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.372     1.038    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X36Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y63         FDRE (Hold_fdre_C_CE)       -0.016     0.416    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.623    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X38Y59  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X38Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y59  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y64  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y60  erode_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y59  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y59  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y63  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.830ns (31.831%)  route 3.919ns (68.169%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X43Y74         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  packets_loc_channel_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.613     2.042    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[2]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.166 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=33, routed)          1.055     3.220    packets_loc_channel_U/U_fifo_w32_d2_A_ram/internal_full_n_reg[0]
    SLICE_X42Y76         SRL16E (Prop_srl16e_A0_Q)    0.152     3.372 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3/Q
                         net (fo=2, routed)           0.950     4.322    Loop_1_proc_U0/out[13]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.348     4.670 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.358     5.028    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.426 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__2/CO[3]
                         net (fo=5, routed)           0.944     6.598    Loop_1_proc_U0/tmp_5_i_fu_108_p2
    SLICE_X37Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.722 r  Loop_1_proc_U0/tmp_5_i_reg_159[0]_i_1/O
                         net (fo=1, routed)           0.000     6.722    Loop_1_proc_U0/tmp_5_i_reg_159[0]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031     6.920    Loop_1_proc_U0/tmp_5_i_reg_159_reg[0]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 3.308ns (63.117%)  route 1.933ns (36.883%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.592 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.592    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.709 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.709    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.826 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.826    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.943 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.943    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.060 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.060    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.177 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.177    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.500 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__6/O[1]
                         net (fo=1, routed)           0.573     4.074    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[29]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.306     4.380 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_i_2/O
                         net (fo=1, routed)           0.000     4.380    Block_Mat_exit406734_U0/p_0_in[27]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.778 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.778    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.935 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.358     5.292    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/CO[0]
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.329     5.621 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.593     6.214    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[30]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 3.308ns (63.368%)  route 1.912ns (36.632%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.592 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.592    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.709 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.709    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.826 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.826    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.943 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.943    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.060 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.060    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.177 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.177    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.500 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__6/O[1]
                         net (fo=1, routed)           0.573     4.074    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[29]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.306     4.380 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_i_2/O
                         net (fo=1, routed)           0.000     4.380    Block_Mat_exit406734_U0/p_0_in[27]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.778 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.778    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.935 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.358     5.292    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/CO[0]
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.329     5.621 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.572     6.193    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[30]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 3.308ns (63.368%)  route 1.912ns (36.632%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.592 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.592    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.709 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.709    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.826 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.826    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.943 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.943    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.060 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.060    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.177 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.177    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.500 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__6/O[1]
                         net (fo=1, routed)           0.573     4.074    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[29]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.306     4.380 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_i_2/O
                         net (fo=1, routed)           0.000     4.380    Block_Mat_exit406734_U0/p_0_in[27]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.778 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.778    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.935 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.358     5.292    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/CO[0]
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.329     5.621 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.572     6.193    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[30]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 3.342ns (64.143%)  route 1.868ns (35.857%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.592 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.592    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.709 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.709    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.826 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.826    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.943 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.943    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.060 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.060    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__5/O[1]
                         net (fo=1, routed)           0.573     3.957    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[25]
    SLICE_X35Y71         LUT1 (Prop_lut1_I0_O)        0.306     4.263 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_i_2/O
                         net (fo=1, routed)           0.000     4.263    Block_Mat_exit406734_U0/p_0_in[23]
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.661 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.661    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.995 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/O[1]
                         net (fo=1, routed)           0.496     5.491    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/p_neg_t_i_fu_133_p2[25]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     5.794 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_5/O
                         net (fo=2, routed)           0.389     6.183    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[26]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.985ns (57.840%)  route 2.176ns (42.160%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.798 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/O[1]
                         net (fo=1, routed)           0.586     3.384    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[5]
    SLICE_X35Y66         LUT1 (Prop_lut1_I0_O)        0.306     3.690 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_i_3/O
                         net (fo=1, routed)           0.000     3.690    Block_Mat_exit406734_U0/p_0_in[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.088 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.088    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.202 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.202    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.316 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.316    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.650 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__2/O[1]
                         net (fo=1, routed)           0.460     5.110    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/p_neg_t_i_fu_133_p2[13]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.303     5.413 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_17/O
                         net (fo=3, routed)           0.720     6.134    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[14]
    DSP48_X2Y27          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.830ns (32.261%)  route 3.843ns (67.739%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X43Y74         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  packets_loc_channel_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.613     2.042    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[2]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.166 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=33, routed)          1.055     3.220    packets_loc_channel_U/U_fifo_w32_d2_A_ram/internal_full_n_reg[0]
    SLICE_X42Y76         SRL16E (Prop_srl16e_A0_Q)    0.152     3.372 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3/Q
                         net (fo=2, routed)           0.950     4.322    Loop_1_proc_U0/out[13]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.348     4.670 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.358     5.028    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.426 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__2/CO[3]
                         net (fo=5, routed)           0.867     6.522    Loop_1_proc_U0/tmp_5_i_fu_108_p2
    SLICE_X36Y79         LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     6.646    Loop_1_proc_U0/ap_NS_fsm[2]
    SLICE_X36Y79         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X36Y79         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.077     6.966    Loop_1_proc_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.830ns (32.562%)  route 3.790ns (67.438%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X43Y74         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  packets_loc_channel_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.613     2.042    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[2]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.166 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=33, routed)          1.055     3.220    packets_loc_channel_U/U_fifo_w32_d2_A_ram/internal_full_n_reg[0]
    SLICE_X42Y76         SRL16E (Prop_srl16e_A0_Q)    0.152     3.372 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3/Q
                         net (fo=2, routed)           0.950     4.322    Loop_1_proc_U0/out[13]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.348     4.670 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.358     5.028    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.426 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__2/CO[3]
                         net (fo=5, routed)           0.815     6.469    Loop_1_proc_U0/tmp_5_i_fu_108_p2
    SLICE_X40Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.593 r  Loop_1_proc_U0/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     6.593    Loop_1_proc_U0/ap_enable_reg_pp0_iter0_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  Loop_1_proc_U0/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X40Y77         FDRE                                         r  Loop_1_proc_U0/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029     6.918    Loop_1_proc_U0/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.830ns (32.637%)  route 3.777ns (67.363%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X43Y74         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  packets_loc_channel_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.613     2.042    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[2]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.166 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=33, routed)          1.055     3.220    packets_loc_channel_U/U_fifo_w32_d2_A_ram/internal_full_n_reg[0]
    SLICE_X42Y76         SRL16E (Prop_srl16e_A0_Q)    0.152     3.372 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][13]_srl3/Q
                         net (fo=2, routed)           0.950     4.322    Loop_1_proc_U0/out[13]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.348     4.670 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.358     5.028    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.426 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__1_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  Loop_1_proc_U0/tmp_5_i_fu_108_p2_carry__2/CO[3]
                         net (fo=5, routed)           0.802     6.456    Loop_1_proc_U0/tmp_5_i_fu_108_p2
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.580 r  Loop_1_proc_U0/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     6.580    Loop_1_proc_U0/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X37Y78         FDRE                                         r  Loop_1_proc_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.029     6.918    Loop_1_proc_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 2.985ns (57.236%)  route 2.230ns (42.764%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.409     1.838    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.475 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.475    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.798 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/O[1]
                         net (fo=1, routed)           0.586     3.384    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[5]
    SLICE_X35Y66         LUT1 (Prop_lut1_I0_O)        0.306     3.690 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_i_3/O
                         net (fo=1, routed)           0.000     3.690    Block_Mat_exit406734_U0/p_0_in[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.088 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.088    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.202 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.202    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.316 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.316    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.650 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__2/O[1]
                         net (fo=1, routed)           0.460     5.110    Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/p_neg_t_i_fu_133_p2[13]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.303     5.413 r  Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/b_inferred_i_17/O
                         net (fo=3, routed)           0.775     6.188    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/in[14]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362     6.527    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg
  -------------------------------------------------------------------
                         required time                          6.527    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[4]
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X31Y72         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[6]
    SLICE_X31Y72         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X31Y72         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[16]/Q
                         net (fo=1, routed)           0.059     0.610    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[16]
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.076     0.508    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[1]/Q
                         net (fo=1, routed)           0.059     0.610    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[1]
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.076     0.508    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[3]/Q
                         net (fo=1, routed)           0.062     0.613    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[3]
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.078     0.510    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.062     0.613    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[8]
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.078     0.510    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[5]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[5]
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y71         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.071     0.503    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[14]/Q
                         net (fo=1, routed)           0.058     0.609    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[14]
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.071     0.503    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[15]/Q
                         net (fo=1, routed)           0.058     0.609    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[15]
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y72         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.071     0.503    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg[10]/Q
                         net (fo=1, routed)           0.065     0.616    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg_n_0_[10]
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y28  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y26  Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y27  Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y28  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y26  Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y27  Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y25   Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y28   Block_Mat_exit406734_U0/erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y23   Loop_3_proc_U0/erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y26   Block_Mat_exit406734_U0/erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y71  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X32Y72  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.325%)  route 2.442ns (74.675%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.998     8.427    erode_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.551 f  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.845     9.396    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.124     9.520 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.599    10.119    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.243 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    10.243    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    12.966    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.703ns  (logic 0.890ns (32.932%)  route 1.813ns (67.068%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.739     8.230    erode_hls_CONTROL_BUS_s_axi_U/int_gie
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.354 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.638     8.993    erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.117 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_2/O
                         net (fo=1, routed)           0.435     9.552    erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_2_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.676    erode_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    12.970    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.225ns  (logic 0.704ns (31.643%)  route 1.521ns (68.357%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           1.142     8.571    erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.695 f  erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.378     9.074    erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     9.198 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.198    erode_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.079    12.968    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.944%)  route 1.357ns (70.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y72         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.357     8.786    erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.124     8.910 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.910    erode_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.079    12.968    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        0.866ns  (logic 0.580ns (66.967%)  route 0.286ns (33.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.286     7.715    erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.124     7.839 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.839    erode_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.081    12.970    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  5.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.091     0.642    erode_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.687 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.687    erode_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.804%)  route 0.306ns (62.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/Q
                         net (fo=3, routed)           0.306     0.857    erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg_n_0_[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I1_O)        0.045     0.902 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.902    erode_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.739%)  route 0.349ns (65.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.349     0.901    erode_hls_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.045     0.946 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    erode_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.120     0.587    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.598%)  route 0.488ns (72.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y72         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.488     1.039    erode_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.084 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.084    erode_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.136%)  route 0.488ns (67.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.353     0.904    erode_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.949 f  erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.134     1.084    erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.129 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.129    erode_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X38Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[10]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[13]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[13]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[24]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[24]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[26]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[26]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[29]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[29]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.824%)  route 2.522ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.433     2.843    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     2.967 r  erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1/O
                         net (fo=32, routed)          1.232     4.199    erode_hls_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y66         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[31]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169     6.720    erode_hls_CONTROL_BUS_s_axi_U/int_rows_reg[31]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.058ns (31.484%)  route 2.302ns (68.516%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.865     3.275    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.150     3.425 r  erode_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_2/O
                         net (fo=2, routed)           0.581     4.005    erode_hls_CONTROL_BUS_s_axi_U/int_ier0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.328     4.333 r  erode_hls_CONTROL_BUS_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     4.333    erode_hls_CONTROL_BUS_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.029     6.918    erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.084ns (32.010%)  route 2.302ns (67.990%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.865     3.275    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.150     3.425 r  erode_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_2/O
                         net (fo=2, routed)           0.581     4.005    erode_hls_CONTROL_BUS_s_axi_U/int_ier0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.354     4.359 r  erode_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     4.359    erode_hls_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.075     6.964    erode_hls_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.737%)  route 2.392ns (77.263%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.528     2.938    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  erode_hls_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          1.008     4.069    erode_hls_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[12]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[12]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.737%)  route 2.392ns (77.263%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=2, routed)           0.856     2.285    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     2.409 f  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.528     2.938    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.062 r  erode_hls_CONTROL_BUS_s_axi_U/int_cols[31]_i_1/O
                         net (fo=32, routed)          1.008     4.069    erode_hls_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y63         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[13]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    erode_hls_CONTROL_BUS_s_axi_U/int_cols_reg[13]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  2.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.120     0.671    erode_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.716 r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.716    erode_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.558    erode_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.810%)  route 0.262ns (53.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=10, routed)          0.111     0.662    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           0.152     0.859    erode_hls_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X42Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.904 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     0.904    erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     0.587    erode_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.600%)  route 0.352ns (65.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.352     0.903    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.045     0.948 r  erode_hls_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.948    erode_hls_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y59         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     0.588    erode_hls_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.310%)  route 0.290ns (55.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y60         FDSE                                         r  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.070     0.622    erode_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.667 r  erode_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.220     0.886    erode_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.931 r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_i_1/O
                         net (fo=1, routed)           0.000     0.931    erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.559    erode_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.780%)  route 0.349ns (65.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=10, routed)          0.111     0.662    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           0.238     0.945    erode_hls_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X42Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.060     0.527    erode_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.541%)  route 0.309ns (62.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.136     0.687    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.732 r  erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.174     0.906    erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.451    erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.541%)  route 0.309ns (62.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.136     0.687    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.732 r  erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.174     0.906    erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.451    erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.541%)  route 0.309ns (62.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.136     0.687    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.732 r  erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.174     0.906    erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.451    erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.541%)  route 0.309ns (62.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.136     0.687    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.732 r  erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.174     0.906    erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y60         FDRE (Hold_fdre_C_CE)       -0.016     0.451    erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.700%)  route 0.321ns (63.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    erode_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y60         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  erode_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.136     0.687    erode_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.732 r  erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.185     0.917    erode_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    erode_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X36Y61         FDRE                                         r  erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[10]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X36Y61         FDRE (Hold_fdre_C_CE)       -0.016     0.451    erode_hls_CONTROL_BUS_s_axi_U/int_channels_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.466    





