INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guivi/Downloads/P3_baseline/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/Q08toBCD/Q08toBCD_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q08toBCD
INFO: [VRFC 10-311] analyzing module Q08toBCD_dist_mem_gen_v8_0_14
INFO: [VRFC 10-311] analyzing module Q08toBCD_dist_mem_gen_v8_0_14_synth
INFO: [VRFC 10-311] analyzing module Q08toBCD_rom
INFO: [VRFC 10-311] analyzing module glbl
