<module name="VPAC0_DRU_UTC_VPAC1_DRU_MMR_CFG_DRU_DRU_QUEUE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VPAC_UTC1_DRU_QUEUE_CFG_y" acronym="VPAC_UTC1_DRU_QUEUE_CFG_y" offset="0x0" width="64" description="Configuration Register for Queue 0 Offset = 00308000h + (y * 8h); where y = 0h to 4h">
    <bitfield id="RSVD" width="32" begin="63" end="32" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="REARB_WAIT" width="8" begin="31" end="24" resetval="0x0" description="This is the number of commands that will be sent by other queues before allowing the queue to arbitrate again for the right to send commands." range="" rwaccess="RW"/>
    <bitfield id="CONSECUTIVE_TRANS" width="8" begin="23" end="16" resetval="0x0" description="This is the number of consecutive transactions that will be sent before allowing another queue of equal level to arbitrate to send commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="QOS" width="3" begin="10" end="8" resetval="0x0" description="This configures the QOS for QUEUE0." range="" rwaccess="RW"/>
    <bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="This configures the orderid for QUEUE0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="2" end="0" resetval="0x0" description="This configures the priority for QUEUE0." range="" rwaccess="RW"/>
  </register>
  <register id="VPAC_UTC1_DRU_QUEUE_STATUS_y" acronym="VPAC_UTC1_DRU_QUEUE_STATUS_y" offset="0x40" width="64" description="Status Register for Queue 0 Offset = 00308040h + (y * 8h); where y = 0h to 4h">
    <bitfield id="RSVD" width="28" begin="63" end="36" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_TOTAL" width="9" begin="35" end="27" resetval="0x0" description="This is the channel that the read half is currently working on." range="" rwaccess="R"/>
    <bitfield id="RD_TOP" width="9" begin="26" end="18" resetval="0x0" description="This is the channel that the read half is currently working on." range="" rwaccess="R"/>
    <bitfield id="WR_TOTAL" width="9" begin="17" end="9" resetval="0x0" description="This is the channel that the read half is currently working on." range="" rwaccess="R"/>
    <bitfield id="WR_TOP" width="9" begin="8" end="0" resetval="0x0" description="This is the channel that the write half is currently working on." range="" rwaccess="R"/>
  </register>
</module>
