 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_unit
Version: K-2015.06
Date   : Mon Aug 27 11:44:33 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_M[0] (input port clocked by i_clk)
  Endpoint: o_V[7] (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  i_M[0] (in)                              0.00       0.00 r
  U343/ZN (AND2_X1)                        0.07       0.07 r
  U389/ZN (NAND2_X1)                       0.06       0.12 f
  U391/ZN (AOI222_X1)                      0.15       0.28 r
  U392/ZN (INV_X1)                         0.04       0.31 f
  U394/ZN (AOI222_X1)                      0.13       0.44 r
  U422/CO (FA_X1)                          0.10       0.54 r
  U396/ZN (INV_X1)                         0.03       0.57 f
  U398/ZN (AOI222_X1)                      0.12       0.69 r
  U407/CO (FA_X1)                          0.10       0.79 r
  U401/ZN (INV_X1)                         0.03       0.82 f
  U403/ZN (AOI222_X1)                      0.13       0.95 r
  U404/ZN (AOI21_X1)                       0.04       0.99 f
  U405/ZN (OAI21_X1)                       0.04       1.03 r
  U406/Z (XOR2_X1)                         0.09       1.12 r
  U432/ZN (NOR2_X1)                        0.03       1.15 f
  U433/ZN (AOI221_X1)                      0.09       1.24 r
  U434/ZN (AOI21_X1)                       0.04       1.28 f
  U435/ZN (OR4_X1)                         0.10       1.38 f
  U442/ZN (NOR2_X1)                        0.14       1.52 r
  U443/ZN (OR2_X1)                         0.13       1.65 r
  U448/Z (XOR2_X1)                         0.06       1.71 f
  U456/CO (FA_X1)                          0.10       1.81 f
  U475/CO (FA_X1)                          0.11       1.92 f
  U487/CO (FA_X1)                          0.09       2.01 f
  U500/CO (FA_X1)                          0.09       2.10 f
  U512/CO (FA_X1)                          0.09       2.20 f
  U524/CO (FA_X1)                          0.09       2.29 f
  U539/CO (FA_X1)                          0.09       2.38 f
  U540/Z (XOR2_X1)                         0.08       2.46 f
  U543/ZN (NOR2_X1)                        0.04       2.50 r
  U544/ZN (NOR2_X1)                        0.02       2.52 f
  o_V[7] (out)                             0.00       2.52 f
  data arrival time                                   2.52

  clock i_clk (rise edge)                  4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                        0.00       4.00
  output external delay                    0.00       4.00
  data required time                                  4.00
  -----------------------------------------------------------
  data required time                                  4.00
  data arrival time                                  -2.52
  -----------------------------------------------------------
  slack (MET)                                         1.47


1
