// Seed: 1551652255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_5;
  real id_6;
  wor  id_7 = -1 * -1;
  wire id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input logic id_8
);
  bit id_10;
  assign id_3 = id_4;
  tri0 id_11, id_12;
  wire id_13;
  final id_10 <= id_8;
  tri0 id_14, id_15;
  module_0 modCall_1 (
      id_13,
      id_15,
      id_14,
      id_13
  );
  wor id_16, id_17, id_18;
  assign id_17 = 'd0 && id_18;
  assign id_11 = id_1;
endmodule
