{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591500843104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591500843129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 00:34:02 2020 " "Processing started: Sun Jun 07 00:34:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591500843129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500843129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500843129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591500846789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591500846789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_control.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_control " "Found entity 1: prediction_control" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_checker " "Found entity 1: prediction_checker" {  } { { "prediction_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prediction_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_block " "Found entity 1: prediction_block" {  } { { "prediction_block.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pline_flush_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pline_flush_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pline_flush_ctrl " "Found entity 1: pline_flush_ctrl" {  } { { "pline_flush_ctrl.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/pline_flush_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jze_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jze_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jze_checker " "Found entity 1: jze_checker" {  } { { "jze_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jze_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jne_checker.v(20) " "Verilog HDL information at jne_checker.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "jne_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jne_checker.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591500895595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jne_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jne_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jne_checker " "Found entity 1: jne_checker" {  } { { "jne_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jne_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcy_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jcy_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcy_checker " "Found entity 1: jcy_checker" {  } { { "jcy_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jcy_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i fifo_two_bit.v(5) " "Verilog HDL Declaration information at fifo_two_bit.v(5): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "fifo_two_bit.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_two_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591500895719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_two_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_two_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_two_bit " "Found entity 1: fifo_two_bit" {  } { { "fifo_two_bit.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_two_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_popper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_popper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_popper " "Found entity 1: fifo_popper" {  } { { "fifo_popper.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_popper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subroutinecontrolunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subroutinecontrolunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutineControlUnit " "Found entity 1: SubRoutineControlUnit" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit2 " "Found entity 1: MIRUnit2" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchUnit " "Found entity 1: SynchUnit" {  } { { "SynchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchRegister " "Found entity 1: SynchRegister" {  } { { "SynchRegister.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayinicial.v 1 1 " "Found 1 design units, including 1 entities, in source file delayinicial.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayInicial " "Found entity 1: DelayInicial" {  } { { "DelayInicial.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/DelayInicial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500895989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSA " "Found entity 1: ev20B3BUSA" {  } { { "ev20B3BUSA.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSB " "Found entity 1: ev20B3BUSB" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20bloque3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20bloque3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20BLOQUE3 " "Found entity 1: ev20BLOQUE3" {  } { { "ev20BLOQUE3.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20registerBank " "Found entity 1: ev20registerBank" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandsunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operandsunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operandsUnit " "Found entity 1: operandsUnit" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUUnit " "Found entity 1: ALUUnit" {  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file carryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryBlock " "Found entity 1: carryBlock" {  } { { "carryBlock.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/carryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PCRegister.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit " "Found entity 1: MIRUnit" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dataunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataUnit " "Found entity 1: dataUnit" {  } { { "dataUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PCRegisterAsync.v " "Can't analyze file -- file PCRegisterAsync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591500896351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulsegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulseGen " "Found entity 1: pulseGen" {  } { { "pulseGen.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/pulseGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fifo_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_TB " "Found entity 1: fifo_TB" {  } { { "fifo_TB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_TB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_queue.bdf 1 1 " "Found 1 design units, including 1 entities, in source file branch_queue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_queue " "Found entity 1: branch_queue" {  } { { "branch_queue.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_queue.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500896452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500896452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ev20main " "Elaborating entity \"ev20main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591500898012 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "T5\[6..0\] T " "Bus \"T5\[6..0\]\" found using same base name as \"T\", which might lead to a name conflict." {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -40 1656 1710 -23 "T5\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591500898017 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "T5\[6..0\] T " "Bus \"T5\[6..0\]\" found using same base name as \"T\", which might lead to a name conflict." {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 168 104 184 185 "T5\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591500898018 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SynchUnit inst9 " "Block or symbol \"SynchUnit\" of instance \"inst9\" overlaps another block or symbol" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 544 840 296 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591500898018 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T " "Converted elements in bus name \"T\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[6..0\] T6..0 " "Converted element name(s) from \"T\[6..0\]\" to \"T6..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -32 1776 1792 144 "T\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500898018 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -32 1776 1792 144 "T\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591500898018 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T5 " "Converted elements in bus name \"T5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T5\[6..0\] T56..0 " "Converted element name(s) from \"T5\[6..0\]\" to \"T56..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -40 1656 1710 -23 "T5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500898018 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T5\[6..0\] T56..0 " "Converted element name(s) from \"T5\[6..0\]\" to \"T56..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 168 104 184 185 "T5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500898018 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -40 1656 1710 -23 "T5\[6..0\]" "" } { 168 104 184 185 "T5\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591500898018 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INST_A_view\[4..0\] " "Pin \"INST_A_view\[4..0\]\" is missing source" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1591500898019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIRUnit2 MIRUnit2:inst1 " "Elaborating entity \"MIRUnit2\" for hierarchy \"MIRUnit2:inst1\"" {  } { { "ev20main.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -248 1440 1656 8 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 MIRUnit2:inst1\|UC2:inst-uc2 " "Elaborating entity \"UC2\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\"" {  } { { "MIRUnit2.bdf" "inst-uc2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { -136 1536 1664 24 "inst-uc2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\"" {  } { { "UC2.bdf" "Paul" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\"" {  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Instantiated megafunction \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500898306 ""}  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500898306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3pd " "Found entity 1: cmpr_3pd" {  } { { "db/cmpr_3pd.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/cmpr_3pd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500898490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500898490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3pd MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\|cmpr_3pd:auto_generated " "Elaborating entity \"cmpr_3pd\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\|cmpr_3pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC1 MIRUnit2:inst1\|UC1:Flush1 " "Elaborating entity \"UC1\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\"" {  } { { "MIRUnit2.bdf" "Flush1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 408 1768 1928 536 "Flush1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500898803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500898803 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500898803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000 MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500899312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500899312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\"" {  } { { "UC1.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500899567 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500899567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "UC1.bdf" "inst9" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500899636 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500899636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000 MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500899950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500899950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500899967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIRUnit2:inst1\|MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\"" {  } { { "MIRUnit2.bdf" "MIR3" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 120 1008 1208 344 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "Ezu6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500900460 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500900460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "inst8" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500900705 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500900705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500900830 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500900830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\"" {  } { { "MIR.bdf" "inst4" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500900948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500900948 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500900948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "inst10" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500901125 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500901125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\"" {  } { { "MIR.bdf" "inst14" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500901236 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500901236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|BUSMUX:CinMUX " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|BUSMUX:CinMUX\"" {  } { { "MIRUnit2.bdf" "CinMUX" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|BUSMUX:CinMUX " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|BUSMUX:CinMUX\"" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500901772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|BUSMUX:CinMUX " "Instantiated megafunction \"MIRUnit2:inst1\|BUSMUX:CinMUX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500901772 ""}  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500901772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|LPM_FF:inst6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit2.bdf" "inst6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500903935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|LPM_FF:inst6 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500903944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|LPM_FF:inst6 " "Instantiated megafunction \"MIRUnit2:inst1\|LPM_FF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500903944 ""}  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500903944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:inst " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:inst\"" {  } { { "ev20main.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 168 400 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF fetchUnit:inst\|LPM_FF:InstructionRegister " "Elaborating entity \"LPM_FF\" for hierarchy \"fetchUnit:inst\|LPM_FF:InstructionRegister\"" {  } { { "fetchUnit.bdf" "InstructionRegister" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|LPM_FF:InstructionRegister " "Elaborated megafunction instantiation \"fetchUnit:inst\|LPM_FF:InstructionRegister\"" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchUnit:inst\|LPM_FF:InstructionRegister " "Instantiated megafunction \"fetchUnit:inst\|LPM_FF:InstructionRegister\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500904090 ""}  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500904090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_block fetchUnit:inst\|prediction_block:inst16 " "Elaborating entity \"prediction_block\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\"" {  } { { "fetchUnit.bdf" "inst16" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 824 1056 1272 984 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_checker fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5 " "Elaborating entity \"prediction_checker\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\"" {  } { { "prediction_block.bdf" "inst5" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 336 704 920 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcy_checker fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jcy_checker:jcy " "Elaborating entity \"jcy_checker\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jcy_checker:jcy\"" {  } { { "prediction_checker.v" "jcy" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pred_type jcy_checker.v(12) " "Verilog HDL or VHDL warning at jcy_checker.v(12): object \"pred_type\" assigned a value but never read" {  } { { "jcy_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jcy_checker.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591500904211 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_checker:inst5|jcy_checker:jcy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jze_checker fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jze_checker:jze " "Elaborating entity \"jze_checker\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jze_checker:jze\"" {  } { { "prediction_checker.v" "jze" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_checker.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jne_checker fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jne_checker:jne " "Elaborating entity \"jne_checker\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|prediction_checker:inst5\|jne_checker:jne\"" {  } { { "prediction_checker.v" "jne" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_checker.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fetchUnit:inst\|prediction_block:inst16\|fifo:inst11 " "Elaborating entity \"fifo\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|fifo:inst11\"" {  } { { "prediction_block.bdf" "inst11" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 560 440 568 704 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_popper fetchUnit:inst\|prediction_block:inst16\|fifo_popper:inst3 " "Elaborating entity \"fifo_popper\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|fifo_popper:inst3\"" {  } { { "prediction_block.bdf" "inst3" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 280 488 656 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_control fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4 " "Elaborating entity \"prediction_control\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\"" {  } { { "prediction_block.bdf" "inst4" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 136 448 632 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904279 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC prediction_control.v(59) " "Verilog HDL Always Construct warning at prediction_control.v(59): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591500904284 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next prediction_control.v(46) " "Verilog HDL Always Construct warning at prediction_control.v(46): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] prediction_control.v(46) " "Inferred latch for \"next\[0\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] prediction_control.v(46) " "Inferred latch for \"next\[1\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] prediction_control.v(46) " "Inferred latch for \"next\[2\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] prediction_control.v(46) " "Inferred latch for \"next\[3\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] prediction_control.v(46) " "Inferred latch for \"next\[4\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] prediction_control.v(46) " "Inferred latch for \"next\[5\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904309 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[6\] prediction_control.v(46) " "Inferred latch for \"next\[6\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904310 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[7\] prediction_control.v(46) " "Inferred latch for \"next\[7\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904310 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[8\] prediction_control.v(46) " "Inferred latch for \"next\[8\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904310 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[9\] prediction_control.v(46) " "Inferred latch for \"next\[9\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904310 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[10\] prediction_control.v(46) " "Inferred latch for \"next\[10\]\" at prediction_control.v(46)" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904310 "|ev20main|fetchUnit:inst|prediction_block:inst16|prediction_control:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor fetchUnit:inst\|prediction_block:inst16\|branch_predictor:inst " "Elaborating entity \"branch_predictor\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|branch_predictor:inst\"" {  } { { "prediction_block.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 112 800 1008 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904315 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "takens branch_predictor.v(71) " "Verilog HDL Always Construct warning at branch_predictor.v(71): inferring latch(es) for variable \"takens\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_predictor.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_predictor.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591500904318 "|ev20main|fetchUnit:inst|prediction_block:inst16|branch_predictor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index branch_predictor.v(71) " "Verilog HDL Always Construct warning at branch_predictor.v(71): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_predictor.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_predictor.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591500904318 "|ev20main|fetchUnit:inst|prediction_block:inst16|branch_predictor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_two_bit fetchUnit:inst\|prediction_block:inst16\|fifo_two_bit:inst1 " "Elaborating entity \"fifo_two_bit\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|fifo_two_bit:inst1\"" {  } { { "prediction_block.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 384 1256 1400 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fetchUnit:inst\|prediction_block:inst16\|fifo_two_bit:inst1\|fifo2:fifo2b_block\[0\].f0 " "Elaborating entity \"fifo2\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|fifo_two_bit:inst1\|fifo2:fifo2b_block\[0\].f0\"" {  } { { "fifo_two_bit.v" "fifo2b_block\[0\].f0" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_two_bit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\"" {  } { { "prediction_block.bdf" "inst9" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9 " "Instantiated megafunction \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500904367 ""}  } { { "prediction_block.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500904367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000 fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "prediction_block.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_osc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_osc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_osc " "Found entity 1: mux_osc" {  } { { "db/mux_osc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_osc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500904639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500904639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_osc fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_osc:auto_generated " "Elaborating entity \"mux_osc\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_osc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500904657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eleven_fifo.v 1 1 " "Using design file eleven_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eleven_fifo " "Found entity 1: eleven_fifo" {  } { { "eleven_fifo.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/eleven_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500905060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591500905060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eleven_fifo fetchUnit:inst\|prediction_block:inst16\|eleven_fifo:inst2 " "Elaborating entity \"eleven_fifo\" for hierarchy \"fetchUnit:inst\|prediction_block:inst16\|eleven_fifo:inst2\"" {  } { { "prediction_block.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { { 104 1208 1368 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister fetchUnit:inst\|PCRegister:inst1 " "Elaborating entity \"PCRegister\" for hierarchy \"fetchUnit:inst\|PCRegister:inst1\"" {  } { { "fetchUnit.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 568 352 544 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubRoutineControlUnit fetchUnit:inst\|SubRoutineControlUnit:inst6 " "Elaborating entity \"SubRoutineControlUnit\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\"" {  } { { "fetchUnit.bdf" "inst6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 1016 240 432 1112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stack.bdf 1 1 " "Using design file stack.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/stack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500905360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591500905360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst " "Elaborating entity \"stack\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\"" {  } { { "SubRoutineControlUnit.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 200 1016 1224 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "push_pop.bdf 1 1 " "Using design file push_pop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 push_pop " "Found entity 1: push_pop" {  } { { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500905480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591500905480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_pop fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22 " "Elaborating entity \"push_pop\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\"" {  } { { "stack.bdf" "inst22" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/stack.bdf" { { 1872 504 624 1968 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pop.v 1 1 " "Using design file pop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pop " "Found entity 1: pop" {  } { { "pop.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/pop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500905683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591500905683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pop fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|pop:inst2 " "Elaborating entity \"pop\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|pop:inst2\"" {  } { { "push_pop.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 288 400 592 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7\"" {  } { { "push_pop.bdf" "inst7" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 224 848 960 336 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7 " "Elaborated megafunction instantiation \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7\"" {  } { { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 224 848 960 336 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7 " "Instantiated megafunction \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|LPM_LATCH:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500905876 ""}  } { { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 224 848 960 336 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500905876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\"" {  } { { "push_pop.bdf" "inst6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 216 648 760 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\"" {  } { { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 216 648 760 304 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500905953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6 " "Instantiated megafunction \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500905953 ""}  } { { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 216 648 760 304 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500905953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500906004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000 fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "push_pop.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 216 648 760 304 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500906007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500906195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500906195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500906222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "push.v 1 1 " "Using design file push.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 push " "Found entity 1: push" {  } { { "push.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500906414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591500906414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|push:inst " "Elaborating entity \"push\" for hierarchy \"fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|push:inst\"" {  } { { "push_pop.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/push_pop.bdf" { { 136 400 592 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500906430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUUnit ALUUnit:inst13 " "Elaborating entity \"ALUUnit\" for hierarchy \"ALUUnit:inst13\"" {  } { { "ev20main.bdf" "inst13" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 200 1392 1552 328 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryBlock ALUUnit:inst13\|carryBlock:inst " "Elaborating entity \"carryBlock\" for hierarchy \"ALUUnit:inst13\|carryBlock:inst\"" {  } { { "ALUUnit.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 256 568 720 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALUUnit:inst13\|ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALUUnit:inst13\|ALU:inst1\"" {  } { { "ALUUnit.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 200 304 480 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF ALUUnit:inst13\|LPM_FF:OperandRegister2 " "Elaborating entity \"LPM_FF\" for hierarchy \"ALUUnit:inst13\|LPM_FF:OperandRegister2\"" {  } { { "ALUUnit.bdf" "OperandRegister2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 104 1336 1512 248 "OperandRegister2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUUnit:inst13\|LPM_FF:OperandRegister2 " "Elaborated megafunction instantiation \"ALUUnit:inst13\|LPM_FF:OperandRegister2\"" {  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 104 1336 1512 248 "OperandRegister2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUUnit:inst13\|LPM_FF:OperandRegister2 " "Instantiated megafunction \"ALUUnit:inst13\|LPM_FF:OperandRegister2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500909374 ""}  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 104 1336 1512 248 "OperandRegister2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500909374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALUUnit:inst13\|shifter:inst2 " "Elaborating entity \"shifter\" for hierarchy \"ALUUnit:inst13\|shifter:inst2\"" {  } { { "ALUUnit.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { { 176 792 952 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operandsUnit operandsUnit:inst10 " "Elaborating entity \"operandsUnit\" for hierarchy \"operandsUnit:inst10\"" {  } { { "ev20main.bdf" "inst10" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 192 1056 1256 352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX operandsUnit:inst10\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"operandsUnit:inst10\|BUSMUX:inst8\"" {  } { { "operandsUnit.bdf" "inst8" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operandsUnit:inst10\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"operandsUnit:inst10\|BUSMUX:inst8\"" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operandsUnit:inst10\|BUSMUX:inst8 " "Instantiated megafunction \"operandsUnit:inst10\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500909620 ""}  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500909620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000 operandsUnit:inst10\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"operandsUnit:inst10\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "operandsUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500909891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500909891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"operandsUnit:inst10\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500909916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20registerBank ev20registerBank:inst14 " "Elaborating entity \"ev20registerBank\" for hierarchy \"ev20registerBank:inst14\"" {  } { { "ev20main.bdf" "inst14" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 376 568 768 536 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF ev20registerBank:inst14\|LPM_FF:inst35 " "Elaborating entity \"LPM_FF\" for hierarchy \"ev20registerBank:inst14\|LPM_FF:inst35\"" {  } { { "ev20registerBank.bdf" "inst35" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { 7120 24 200 7264 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|LPM_FF:inst35 " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|LPM_FF:inst35\"" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { 7120 24 200 7264 "inst35" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|LPM_FF:inst35 " "Instantiated megafunction \"ev20registerBank:inst14\|LPM_FF:inst35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500910211 ""}  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { 7120 24 200 7264 "inst35" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500910211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE ev20registerBank:inst14\|LPM_DECODE:instRB " "Elaborating entity \"LPM_DECODE\" for hierarchy \"ev20registerBank:inst14\|LPM_DECODE:instRB\"" {  } { { "ev20registerBank.bdf" "instRB" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { -552 -792 -672 -440 "instRB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|LPM_DECODE:instRB " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|LPM_DECODE:instRB\"" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { -552 -792 -672 -440 "instRB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|LPM_DECODE:instRB " "Instantiated megafunction \"ev20registerBank:inst14\|LPM_DECODE:instRB\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 64 " "Parameter \"LPM_DECODES\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500910564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500910564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500910564 ""}  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { -552 -792 -672 -440 "instRB" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500910564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_epg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_epg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_epg " "Found entity 1: decode_epg" {  } { { "db/decode_epg.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/decode_epg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500910791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500910791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_epg ev20registerBank:inst14\|LPM_DECODE:instRB\|decode_epg:auto_generated " "Elaborating entity \"decode_epg\" for hierarchy \"ev20registerBank:inst14\|LPM_DECODE:instRB\|decode_epg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500910806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20BLOQUE3 ev20registerBank:inst14\|ev20BLOQUE3:inst " "Elaborating entity \"ev20BLOQUE3\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\"" {  } { { "ev20registerBank.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { { -592 848 1088 80 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500911062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20B3BUSA ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSA:inst " "Elaborating entity \"ev20B3BUSA\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSA:inst\"" {  } { { "ev20BLOQUE3.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { { 96 424 656 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500911080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20B3BUSB ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2 " "Elaborating entity \"ev20B3BUSB\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\"" {  } { { "ev20BLOQUE3.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { { 88 1160 1392 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500914988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Elaborating entity \"BUSMUX\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\"" {  } { { "ev20B3BUSB.bdf" "inst37" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500919102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\"" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500919106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Instantiated megafunction \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500919106 ""}  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500919106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchUnit SynchUnit:inst9 " "Elaborating entity \"SynchUnit\" for hierarchy \"SynchUnit:inst9\"" {  } { { "ev20main.bdf" "inst9" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 544 840 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500922661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchRegister SynchUnit:inst9\|SynchRegister:inst2 " "Elaborating entity \"SynchRegister\" for hierarchy \"SynchUnit:inst9\|SynchRegister:inst2\"" {  } { { "SynchUnit.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { { 272 240 520 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500922670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchRegister SynchUnit:inst9\|SynchRegister:inst " "Elaborating entity \"SynchRegister\" for hierarchy \"SynchUnit:inst9\|SynchRegister:inst\"" {  } { { "SynchUnit.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { { 48 240 520 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchRegister SynchUnit:inst9\|SynchRegister:inst1 " "Elaborating entity \"SynchRegister\" for hierarchy \"SynchUnit:inst9\|SynchRegister:inst1\"" {  } { { "SynchUnit.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { { 168 248 528 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchRegister SynchUnit:inst9\|SynchRegister:inst3 " "Elaborating entity \"SynchRegister\" for hierarchy \"SynchUnit:inst9\|SynchRegister:inst3\"" {  } { { "SynchUnit.bdf" "inst3" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { { 384 248 528 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataUnit dataUnit:inst3 " "Elaborating entity \"dataUnit\" for hierarchy \"dataUnit:inst3\"" {  } { { "ev20main.bdf" "inst3" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 392 984 1216 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDPRAM dataUnit:inst3\|ALTDPRAM:inst1 " "Elaborating entity \"ALTDPRAM\" for hierarchy \"dataUnit:inst3\|ALTDPRAM:inst1\"" {  } { { "dataUnit.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { { 416 1448 1608 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataUnit:inst3\|ALTDPRAM:inst1 " "Elaborated megafunction instantiation \"dataUnit:inst3\|ALTDPRAM:inst1\"" {  } { { "dataUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { { 416 1448 1608 616 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500923851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataUnit:inst3\|ALTDPRAM:inst1 " "Instantiated megafunction \"dataUnit:inst3\|ALTDPRAM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR ON " "Parameter \"INDATA_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR ON " "Parameter \"OUTDATA_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG UNREGISTERED " "Parameter \"OUTDATA_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR ON " "Parameter \"RDADDRESS_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG OUTCLOCK " "Parameter \"RDADDRESS_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR ON " "Parameter \"RDCONTROL_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG OUTCLOCK " "Parameter \"RDCONTROL_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR ON " "Parameter \"WRADDRESS_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR ON " "Parameter \"WRCONTROL_ACLR\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500923852 ""}  } { { "dataUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { { 416 1448 1608 616 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500923852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500924304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block dataUnit:inst3\|ALTDPRAM:inst1 " "Elaborated megafunction instantiation \"dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataUnit:inst3\|ALTDPRAM:inst1\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { { 416 1448 1608 616 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500924371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sp1 " "Found entity 1: altsyncram_1sp1" {  } { { "db/altsyncram_1sp1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_1sp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500924620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500924620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sp1 dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block\|altsyncram_1sp1:auto_generated " "Elaborating entity \"altsyncram_1sp1\" for hierarchy \"dataUnit:inst3\|ALTDPRAM:inst1\|altsyncram:ram_block\|altsyncram_1sp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500924645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst2 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst2\"" {  } { { "ev20main.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst2 " "Instantiated megafunction \"LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instructionData.mif " "Parameter \"LPM_FILE\" = \"instructionData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500925083 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500925083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925506 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500925516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500925788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqa1 " "Found entity 1: altsyncram_kqa1" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500926131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500926131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kqa1 LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated " "Elaborating entity \"altsyncram_kqa1\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500926184 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 11 C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/instructionData.mif " "Memory depth (2048) in the design file differs from memory depth (11) in the Memory Initialization File \"C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/instructionData.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1591500926195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst8\"" {  } { { "ev20main.bdf" "inst8" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -272 920 1032 -184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -272 920 1032 -184 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst8 " "Instantiated megafunction \"BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927106 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -272 920 1032 -184 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500927106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst8\|lpm_mux:\$00000 BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -272 920 1032 -184 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500927395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500927395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ssc BUSMUX:inst8\|lpm_mux:\$00000\|mux_ssc:auto_generated " "Elaborating entity \"mux_ssc\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\|mux_ssc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayInicial DelayInicial:inst6 " "Elaborating entity \"DelayInicial\" for hierarchy \"DelayInicial:inst6\"" {  } { { "ev20main.bdf" "inst6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -376 688 856 -296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DelayInicial.v(11) " "Verilog HDL assignment warning at DelayInicial.v(11): truncated value with size 32 to match size of target (2)" {  } { { "DelayInicial.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/DelayInicial.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591500927511 "|ev20main|DelayInicial:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:MicroInstructionsROM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:MicroInstructionsROM\"" {  } { { "ev20main.bdf" "MicroInstructionsROM" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -104 784 896 -8 "MicroInstructionsROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -104 784 896 -8 "MicroInstructionsROM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500927807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:MicroInstructionsROM " "Instantiated megafunction \"LPM_ROM:MicroInstructionsROM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIROM.mif " "Parameter \"LPM_FILE\" = \"MIROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591500927807 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -104 784 896 -8 "MicroInstructionsROM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591500927807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:MicroInstructionsROM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500928155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:MicroInstructionsROM\|altrom:srom LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -104 784 896 -8 "MicroInstructionsROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500928163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500928350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -104 784 896 -8 "MicroInstructionsROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500928399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8301.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8301.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8301 " "Found entity 1: altsyncram_8301" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591500928675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500928675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8301 LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated " "Elaborating entity \"altsyncram_8301\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500928838 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[32\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[32\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[31\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[30\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[29\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[28\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[27\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[26\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[25\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[24\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[23\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[22\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[21\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[20\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[19\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[18\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[17\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[16\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[15\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[14\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[13\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[12\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[11\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[10\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[9\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[8\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:MicroInstructionsROM\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:MicroInstructionsROM\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591500933115 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591500933115 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[21\] I_out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[21\]\" to the node \"I_out\[21\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[20\] I_out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[20\]\" to the node \"I_out\[20\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[19\] I_out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[19\]\" to the node \"I_out\[19\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[18\] I_out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[18\]\" to the node \"I_out\[18\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[17\] I_out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[17\]\" to the node \"I_out\[17\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[16\] I_out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[16\]\" to the node \"I_out\[16\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[15\] I_out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[15\]\" to the node \"I_out\[15\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[14\] I_out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[14\]\" to the node \"I_out\[14\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[13\] I_out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[13\]\" to the node \"I_out\[13\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[12\] I_out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[12\]\" to the node \"I_out\[12\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[11\] I_out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[11\]\" to the node \"I_out\[11\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[10\] I_out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[10\]\" to the node \"I_out\[10\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[9\] I_out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[9\]\" to the node \"I_out\[9\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[8\] I_out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[8\]\" to the node \"I_out\[8\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[7\] I_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[7\]\" to the node \"I_out\[7\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[6\] I_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[6\]\" to the node \"I_out\[6\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[5\] I_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[5\]\" to the node \"I_out\[5\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[4\] I_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[4\]\" to the node \"I_out\[4\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[3\] I_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[3\]\" to the node \"I_out\[3\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[2\] I_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[2\]\" to the node \"I_out\[2\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[1\] I_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[1\]\" to the node \"I_out\[1\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_ram_io:inst2\|datatri\[0\] I_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_ram_io:inst2\|datatri\[0\]\" to the node \"I_out\[0\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1591500938481 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1591500938481 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[21\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[21\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[21\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[21\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[20\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[20\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[20\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[20\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[19\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[19\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[19\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[19\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[18\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[18\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[18\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[18\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[17\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[17\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[17\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[17\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[16\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[16\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[16\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[16\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[15\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[15\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[15\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[14\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[14\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[14\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[13\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[13\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[13\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[12\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[12\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[12\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[11\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[11\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[11\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[10\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[10\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[10\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[9\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[9\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[9\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[8\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[8\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[8\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[7\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[7\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[7\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[6\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[6\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[6\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[5\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[5\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[5\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[4\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[4\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[4\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[3\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[3\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[3\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[2\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[2\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[2\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[1\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[1\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[1\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst2\|datatri\[0\] fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst2\|datatri\[0\]\" to the node \"fetchUnit:inst\|lpm_ff:InstructionRegister1\|dffs\[0\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1591500938484 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591500938484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[10\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938494 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[9\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938494 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[8\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938494 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[7\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938495 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[6\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938495 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[5\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938495 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[4\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938495 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[3\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938496 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[2\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938496 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[1\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938497 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[0\] " "Latch fetchUnit:inst\|prediction_block:inst16\|prediction_control:inst4\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\] " "Ports D and ENA on the latch are fed by the same signal lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_kqa1:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_kqa1.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/altsyncram_kqa1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938499 ""}  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938500 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938510 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938544 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938549 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938550 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938550 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938551 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938557 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938560 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938560 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[3\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938561 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938561 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938563 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938564 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938564 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938564 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938565 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938565 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938565 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938566 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938566 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[2\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938566 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938567 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938567 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938567 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938569 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938570 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938570 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938571 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938572 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938574 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938574 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[1\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938574 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst22\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938576 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst21\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938580 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst20\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938580 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst19\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938580 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst18\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938581 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst16\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938584 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst15\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938584 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst14\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938584 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst13\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938586 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst12\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938691 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[0\] " "Latch fetchUnit:inst\|SubRoutineControlUnit:inst6\|stack:inst\|push_pop:inst\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23 " "Ports D and ENA on the latch are fed by the same signal fetchUnit:inst\|SubRoutineControlUnit:inst6\|inst23" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { { 32 504 568 176 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591500938804 ""}  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591500938804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INST_A_view\[4\] GND " "Pin \"INST_A_view\[4\]\" is stuck at GND" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591500940753 "|ev20main|INST_A_view[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_A_view\[3\] GND " "Pin \"INST_A_view\[3\]\" is stuck at GND" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591500940753 "|ev20main|INST_A_view[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_A_view\[2\] GND " "Pin \"INST_A_view\[2\]\" is stuck at GND" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591500940753 "|ev20main|INST_A_view[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_A_view\[1\] GND " "Pin \"INST_A_view\[1\]\" is stuck at GND" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591500940753 "|ev20main|INST_A_view[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST_A_view\[0\] GND " "Pin \"INST_A_view\[0\]\" is stuck at GND" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591500940753 "|ev20main|INST_A_view[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591500940753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591500941348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg " "Generated suppressed messages file C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500946490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591500949167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591500949167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3285 " "Implemented 3285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591500950813 ""} { "Info" "ICUT_CUT_TM_OPINS" "195 " "Implemented 195 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591500950813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3018 " "Implemented 3018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591500950813 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591500950813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591500950813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591500951104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 00:35:51 2020 " "Processing ended: Sun Jun 07 00:35:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591500951104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591500951104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591500951104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591500951104 ""}
