Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/ISE/CyclicCodeFPGA/VHDL/tb_coder2_isim_beh.exe -prj F:/ISE/CyclicCodeFPGA/VHDL/tb_coder2_beh.prj work.tb_coder2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/dff.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/csection.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/main2.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/tb_coder2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity dff [dff_default]
Compiling architecture behavioral of entity csection [csection_default]
Compiling architecture behavioral of entity coder2 [\coder2(7,4)\]
Compiling architecture behavior of entity tb_coder2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable F:/ISE/CyclicCodeFPGA/VHDL/tb_coder2_isim_beh.exe
Fuse Memory Usage: 28836 KB
Fuse CPU Usage: 312 ms
