0 2018-Dec-30 13:54:50.331474 - [DEBUG] Set-up the command-line parameters
1 2018-Dec-30 13:54:50.331906 - [INFO] Chosen operation mode: 'phasarLLVM'
2 2018-Dec-30 13:54:50.332279 - [INFO] No configuration file is used.
3 2018-Dec-30 13:54:50.332358 - [INFO] Program options have been successfully parsed.
4 2018-Dec-30 13:54:50.332458 - [INFO] Check program options for logical errors.
5 2018-Dec-30 13:54:50.332547 - [INFO] Set-up IR database.
6 2018-Dec-30 13:54:50.337828 - [INFO] Constructed the analysis controller.
7 2018-Dec-30 13:54:50.337940 - [INFO] Found the following IR files for this project: 
8 2018-Dec-30 13:54:50.338001 - [INFO] 	main.ll
9 2018-Dec-30 13:54:50.338060 - [INFO] Check for chosen entry points.
10 2018-Dec-30 13:54:50.338122 - [INFO] link all llvm modules into a single module for WPA ...

11 2018-Dec-30 13:54:50.338179 - [INFO] link all llvm modules into a single module for WPA ended

12 2018-Dec-30 13:54:50.338240 - [INFO] Preprocess module: main.ll
13 2018-Dec-30 13:54:50.338600 - [INFO] Running GeneralStatisticsPass
14 2018-Dec-30 13:54:50.338739 - [INFO] Running ValueAnnotationPass
15 2018-Dec-30 13:54:50.339134 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'

16 2018-Dec-30 13:54:50.339199 - [INFO] Allocated Types    : 1
17 2018-Dec-30 13:54:50.339263 - [INFO] Allocation Sites   : 5
18 2018-Dec-30 13:54:50.339322 - [INFO] Basic Blocks       : 5
19 2018-Dec-30 13:54:50.339379 - [INFO] Calls Sites        : 5
20 2018-Dec-30 13:54:50.339437 - [INFO] Functions          : 3
21 2018-Dec-30 13:54:50.339495 - [INFO] Globals            : 1
22 2018-Dec-30 13:54:50.339552 - [INFO] Global Pointer     : 1
23 2018-Dec-30 13:54:50.339610 - [INFO] Instructions       : 22
24 2018-Dec-30 13:54:50.339668 - [INFO] Memory Intrinsics  : 0
25 2018-Dec-30 13:54:50.339725 - [INFO] Store Instructions : 5
26 2018-Dec-30 13:54:50.339783 - [INFO]  
27 2018-Dec-30 13:54:50.339858 - [INFO]   i32
28 2018-Dec-30 13:54:50.340384 - [DEBUG] Analyzing function: main
29 2018-Dec-30 13:54:50.340706 - [INFO] Reconstruct the class hierarchy.
30 2018-Dec-30 13:54:50.340769 - [INFO] Construct type hierarchy
31 2018-Dec-30 13:54:50.340829 - [DEBUG] Analyse types in module: main.ll
32 2018-Dec-30 13:54:50.340992 - [DEBUG] Reconstruct virtual function table for module: main.ll
33 2018-Dec-30 13:54:50.341061 - [INFO] Reconstruction of class hierarchy completed.
34 2018-Dec-30 13:54:50.341123 - [INFO] Starting CallGraphAnalysisType: OTF
35 2018-Dec-30 13:54:50.341235 - [DEBUG] Walking in function: main
36 2018-Dec-30 13:54:50.341320 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21, ID: 7
37 2018-Dec-30 13:54:50.341661 - [DEBUG] Found 1 possible target(s)
38 2018-Dec-30 13:54:50.341720 - [DEBUG] Target name: llvm.dbg.declare
39 2018-Dec-30 13:54:50.341806 - [DEBUG] Walking in function: llvm.dbg.declare
40 2018-Dec-30 13:54:50.341870 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
41 2018-Dec-30 13:54:50.341934 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24, ID: 8
42 2018-Dec-30 13:54:50.342242 - [DEBUG] Found 1 possible target(s)
43 2018-Dec-30 13:54:50.342302 - [DEBUG] Target name: llvm.dbg.declare
44 2018-Dec-30 13:54:50.342376 - [DEBUG] Walking in function: llvm.dbg.declare
45 2018-Dec-30 13:54:50.342439 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
46 2018-Dec-30 13:54:50.342502 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
47 2018-Dec-30 13:54:50.342820 - [DEBUG] Found 1 possible target(s)
48 2018-Dec-30 13:54:50.342878 - [DEBUG] Target name: getenv
49 2018-Dec-30 13:54:50.342958 - [DEBUG] Walking in function: getenv
50 2018-Dec-30 13:54:50.343021 - [DEBUG] Function already visited or only declaration: getenv
51 2018-Dec-30 13:54:50.343085 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
52 2018-Dec-30 13:54:50.343367 - [DEBUG] Found 1 possible target(s)
53 2018-Dec-30 13:54:50.343427 - [DEBUG] Target name: llvm.dbg.declare
54 2018-Dec-30 13:54:50.343501 - [DEBUG] Walking in function: llvm.dbg.declare
55 2018-Dec-30 13:54:50.343563 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
56 2018-Dec-30 13:54:50.343627 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18
57 2018-Dec-30 13:54:50.343890 - [DEBUG] Found 1 possible target(s)
58 2018-Dec-30 13:54:50.343949 - [DEBUG] Target name: llvm.dbg.declare
59 2018-Dec-30 13:54:50.344023 - [DEBUG] Walking in function: llvm.dbg.declare
60 2018-Dec-30 13:54:50.344086 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
61 2018-Dec-30 13:54:50.344148 - [INFO] Call graph has been constructed
62 2018-Dec-30 13:54:50.344210 - [INFO] Performing analysis: plugin
63 2018-Dec-30 13:54:50.344276 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'
64 2018-Dec-30 13:54:50.344758 - [INFO] Solving plugin: mono
PhASAR v1218
A LLVM-based static analysis framework

--- Configuration ---
Project ID: myphasarproject
Graph ID: 123456
Module(s): main.ll 
Data-flow analysis: plugin 
WPA: 1
Mem2reg: 0
Print edge recorder: 0
Analysis plugin(s): 
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so
Output: results.json
All modules loaded
PTG construction ...
PTG construction ended
DONE
init - MonoIntraEnvironmentVariableTracing

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %a = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %b = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !17
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24
Got call instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26
Got call instruction
Adding call instruction fact
Adding line: 9

  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27
Got store instruction
Adding store instruction
Adding line: 9
Adding line: 9

  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29
Got load instruction
Adding load instruction fact
Adding line: 9
Adding line: 9
Adding line: 10

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34
Adding line: 13
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  br label %sw.epilog, !dbg !35, !phasar.instruction.id !36
Adding line: 13
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10

  call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 17
Adding line: 10

  store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40
Adding line: 17
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 17
Adding line: 10

  br label %sw.epilog, !dbg !41, !phasar.instruction.id !42
Adding line: 17
Adding line: 13
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 17
Adding line: 10

  call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 21

  store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 21
Adding line: 21

  br label %sw.epilog, !dbg !47, !phasar.instruction.id !48
Adding line: 17
Adding line: 13
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 17
Adding line: 10
Adding line: 21
Adding line: 21

  %1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50
Got load instruction
Adding load instruction fact
Adding line: 17
Adding line: 13
Adding line: 9
Adding line: 9
Adding line: 10
Adding line: 17
Adding line: 24
Adding line: 21
Adding line: 21

  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27
Got store instruction
Adding store instruction

  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29
Got load instruction
Adding load instruction fact

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact

  call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45

  store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34

  call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39

  br label %sw.epilog, !dbg !35, !phasar.instruction.id !36

  %1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50
Got load instruction
Adding load instruction fact

  store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40

  br label %sw.epilog, !dbg !41, !phasar.instruction.id !42

  %1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50
Got load instruction
Adding load instruction fact

  store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46

  br label %sw.epilog, !dbg !47, !phasar.instruction.id !48

  %1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50
Got load instruction
Adding load instruction fact

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21
Got call instruction

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40

  store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34

  store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27
Got store instruction
Adding store instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26
Got call instruction
Adding call instruction fact

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !17
Got store instruction

  %b = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29
Got load instruction
Adding load instruction fact

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39

  %a = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  br label %sw.epilog, !dbg !47, !phasar.instruction.id !48

  %1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50
Got load instruction
Adding load instruction fact

  br label %sw.epilog, !dbg !41, !phasar.instruction.id !42

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31
Got switch instruction
Adding switch instruction fact

  br label %sw.epilog, !dbg !35, !phasar.instruction.id !36

  call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45

  store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46

  ret i32 %1, !dbg !51, !phasar.instruction.id !52worklist size: 23
worklist size: 22
worklist size: 21
worklist size: 20
worklist size: 19
worklist size: 18
worklist size: 17
worklist size: 16
worklist size: 15
worklist size: 15
worklist size: 15
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 17
worklist size: 16
worklist size: 15
worklist size: 14
worklist size: 13
worklist size: 12
worklist size: 11
worklist size: 10
worklist size: 9
worklist size: 8
worklist size: 7
worklist size: 6
worklist size: 5
worklist size: 4
worklist size: 3
worklist size: 2
worklist size: 1
LLVM-Intra-Monotone solver results:
-----------------------------------
Instruction:
call void @llvm.dbg.declare(metadata i32* %rc, metadata !18, metadata !19), !dbg !20, !phasar.instruction.id !21, ID: 7
Facts:
	EMPTY


Instruction:
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2
Facts:
	EMPTY


Instruction:
%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3
Facts:
	EMPTY


Instruction:
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1
Facts:
	EMPTY


Instruction:
store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40, ID: 16
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34, ID: 13
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
Facts:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9


Instruction:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
Facts:
	EMPTY


Instruction:
store i32 0, i32* %retval, align 4, !phasar.instruction.id !17, ID: 6
Facts:
	EMPTY


Instruction:
%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5
Facts:
	EMPTY


Instruction:
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9


Instruction:
call void @llvm.dbg.declare(metadata i32* %taint, metadata !22, metadata !19), !dbg !23, !phasar.instruction.id !24, ID: 8
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4
Facts:
	EMPTY


Instruction:
br label %sw.epilog, !dbg !47, !phasar.instruction.id !48, ID: 20
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12
call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18
store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46, ID: 19


Instruction:
%1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50, ID: 21
Facts:
store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40, ID: 16
store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34, ID: 13
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12
call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18
store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46, ID: 19


Instruction:
br label %sw.epilog, !dbg !41, !phasar.instruction.id !42, ID: 17
Facts:
store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40, ID: 16
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11


Instruction:
br label %sw.epilog, !dbg !35, !phasar.instruction.id !36, ID: 14
Facts:
store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34, ID: 13
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw65 2018-Dec-30 13:54:50.376018 - [INFO] Write results to file
66 2018-Dec-30 13:54:50.376189 - [INFO] Shutdown llvm and the analysis framework.

.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12


Instruction:
store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46, ID: 19
Facts:
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ], !dbg !30, !phasar.instruction.id !31, ID: 12
call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18


Instruction:
ret i32 %1, !dbg !51, !phasar.instruction.id !52, ID: 22
Facts:
store i32 1, i32* %a, align 4, !dbg !38, !phasar.instruction.id !40, ID: 16
store i32 1, i32* %rc, align 4, !dbg !32, !phasar.instruction.id !34, ID: 13
store i32 %call, i32* %taint, align 4, !dbg !23, !phasar.instruction.id !27, ID: 10
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !25, !phasar.instruction.id !26, ID: 9
%0 = load i32, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !29, ID: 11
call void @llvm.dbg.declare(metadata i32* %a, metadata !37, metadata !19), !dbg !38, !phasar.instruction.id !39, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !49, !phasar.instruction.id !50, ID: 21
call void @llvm.dbg.declare(metadata i32* %b, metadata !43, metadata !19), !dbg !44, !phasar.instruction.id !45, ID: 18
store i32 2, i32* %b, align 4, !dbg !44, !phasar.instruction.id !46, ID: 19


