// Seed: 2798673805
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output logic id_4
);
  always @(posedge 1'd0 or posedge id_1) if (id_0) id_2 <= 1;
endmodule
