// Seed: 184056001
module module_0;
  assign id_1 = 1;
  wor  id_2;
  wire id_3;
  for (id_4 = id_1; id_3; id_3 = 1)
  for (id_5 = id_3; id_2; id_3 = id_3) assign id_3 = id_4 < id_4 / -1;
  wire id_6;
  assign id_3 = -1;
endmodule
module module_1;
  always id_1 <= 1'b0;
  assign id_2 = -1;
  wire id_3;
  assign id_2 = -1'h0;
  parameter id_4 = id_4;
  wire id_5;
  wire id_6;
  assign id_1 = id_2;
  assign id_2 = id_1;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
