
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008a8  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000088  000008a8  000008a8  000008fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000018  00000930  00000930  00000984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  00000948  00000948  0000099c  2**2
                  ALLOC
  4 .debug_frame  000002c0  00000000  00000000  0000099c  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000162b  00000000  00000000  00000c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007ba  00000000  00000000  00002287  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000000a0  00000000  00000000  00002a41  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00000028  00000000  00000000  00002ae1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000084d  00000000  00000000  00002b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000568  00000000  00000000  00003356  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000011  00000000  00000000  000038be  2**0
                  CONTENTS, READONLY
 12 .debug_loc    00000405  00000000  00000000  000038cf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 33 	calli e0 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_scall_handler>:
  c0:	34 00 00 00 	nop
  c4:	34 00 00 00 	nop
  c8:	34 00 00 00 	nop
  cc:	34 00 00 00 	nop
  d0:	34 00 00 00 	nop
  d4:	34 00 00 00 	nop
  d8:	34 00 00 00 	nop
  dc:	34 00 00 00 	nop

000000e0 <_crt0>:
  e0:	78 1c 00 00 	mvhi sp,0x0
  e4:	3b 9c 0f fc 	ori sp,sp,0xffc
  e8:	78 1a 00 00 	mvhi gp,0x0
  ec:	3b 5a 09 50 	ori gp,gp,0x950
  f0:	78 01 00 00 	mvhi r1,0x0
  f4:	38 21 09 48 	ori r1,r1,0x948
  f8:	78 03 00 00 	mvhi r3,0x0
  fc:	38 63 09 cc 	ori r3,r3,0x9cc

00000100 <.clearBSS>:
 100:	44 23 00 04 	be r1,r3,110 <.callMain>
 104:	58 20 00 00 	sw (r1+0),r0
 108:	34 21 00 04 	addi r1,r1,4
 10c:	e3 ff ff fd 	bi 100 <.clearBSS>

00000110 <.callMain>:
 110:	34 01 00 00 	mvi r1,0
 114:	34 02 00 00 	mvi r2,0
 118:	34 03 00 00 	mvi r3,0
 11c:	f8 00 00 33 	calli 1e8 <main>

00000120 <irq_enable>:
 120:	34 01 00 01 	mvi r1,1
 124:	d0 01 00 00 	wcsr IE,r1
 128:	c3 a0 00 00 	ret

0000012c <irq_disable>:
 12c:	34 01 00 00 	mvi r1,0
 130:	d0 01 00 00 	wcsr IE,r1
 134:	c3 a0 00 00 	ret

00000138 <irq_set_mask>:
 138:	d0 21 00 00 	wcsr IM,r1
 13c:	c3 a0 00 00 	ret

00000140 <irq_get_mask>:
 140:	90 20 08 00 	rcsr r1,IM
 144:	c3 a0 00 00 	ret

00000148 <jump>:
 148:	c0 20 00 00 	b r1

0000014c <halt>:
 14c:	e0 00 00 00 	bi 14c <halt>

00000150 <_save_all>:
 150:	37 9c ff 80 	addi sp,sp,-128
 154:	5b 81 00 04 	sw (sp+4),r1
 158:	5b 82 00 08 	sw (sp+8),r2
 15c:	5b 83 00 0c 	sw (sp+12),r3
 160:	5b 84 00 10 	sw (sp+16),r4
 164:	5b 85 00 14 	sw (sp+20),r5
 168:	5b 86 00 18 	sw (sp+24),r6
 16c:	5b 87 00 1c 	sw (sp+28),r7
 170:	5b 88 00 20 	sw (sp+32),r8
 174:	5b 89 00 24 	sw (sp+36),r9
 178:	5b 8a 00 28 	sw (sp+40),r10
 17c:	5b 9e 00 78 	sw (sp+120),ea
 180:	5b 9f 00 7c 	sw (sp+124),ba
 184:	2b 81 00 80 	lw r1,(sp+128)
 188:	5b 81 00 74 	sw (sp+116),r1
 18c:	bb 80 08 00 	mv r1,sp
 190:	34 21 00 80 	addi r1,r1,128
 194:	5b 81 00 70 	sw (sp+112),r1
 198:	c3 a0 00 00 	ret

0000019c <_restore_all_and_eret>:
 19c:	2b 81 00 04 	lw r1,(sp+4)
 1a0:	2b 82 00 08 	lw r2,(sp+8)
 1a4:	2b 83 00 0c 	lw r3,(sp+12)
 1a8:	2b 84 00 10 	lw r4,(sp+16)
 1ac:	2b 85 00 14 	lw r5,(sp+20)
 1b0:	2b 86 00 18 	lw r6,(sp+24)
 1b4:	2b 87 00 1c 	lw r7,(sp+28)
 1b8:	2b 88 00 20 	lw r8,(sp+32)
 1bc:	2b 89 00 24 	lw r9,(sp+36)
 1c0:	2b 8a 00 28 	lw r10,(sp+40)
 1c4:	2b 9d 00 74 	lw ra,(sp+116)
 1c8:	2b 9e 00 78 	lw ea,(sp+120)
 1cc:	2b 9f 00 7c 	lw ba,(sp+124)
 1d0:	2b 9c 00 70 	lw sp,(sp+112)
 1d4:	c3 c0 00 00 	eret

000001d8 <get_sp>:
 1d8:	bb 80 08 00 	mv r1,sp
 1dc:	c3 a0 00 00 	ret

000001e0 <get_gp>:
 1e0:	bb 40 08 00 	mv r1,gp
 1e4:	c3 a0 00 00 	ret

000001e8 <main>:
#include "timer.h"
#include "uart.h"*/


int main()
{	
 1e8:	37 9c ff fc 	addi sp,sp,-4
 1ec:	5b 9d 00 04 	sw (sp+4),ra

int rdon=1;
int rdoff=0;

cam_rd(rdon);
 1f0:	34 01 00 01 	mvi r1,1
 1f4:	f8 00 00 5f 	calli 370 <_Z6cam_rdj>
nsleep(30);
 1f8:	34 01 00 1e 	mvi r1,30
 1fc:	f8 00 00 b6 	calli 4d4 <_Z6nsleepj>
cam_rd(rdoff);
 200:	34 01 00 00 	mvi r1,0
 204:	f8 00 00 5b 	calli 370 <_Z6cam_rdj>
nsleep(30);
 208:	34 01 00 1e 	mvi r1,30
 20c:	f8 00 00 b2 	calli 4d4 <_Z6nsleepj>
cam_rd(rdon);
 210:	34 01 00 01 	mvi r1,1
 214:	f8 00 00 57 	calli 370 <_Z6cam_rdj>
nsleep(30);
 218:	34 01 00 1e 	mvi r1,30
 21c:	f8 00 00 ae 	calli 4d4 <_Z6nsleepj>
cam_rd(rdoff);
 220:	34 01 00 00 	mvi r1,0
 224:	f8 00 00 53 	calli 370 <_Z6cam_rdj>
nsleep(30);
 228:	34 01 00 1e 	mvi r1,30
 22c:	f8 00 00 aa 	calli 4d4 <_Z6nsleepj>
cam_rd(rdon);
 230:	34 01 00 01 	mvi r1,1
 234:	f8 00 00 4f 	calli 370 <_Z6cam_rdj>
nsleep(30);
 238:	34 01 00 1e 	mvi r1,30
 23c:	f8 00 00 a6 	calli 4d4 <_Z6nsleepj>
cam_rd(rdoff);
 240:	34 01 00 00 	mvi r1,0
 244:	f8 00 00 4b 	calli 370 <_Z6cam_rdj>
nsleep(30);
 248:	34 01 00 1e 	mvi r1,30
 24c:	f8 00 00 a2 	calli 4d4 <_Z6nsleepj>
cam_rd(rdon);
 250:	34 01 00 01 	mvi r1,1
 254:	f8 00 00 47 	calli 370 <_Z6cam_rdj>
nsleep(30);
 258:	34 01 00 1e 	mvi r1,30
 25c:	f8 00 00 9e 	calli 4d4 <_Z6nsleepj>
cam_rd(rdoff);
 260:	34 01 00 00 	mvi r1,0
 264:	f8 00 00 43 	calli 370 <_Z6cam_rdj>
nsleep(30);
 268:	34 01 00 1e 	mvi r1,30
 26c:	f8 00 00 9a 	calli 4d4 <_Z6nsleepj>
cam_rd(rdon);
 270:	34 01 00 01 	mvi r1,1
 274:	f8 00 00 3f 	calli 370 <_Z6cam_rdj>
nsleep(30);
 278:	34 01 00 1e 	mvi r1,30
 27c:	f8 00 00 96 	calli 4d4 <_Z6nsleepj>
cam_rd(rdoff);
 280:	34 01 00 00 	mvi r1,0
 284:	f8 00 00 3b 	calli 370 <_Z6cam_rdj>
nsleep(30);
 288:	34 01 00 1e 	mvi r1,30
 28c:	f8 00 00 92 	calli 4d4 <_Z6nsleepj>
	}
	
   }
*/

}
 290:	34 01 00 00 	mvi r1,0
 294:	2b 9d 00 04 	lw ra,(sp+4)
 298:	37 9c 00 04 	addi sp,sp,4
 29c:	c3 a0 00 00 	ret

000002a0 <_Z7tic_isrv>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 2a0:	78 01 00 00 	mvhi r1,0x0
 2a4:	38 21 08 a8 	ori r1,r1,0x8a8
 2a8:	28 22 00 00 	lw r2,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 2ac:	78 04 00 00 	mvhi r4,0x0
 2b0:	38 84 08 ac 	ori r4,r4,0x8ac
 2b4:	28 83 00 00 	lw r3,(r4+0)
	tic_msec++;
 2b8:	28 41 00 00 	lw r1,(r2+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 2bc:	28 63 00 00 	lw r3,(r3+0)
	tic_msec++;
 2c0:	34 21 00 01 	addi r1,r1,1
 2c4:	58 41 00 00 	sw (r2+0),r1
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 2c8:	34 01 00 0e 	mvi r1,14
 2cc:	58 61 00 00 	sw (r3+0),r1
}
 2d0:	c3 a0 00 00 	ret

000002d4 <_Z8isr_nullv>:
 2d4:	c3 a0 00 00 	ret

000002d8 <_Z8pwm_readv>:
	return pwm -> d_out;
 2d8:	78 02 00 00 	mvhi r2,0x0
 2dc:	38 42 08 b0 	ori r2,r2,0x8b0
 2e0:	28 41 00 00 	lw r1,(r2+0)
 2e4:	28 21 00 00 	lw r1,(r1+0)
 2e8:	28 21 00 00 	lw r1,(r1+0)
}
 2ec:	c3 a0 00 00 	ret

000002f0 <_Z6pwm_rdh>:
pwm -> rd = vrd;
 2f0:	78 03 00 00 	mvhi r3,0x0
 2f4:	38 63 08 b4 	ori r3,r3,0x8b4
 2f8:	28 62 00 00 	lw r2,(r3+0)
void pwm_rd(uint8_t vrd){
 2fc:	20 21 00 ff 	andi r1,r1,0xff
pwm -> rd = vrd;
 300:	28 42 00 00 	lw r2,(r2+0)
 304:	30 41 00 04 	sb (r2+4),r1
}
 308:	c3 a0 00 00 	ret

0000030c <_Z8pwm_addrj>:
pwm -> addr = vaddr;
 30c:	78 03 00 00 	mvhi r3,0x0
 310:	38 63 08 b8 	ori r3,r3,0x8b8
 314:	28 62 00 00 	lw r2,(r3+0)
 318:	28 42 00 00 	lw r2,(r2+0)
 31c:	58 41 00 08 	sw (r2+8),r1
}
 320:	c3 a0 00 00 	ret

00000324 <_Z6pwm_wrh>:
pwm -> wr = vwr;
 324:	78 03 00 00 	mvhi r3,0x0
 328:	38 63 08 bc 	ori r3,r3,0x8bc
 32c:	28 62 00 00 	lw r2,(r3+0)
void pwm_wr(uint8_t vwr){
 330:	20 21 00 ff 	andi r1,r1,0xff
pwm -> wr = vwr;
 334:	28 42 00 00 	lw r2,(r2+0)
 338:	30 41 00 0c 	sb (r2+12),r1
}
 33c:	c3 a0 00 00 	ret

00000340 <_Z7pwm_dinj>:
pwm -> d_in = vd_in;
 340:	78 03 00 00 	mvhi r3,0x0
 344:	38 63 08 c0 	ori r3,r3,0x8c0
 348:	28 62 00 00 	lw r2,(r3+0)
 34c:	28 42 00 00 	lw r2,(r2+0)
 350:	58 41 00 10 	sw (r2+16),r1
}
 354:	c3 a0 00 00 	ret

00000358 <_Z8cam_readv>:
	return cam -> d_out;
 358:	78 02 00 00 	mvhi r2,0x0
 35c:	38 42 08 c4 	ori r2,r2,0x8c4
 360:	28 41 00 00 	lw r1,(r2+0)
 364:	28 21 00 00 	lw r1,(r1+0)
 368:	28 21 00 00 	lw r1,(r1+0)
}
 36c:	c3 a0 00 00 	ret

00000370 <_Z6cam_rdj>:
cam -> rd = crd;
 370:	78 03 00 00 	mvhi r3,0x0
 374:	38 63 08 c8 	ori r3,r3,0x8c8
 378:	28 62 00 00 	lw r2,(r3+0)
 37c:	28 42 00 00 	lw r2,(r2+0)
 380:	58 41 00 04 	sw (r2+4),r1
}
 384:	c3 a0 00 00 	ret

00000388 <_Z15gpio_config_dirj>:
	gpio0 -> dir = vdir;
 388:	78 03 00 00 	mvhi r3,0x0
 38c:	38 63 08 cc 	ori r3,r3,0x8cc
 390:	28 62 00 00 	lw r2,(r3+0)
 394:	28 42 00 00 	lw r2,(r2+0)
 398:	58 41 00 08 	sw (r2+8),r1
}
 39c:	c3 a0 00 00 	ret

000003a0 <_Z10gpio_writej>:
	gpio0 -> wr = vpins;
 3a0:	78 03 00 00 	mvhi r3,0x0
 3a4:	38 63 08 d0 	ori r3,r3,0x8d0
 3a8:	28 62 00 00 	lw r2,(r3+0)
 3ac:	28 42 00 00 	lw r2,(r2+0)
 3b0:	58 41 00 04 	sw (r2+4),r1
}
 3b4:	c3 a0 00 00 	ret

000003b8 <_Z9gpio_readv>:
	return gpio0 -> rd;
 3b8:	78 02 00 00 	mvhi r2,0x0
 3bc:	38 42 08 d4 	ori r2,r2,0x8d4
 3c0:	28 41 00 00 	lw r1,(r2+0)
 3c4:	28 21 00 00 	lw r1,(r1+0)
 3c8:	28 21 00 00 	lw r1,(r1+0)
}
 3cc:	c3 a0 00 00 	ret

000003d0 <_Z11irq_handlerj>:
{
 3d0:	37 9c ff f0 	addi sp,sp,-16
 3d4:	5b 8b 00 10 	sw (sp+16),r11
 3d8:	5b 8c 00 0c 	sw (sp+12),r12
 3dc:	5b 8d 00 08 	sw (sp+8),r13
 3e0:	5b 9d 00 04 	sw (sp+4),ra
 3e4:	78 02 00 00 	mvhi r2,0x0
 3e8:	38 42 08 d8 	ori r2,r2,0x8d8
 3ec:	28 4b 00 00 	lw r11,(r2+0)
 3f0:	b8 20 60 00 	mv r12,r1
 3f4:	35 6d 00 80 	addi r13,r11,128
		if (pending & 0x01) (*isr_table[i])();
 3f8:	21 81 00 01 	andi r1,r12,0x1
 3fc:	44 20 00 03 	be r1,r0,408 <_Z11irq_handlerj+0x38>
 400:	29 61 00 00 	lw r1,(r11+0)
 404:	d8 20 00 00 	call r1
 408:	35 6b 00 04 	addi r11,r11,4
		pending >>= 1;
 40c:	01 8c 00 01 	srui r12,r12,1
	for(i=0; i<32; i++) {
 410:	5d ab ff fa 	bne r13,r11,3f8 <_Z11irq_handlerj+0x28>
}
 414:	2b 9d 00 04 	lw ra,(sp+4)
 418:	2b 8b 00 10 	lw r11,(sp+16)
 41c:	2b 8c 00 0c 	lw r12,(sp+12)
 420:	2b 8d 00 08 	lw r13,(sp+8)
 424:	37 9c 00 10 	addi sp,sp,16
 428:	c3 a0 00 00 	ret

0000042c <_Z8isr_initv>:
{
 42c:	78 02 00 00 	mvhi r2,0x0
 430:	38 42 08 dc 	ori r2,r2,0x8dc
 434:	28 41 00 00 	lw r1,(r2+0)
 438:	78 02 00 00 	mvhi r2,0x0
 43c:	38 42 08 e0 	ori r2,r2,0x8e0
 440:	28 43 00 00 	lw r3,(r2+0)
 444:	34 22 00 80 	addi r2,r1,128
		isr_table[i] = &isr_null;
 448:	58 23 00 00 	sw (r1+0),r3
 44c:	34 21 00 04 	addi r1,r1,4
	for(i=0; i<32; i++)
 450:	5c 22 ff fe 	bne r1,r2,448 <_Z8isr_initv+0x1c>
}
 454:	c3 a0 00 00 	ret

00000458 <_Z12isr_registeriPFvvE>:
	isr_table[irq] = isr;
 458:	78 04 00 00 	mvhi r4,0x0
 45c:	38 84 08 e4 	ori r4,r4,0x8e4
 460:	3c 23 00 02 	sli r3,r1,2
 464:	28 81 00 00 	lw r1,(r4+0)
 468:	b4 23 08 00 	add r1,r1,r3
 46c:	58 22 00 00 	sw (r1+0),r2
}
 470:	c3 a0 00 00 	ret

00000474 <_Z14isr_unregisteri>:
	isr_table[irq] = &isr_null;
 474:	78 03 00 00 	mvhi r3,0x0
 478:	38 63 08 e8 	ori r3,r3,0x8e8
 47c:	3c 22 00 02 	sli r2,r1,2
 480:	28 61 00 00 	lw r1,(r3+0)
 484:	78 03 00 00 	mvhi r3,0x0
 488:	38 63 08 ec 	ori r3,r3,0x8ec
 48c:	b4 22 08 00 	add r1,r1,r2
 490:	28 62 00 00 	lw r2,(r3+0)
 494:	58 22 00 00 	sw (r1+0),r2
}
 498:	c3 a0 00 00 	ret

0000049c <_Z6msleepj>:
	timer0->compare1 = (FCPU/1000)*msec;
 49c:	78 03 00 00 	mvhi r3,0x0
 4a0:	38 02 c3 50 	mvu r2,0xc350
 4a4:	38 63 08 f0 	ori r3,r3,0x8f0
 4a8:	88 22 08 00 	mul r1,r1,r2
 4ac:	28 62 00 00 	lw r2,(r3+0)
 4b0:	28 42 00 00 	lw r2,(r2+0)
 4b4:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 4b8:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 4bc:	34 01 00 08 	mvi r1,8
 4c0:	58 41 00 0c 	sw (r2+12),r1
 		tcr = timer0->tcr1;
 4c4:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 4c8:	20 21 00 01 	andi r1,r1,0x1
 4cc:	44 20 ff fe 	be r1,r0,4c4 <_Z6msleepj+0x28>
}
 4d0:	c3 a0 00 00 	ret

000004d4 <_Z6nsleepj>:
	timer0->compare1 = (FCPU/1000000)*nsec;
 4d4:	78 03 00 00 	mvhi r3,0x0
 4d8:	38 63 08 f4 	ori r3,r3,0x8f4
 4dc:	28 62 00 00 	lw r2,(r3+0)
 4e0:	08 21 00 32 	muli r1,r1,50
 4e4:	28 42 00 00 	lw r2,(r2+0)
 4e8:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 4ec:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 4f0:	34 01 00 08 	mvi r1,8
 4f4:	58 41 00 0c 	sw (r2+12),r1
 		tcr = timer0->tcr1;
 4f8:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 4fc:	20 21 00 01 	andi r1,r1,0x1
 500:	44 20 ff fe 	be r1,r0,4f8 <_Z6nsleepj+0x24>
}
 504:	c3 a0 00 00 	ret

00000508 <_Z8tic_initv>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 508:	78 02 00 00 	mvhi r2,0x0
 50c:	38 42 08 f8 	ori r2,r2,0x8f8
 510:	28 41 00 00 	lw r1,(r2+0)
	tic_msec = 0;
 514:	78 03 00 00 	mvhi r3,0x0
	timer0->compare0 = (FCPU/10000);
 518:	34 02 13 88 	mvi r2,5000
 51c:	28 21 00 00 	lw r1,(r1+0)
	tic_msec = 0;
 520:	38 63 08 fc 	ori r3,r3,0x8fc
	timer0->compare0 = (FCPU/10000);
 524:	58 22 00 04 	sw (r1+4),r2
	tic_msec = 0;
 528:	28 62 00 00 	lw r2,(r3+0)
	timer0->counter0 = 0;
 52c:	58 20 00 08 	sw (r1+8),r0
	isr_table[irq] = isr;
 530:	78 03 00 00 	mvhi r3,0x0
	tic_msec = 0;
 534:	58 40 00 00 	sw (r2+0),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 538:	34 02 00 0e 	mvi r2,14
 53c:	58 22 00 00 	sw (r1+0),r2
	isr_table[irq] = isr;
 540:	78 02 00 00 	mvhi r2,0x0
 544:	38 42 09 00 	ori r2,r2,0x900
 548:	38 63 09 04 	ori r3,r3,0x904
 54c:	28 41 00 00 	lw r1,(r2+0)
 550:	28 62 00 00 	lw r2,(r3+0)
 554:	58 22 00 04 	sw (r1+4),r2

	isr_register(1, &tic_isr);
}
 558:	c3 a0 00 00 	ret

0000055c <_Z9uart_initv>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 55c:	c3 a0 00 00 	ret

00000560 <_Z12uart_getcharv>:

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
 560:	78 02 00 00 	mvhi r2,0x0
 564:	38 42 09 08 	ori r2,r2,0x908
 568:	28 41 00 00 	lw r1,(r2+0)
 56c:	28 22 00 00 	lw r2,(r1+0)
 570:	28 41 00 00 	lw r1,(r2+0)
 574:	20 21 00 01 	andi r1,r1,0x1
 578:	44 20 ff fe 	be r1,r0,570 <_Z12uart_getcharv+0x10>
	return uart0->rxtx;
 57c:	28 41 00 04 	lw r1,(r2+4)
}
 580:	20 21 00 ff 	andi r1,r1,0xff
 584:	c3 a0 00 00 	ret

00000588 <_Z12uart_putcharc>:

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 588:	78 03 00 00 	mvhi r3,0x0
 58c:	38 63 09 0c 	ori r3,r3,0x90c
 590:	28 62 00 00 	lw r2,(r3+0)
{
 594:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 598:	28 43 00 00 	lw r3,(r2+0)
 59c:	28 62 00 00 	lw r2,(r3+0)
 5a0:	20 42 00 10 	andi r2,r2,0x10
 5a4:	5c 40 ff fe 	bne r2,r0,59c <_Z12uart_putcharc+0x14>
	uart0->rxtx = c;
 5a8:	58 61 00 04 	sw (r3+4),r1
}
 5ac:	c3 a0 00 00 	ret

000005b0 <_Z11uart_putstrPc>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 5b0:	40 24 00 00 	lbu r4,(r1+0)
 5b4:	44 80 00 0c 	be r4,r0,5e4 <_Z11uart_putstrPc+0x34>
	while (uart0->ucr & UART_BUSY) ;
 5b8:	78 03 00 00 	mvhi r3,0x0
 5bc:	38 63 09 10 	ori r3,r3,0x910
 5c0:	28 62 00 00 	lw r2,(r3+0)
 5c4:	28 43 00 00 	lw r3,(r2+0)
 5c8:	28 62 00 00 	lw r2,(r3+0)
 5cc:	20 42 00 10 	andi r2,r2,0x10
 5d0:	5c 40 ff fe 	bne r2,r0,5c8 <_Z11uart_putstrPc+0x18>
	uart0->rxtx = c;
 5d4:	58 64 00 04 	sw (r3+4),r4
		uart_putchar(*c);
		c++;
 5d8:	34 21 00 01 	addi r1,r1,1
	while(*c) {
 5dc:	40 24 00 00 	lbu r4,(r1+0)
 5e0:	5c 80 ff fa 	bne r4,r0,5c8 <_Z11uart_putstrPc+0x18>
	}
}
 5e4:	c3 a0 00 00 	ret

000005e8 <_Z8i2c_initv>:
 * I2C Functions
 */
void i2c_init()
{

	i2c0->prerl =0x00;
 5e8:	78 02 00 00 	mvhi r2,0x0
 5ec:	38 42 09 14 	ori r2,r2,0x914
 5f0:	28 41 00 00 	lw r1,(r2+0)
	i2c0->prerh =0x50;
 5f4:	34 02 00 50 	mvi r2,80
	i2c0->prerl =0x00;
 5f8:	28 21 00 00 	lw r1,(r1+0)
 5fc:	30 20 00 00 	sb (r1+0),r0
	i2c0->prerh =0x50;
 600:	30 22 00 01 	sb (r1+1),r2
	i2c0->ctr =0x80;
 604:	34 02 ff 80 	mvi r2,-128
 608:	30 22 00 02 	sb (r1+2),r2


}
 60c:	c3 a0 00 00 	ret

00000610 <_Z9i2c_writeccc>:

void i2c_write(char addrDev, char addrReg, char dat)
{

   i2c0->TxRx=(addrDev<<1 +1);
 610:	78 05 00 00 	mvhi r5,0x0
 614:	38 a5 09 18 	ori r5,r5,0x918
 618:	28 a4 00 00 	lw r4,(r5+0)
 61c:	3c 21 00 02 	sli r1,r1,2
{
 620:	20 42 00 ff 	andi r2,r2,0xff
   i2c0->TxRx=(addrDev<<1 +1);
 624:	28 84 00 00 	lw r4,(r4+0)
 628:	20 21 00 fc 	andi r1,r1,0xfc
{
 62c:	20 63 00 ff 	andi r3,r3,0xff
   i2c0->TxRx=(addrDev<<1 +1);
 630:	30 81 00 03 	sb (r4+3),r1
   i2c0->crsr =0x90;
 634:	34 01 ff 90 	mvi r1,-112
 638:	30 81 00 04 	sb (r4+4),r1
   while((i2c0->crsr)& I2C_TIP);
 63c:	40 81 00 04 	lbu r1,(r4+4)
 640:	20 21 00 02 	andi r1,r1,0x2
 644:	5c 20 ff fe 	bne r1,r0,63c <_Z9i2c_writeccc+0x2c>
   i2c0->TxRx=addrReg;
 648:	30 82 00 03 	sb (r4+3),r2
   i2c0->crsr =0x10;
 64c:	34 01 00 10 	mvi r1,16
 650:	30 81 00 04 	sb (r4+4),r1
   while((i2c0->crsr)& I2C_TIP);
 654:	40 81 00 04 	lbu r1,(r4+4)
 658:	20 21 00 02 	andi r1,r1,0x2
 65c:	5c 20 ff fe 	bne r1,r0,654 <_Z9i2c_writeccc+0x44>
   
   i2c0->TxRx=dat;
 660:	30 83 00 03 	sb (r4+3),r3
   i2c0->crsr =0x10;
 664:	34 01 00 10 	mvi r1,16
 668:	30 81 00 04 	sb (r4+4),r1
   while((i2c0->crsr)& I2C_TIP);
 66c:	40 81 00 04 	lbu r1,(r4+4)
 670:	20 21 00 02 	andi r1,r1,0x2
 674:	5c 20 ff fe 	bne r1,r0,66c <_Z9i2c_writeccc+0x5c>
//........... todo byte 70 9

   i2c0->TxRx=dat; // last byte
 678:	30 83 00 03 	sb (r4+3),r3
   i2c0->crsr =0x50;
 67c:	34 01 00 50 	mvi r1,80
 680:	30 81 00 04 	sb (r4+4),r1
   while((i2c0->crsr)& I2C_TIP);
 684:	40 81 00 04 	lbu r1,(r4+4)
 688:	20 21 00 02 	andi r1,r1,0x2
 68c:	5c 20 ff fe 	bne r1,r0,684 <_Z9i2c_writeccc+0x74>
//7

}
 690:	c3 a0 00 00 	ret

00000694 <_ZN3pwm7pwm_selEicb>:
#include "pwm.h"
#include "soc-hw.h"

void pwm::pwm_sel(int b, char c, bool en){
 694:	37 9c ff e8 	addi sp,sp,-24
 698:	5b 8b 00 18 	sw (sp+24),r11
 69c:	5b 8c 00 14 	sw (sp+20),r12
 6a0:	5b 8d 00 10 	sw (sp+16),r13
 6a4:	5b 8e 00 0c 	sw (sp+12),r14
 6a8:	5b 8f 00 08 	sw (sp+8),r15
 6ac:	5b 9d 00 04 	sw (sp+4),ra
uint8_t Rd=0;
uint8_t Wr=1;
uint32_t dint=1000000;
uint32_t dind;

uint32_t e=b*12;
 6b0:	08 4b 00 0c 	muli r11,r2,12
void pwm::pwm_sel(int b, char c, bool en){
 6b4:	20 63 00 ff 	andi r3,r3,0xff


if(c==0x11){
dind=0x36*1000;
}
if(c==0x12){
 6b8:	34 01 00 12 	mvi r1,18
void pwm::pwm_sel(int b, char c, bool en){
 6bc:	20 8f 00 ff 	andi r15,r4,0xff
uint32_t d=e+8;
 6c0:	35 6d 00 08 	addi r13,r11,8
uint32_t t=e+4;
 6c4:	35 6e 00 04 	addi r14,r11,4
if(c==0x12){
 6c8:	44 61 00 26 	be r3,r1,760 <_ZN3pwm7pwm_selEicb+0xcc>
dind=0x83*1000;
}
if(c==0x10){
 6cc:	34 01 00 10 	mvi r1,16
dind=0xda*1000;
 6d0:	38 0c 53 90 	mvu r12,0x5390
 6d4:	79 8c 00 03 	orhi r12,r12,0x3
if(c==0x10){
 6d8:	5c 61 00 1a 	bne r3,r1,740 <_ZN3pwm7pwm_selEicb+0xac>
e=e+48;
d=e+8;
t=e+4;
}

pwm_wr(Wr); pwm_rd(Rd);
 6dc:	34 01 00 01 	mvi r1,1
 6e0:	fb ff ff 11 	calli 324 <_Z6pwm_wrh>
 6e4:	34 01 00 00 	mvi r1,0
 6e8:	fb ff ff 02 	calli 2f0 <_Z6pwm_rdh>
pwm_addr(t); pwm_din(dint);
 6ec:	b9 c0 08 00 	mv r1,r14
 6f0:	fb ff ff 07 	calli 30c <_Z8pwm_addrj>
 6f4:	38 01 42 40 	mvu r1,0x4240
 6f8:	78 21 00 0f 	orhi r1,r1,0xf
 6fc:	fb ff ff 11 	calli 340 <_Z7pwm_dinj>

pwm_addr(d); pwm_din(dind);
 700:	b9 a0 08 00 	mv r1,r13
 704:	fb ff ff 02 	calli 30c <_Z8pwm_addrj>
 708:	b9 80 08 00 	mv r1,r12
 70c:	fb ff ff 0d 	calli 340 <_Z7pwm_dinj>

pwm_addr(e); pwm_din(en);
 710:	b9 60 08 00 	mv r1,r11
 714:	fb ff fe fe 	calli 30c <_Z8pwm_addrj>
 718:	b9 e0 08 00 	mv r1,r15
 71c:	fb ff ff 09 	calli 340 <_Z7pwm_dinj>


};
 720:	2b 9d 00 04 	lw ra,(sp+4)
 724:	2b 8b 00 18 	lw r11,(sp+24)
 728:	2b 8c 00 14 	lw r12,(sp+20)
 72c:	2b 8d 00 10 	lw r13,(sp+16)
 730:	2b 8e 00 0c 	lw r14,(sp+12)
 734:	2b 8f 00 08 	lw r15,(sp+8)
 738:	37 9c 00 18 	addi sp,sp,24
 73c:	c3 a0 00 00 	ret
if(c==0x13){
 740:	34 01 00 13 	mvi r1,19
 744:	5c 61 00 0a 	bne r3,r1,76c <_ZN3pwm7pwm_selEicb+0xd8>
d=e+8;
 748:	35 6d 00 38 	addi r13,r11,56
t=e+4;
 74c:	35 6e 00 34 	addi r14,r11,52
dind=180000;
 750:	38 0c bf 20 	mvu r12,0xbf20
 754:	79 8c 00 02 	orhi r12,r12,0x2
e=e+48;
 758:	35 6b 00 30 	addi r11,r11,48
 75c:	e3 ff ff e0 	bi 6dc <_ZN3pwm7pwm_selEicb+0x48>
dind=0x83*1000;
 760:	38 0c ff b8 	mvu r12,0xffb8
 764:	79 8c 00 01 	orhi r12,r12,0x1
 768:	e3 ff ff dd 	bi 6dc <_ZN3pwm7pwm_selEicb+0x48>
if(c==0x14){
 76c:	34 01 00 14 	mvi r1,20
 770:	38 0c d2 f0 	mvu r12,0xd2f0
 774:	5c 61 ff da 	bne r3,r1,6dc <_ZN3pwm7pwm_selEicb+0x48>
d=e+8;
 778:	35 6d 00 38 	addi r13,r11,56
t=e+4;
 77c:	35 6e 00 34 	addi r14,r11,52
dind=100000;
 780:	38 0c 86 a0 	mvu r12,0x86a0
 784:	79 8c 00 01 	orhi r12,r12,0x1
e=e+48;
 788:	35 6b 00 30 	addi r11,r11,48
 78c:	e3 ff ff d4 	bi 6dc <_ZN3pwm7pwm_selEicb+0x48>

00000790 <_ZN3pwm5brazoEc>:

int pwm::brazo(char d){
 790:	20 42 00 ff 	andi r2,r2,0xff
int m;
if(d==0x01){m=0;}
if(d==0x02){m=1;}
 794:	34 03 00 02 	mvi r3,2
 798:	34 01 00 01 	mvi r1,1
 79c:	44 43 00 04 	be r2,r3,7ac <_ZN3pwm5brazoEc+0x1c>
if(d==0x03){m=2;}
 7a0:	34 03 00 03 	mvi r3,3
 7a4:	34 01 00 02 	mvi r1,2
 7a8:	5c 43 00 02 	bne r2,r3,7b0 <_ZN3pwm5brazoEc+0x20>
if(d==0x04){m=3;}
return m;
};
 7ac:	c3 a0 00 00 	ret
if(d==0x04){m=3;}
 7b0:	34 03 00 04 	mvi r3,4
 7b4:	34 01 00 00 	mvi r1,0
 7b8:	5c 43 ff fd 	bne r2,r3,7ac <_ZN3pwm5brazoEc+0x1c>
 7bc:	34 01 00 03 	mvi r1,3
};
 7c0:	c3 a0 00 00 	ret

000007c4 <_ZN5timer6nsleepEi>:
void timer::nsleep(int nsec)
{
	int tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 7c4:	78 03 00 00 	mvhi r3,0x0
 7c8:	38 63 09 1c 	ori r3,r3,0x91c
 7cc:	28 61 00 00 	lw r1,(r3+0)
 7d0:	08 42 00 32 	muli r2,r2,50
 7d4:	28 23 00 00 	lw r3,(r1+0)
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 7d8:	34 01 00 08 	mvi r1,8
	timer0->compare1 = (FCPU/1000000)*nsec;
 7dc:	58 62 00 10 	sw (r3+16),r2
	timer0->counter1 = 0;
 7e0:	58 60 00 14 	sw (r3+20),r0
	timer0->tcr1 = TIMER_EN;
 7e4:	58 61 00 0c 	sw (r3+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 7e8:	28 61 00 0c 	lw r1,(r3+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 7ec:	20 21 00 01 	andi r1,r1,0x1
 7f0:	44 20 ff fe 	be r1,r0,7e8 <_ZN5timer6nsleepEi+0x24>
};
 7f4:	c3 a0 00 00 	ret

000007f8 <_ZN4uart9uart_initEv>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 7f8:	c3 a0 00 00 	ret

000007fc <_ZN4uart12uart_getcharEv>:

char uart::uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
 7fc:	78 02 00 00 	mvhi r2,0x0
 800:	38 42 09 20 	ori r2,r2,0x920
 804:	28 41 00 00 	lw r1,(r2+0)
 808:	28 22 00 00 	lw r2,(r1+0)
 80c:	28 41 00 00 	lw r1,(r2+0)
 810:	20 21 00 01 	andi r1,r1,0x1
 814:	44 20 ff fe 	be r1,r0,80c <_ZN4uart12uart_getcharEv+0x10>
	return uart0->rxtx;
 818:	28 41 00 04 	lw r1,(r2+4)
}
 81c:	20 21 00 ff 	andi r1,r1,0xff
 820:	c3 a0 00 00 	ret

00000824 <_ZN4uart12uart_putcharEc>:

void uart::uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 824:	78 03 00 00 	mvhi r3,0x0
 828:	38 63 09 24 	ori r3,r3,0x924
 82c:	28 61 00 00 	lw r1,(r3+0)
{
 830:	20 42 00 ff 	andi r2,r2,0xff
	while (uart0->ucr & UART_BUSY) ;
 834:	28 23 00 00 	lw r3,(r1+0)
 838:	28 61 00 00 	lw r1,(r3+0)
 83c:	20 21 00 10 	andi r1,r1,0x10
 840:	5c 20 ff fe 	bne r1,r0,838 <_ZN4uart12uart_putcharEc+0x14>
	uart0->rxtx = c;
 844:	58 62 00 04 	sw (r3+4),r2
}
 848:	c3 a0 00 00 	ret

0000084c <_ZN4uart11uart_putstrEPc>:

void uart::uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 84c:	40 44 00 00 	lbu r4,(r2+0)
 850:	44 80 00 0c 	be r4,r0,880 <_ZN4uart11uart_putstrEPc+0x34>
	while (uart0->ucr & UART_BUSY) ;
 854:	78 03 00 00 	mvhi r3,0x0
 858:	38 63 09 28 	ori r3,r3,0x928
 85c:	28 61 00 00 	lw r1,(r3+0)
 860:	28 23 00 00 	lw r3,(r1+0)
 864:	28 61 00 00 	lw r1,(r3+0)
 868:	20 21 00 10 	andi r1,r1,0x10
 86c:	5c 20 ff fe 	bne r1,r0,864 <_ZN4uart11uart_putstrEPc+0x18>
	uart0->rxtx = c;
 870:	58 64 00 04 	sw (r3+4),r4
		uart_putchar(*c);
		c++;
 874:	34 42 00 01 	addi r2,r2,1
	while(*c) {
 878:	40 44 00 00 	lbu r4,(r2+0)
 87c:	5c 80 ff fa 	bne r4,r0,864 <_ZN4uart11uart_putstrEPc+0x18>
	}
}
 880:	c3 a0 00 00 	ret

00000884 <_ZN4uart11uart_getintEv>:

int uart::uart_getint()
{   
	while (! (uart0->ucr & UART_DR)) ;
 884:	78 02 00 00 	mvhi r2,0x0
 888:	38 42 09 2c 	ori r2,r2,0x92c
 88c:	28 41 00 00 	lw r1,(r2+0)
 890:	28 22 00 00 	lw r2,(r1+0)
 894:	28 41 00 00 	lw r1,(r2+0)
 898:	20 21 00 01 	andi r1,r1,0x1
 89c:	44 20 ff fe 	be r1,r0,894 <_ZN4uart11uart_getintEv+0x10>
	return uart0->rxtx;
 8a0:	28 41 00 04 	lw r1,(r2+4)
}
 8a4:	c3 a0 00 00 	ret
