###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:43:00 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.215
  Arrival Time                  1.218
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                     |       |               |            |       |  Time   |   Time   | 
     |---------------------+-------+---------------+------------+-------+---------+----------| 
     | In[0]               |   v   | In[0]         |            |       |   0.000 |   -0.002 | 
     | FE_PHC2_In_0_/A     |   v   | In[0]         | DLY1_5VX1  | 0.001 |   0.001 |   -0.002 | 
     | FE_PHC2_In_0_/Q     |   v   | FE_PHN2_In_0_ | DLY1_5VX1  | 1.217 |   1.218 |    1.215 | 
     | Delay_out1_reg[0]/D |   v   | FE_PHN2_In_0_ | DFRRQ_5VX1 | 0.000 |   1.218 |    1.215 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.002 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.003 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.469 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.472 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    0.998 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.001 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[1]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.208
  Arrival Time                  1.290
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                     |       |               |            |       |  Time   |   Time   | 
     |---------------------+-------+---------------+------------+-------+---------+----------| 
     | In[1]               |   v   | In[1]         |            |       |   0.000 |   -0.082 | 
     | FE_PHC1_In_1_/A     |   v   | In[1]         | DLY1_5VX1  | 0.001 |   0.001 |   -0.081 | 
     | FE_PHC1_In_1_/Q     |   v   | FE_PHN1_In_1_ | DLY1_5VX1  | 1.289 |   1.290 |    1.208 | 
     | Delay_out1_reg[1]/D |   v   | FE_PHN1_In_1_ | DFRRQ_5VX1 | 0.000 |   1.290 |    1.208 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.082 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.083 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.548 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.552 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.077 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.081 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.239
  Arrival Time                  1.346
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                    |       |                                |            |        |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | In[0]                              |   v   | In[0]                          |            |        |   0.000 |   -0.106 | 
     | csa_tree_add_110_31_groupi/g7556/A |   v   | In[0]                          | IN_5VX1    |  0.002 |   0.002 |   -0.104 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   ^   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    |  0.434 |   0.436 |    0.330 | 
     | csa_tree_add_110_31_groupi/g506/B  |   ^   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | -0.050 |   0.386 |    0.280 | 
     | csa_tree_add_110_31_groupi/g506/S  |   ^   | Sum1_add_cast[0]               | HA_5VX1    |  0.420 |   0.807 |    0.700 | 
     | add_123_40/g537/B                  |   ^   | Sum1_add_cast[0]               | HA_5VX1    |  0.000 |   0.807 |    0.700 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    |  0.539 |   1.346 |    1.239 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 |  0.000 |   1.346 |    1.239 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.106 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.107 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.573 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.576 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.111 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.116 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.066
  Arrival Time                  1.228
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                          |       |       |            |        |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+--------+---------+----------| 
     | reset                    |   v   | reset |            |        |   0.000 |   -0.162 | 
     | g62/A                    |   v   | reset | IN_5VX4    |  0.000 |   0.000 |   -0.162 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    |  1.231 |   1.231 |    1.069 | 
     | Delay2_reg_reg[0][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | -0.003 |   1.228 |    1.066 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.162 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.163 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.628 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.632 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.158 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.163 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.066
  Arrival Time                  1.229
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                          |       |       |            |        |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+--------+---------+----------| 
     | reset                    |   v   | reset |            |        |   0.000 |   -0.163 | 
     | g62/A                    |   v   | reset | IN_5VX4    |  0.000 |   0.000 |   -0.163 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    |  1.231 |   1.231 |    1.068 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | -0.002 |   1.229 |    1.066 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.163 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.164 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.630 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.633 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.159 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.164 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.065
  Arrival Time                  1.232
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.167 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.167 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.064 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.001 |   1.232 |    1.065 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.168 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.633 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.637 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.162 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.168 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.245
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.170 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.170 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.061 | 
     | Delay2_reg_reg[0][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.245 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.170 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.171 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.637 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.640 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.175 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.245
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.171 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.171 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.061 | 
     | Delay2_reg_reg[1][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.245 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.171 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.171 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.637 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.640 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.175 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.066
  Arrival Time                  1.237
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.172 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.172 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.059 | 
     | Delay2_reg_reg[0][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.006 |   1.237 |    1.066 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.172 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.173 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.638 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.642 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.167 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.173 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.249
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.175 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.175 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.056 | 
     | Delay2_reg_reg[0][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.018 |   1.249 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.176 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.641 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.645 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.179 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.184 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.250
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.175 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.175 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.056 | 
     | Delay2_reg_reg[0][1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.019 |   1.250 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.176 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.641 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.645 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.180 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.185 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.251
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.177 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.177 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.055 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.020 |   1.251 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.177 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.643 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.646 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.181 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.186 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.074
  Arrival Time                  1.251
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.177 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.177 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.055 | 
     | Delay2_reg_reg[1][3]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.020 |   1.251 |    1.074 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.177 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.643 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.646 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.181 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.186 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.065
  Arrival Time                  1.242
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.177 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.177 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.054 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.011 |   1.242 |    1.065 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.177 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.643 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.647 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.172 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.000 |    1.177 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.065
  Arrival Time                  1.243
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.178 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.178 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.053 | 
     | Delay2_reg_reg[0][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.012 |   1.243 |    1.065 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.178 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.644 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.648 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.173 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.000 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.065
  Arrival Time                  1.244
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.179 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.179 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.052 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.013 |   1.244 |    1.065 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.645 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.649 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.180 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.257
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.180 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.180 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.051 | 
     | Delay1_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.025 |   1.257 |    1.076 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.181 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.646 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.186 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.012 |    1.192 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.245
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay2_reg_reg[0][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.245 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.647 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.176 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.180 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.245
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay2_reg_reg[1][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.245 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.647 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.176 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.181 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.065
  Arrival Time                  1.247
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay2_reg_reg[0][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.247 |    1.065 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.647 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.177 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.182 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.066
  Arrival Time                  1.247
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay2_reg_reg[0][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.247 |    1.066 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.648 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.177 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.183 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.066
  Arrival Time                  1.247
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay2_reg_reg[1][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.247 |    1.066 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.648 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.651 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.177 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.183 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.258
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.182 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.182 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.050 | 
     | Delay_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.027 |   1.258 |    1.076 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.182 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.648 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.652 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.187 | 
     | Delay_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.012 |    1.193 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.258
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.182 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.182 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.049 | 
     | Delay1_out1_reg[20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.027 |   1.258 |    1.076 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.182 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.183 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.648 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.652 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.187 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.193 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.259
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.183 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.183 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.048 | 
     | Delay1_out1_reg[19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.259 |    1.076 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.184 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.649 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.653 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.188 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.194 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.259
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.183 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.183 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.048 | 
     | Delay_out1_reg[20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.259 |    1.076 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.184 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.649 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.653 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.188 | 
     | Delay_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.194 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.076
  Arrival Time                  1.259
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.183 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.183 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.048 | 
     | Delay_out1_reg[19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.259 |    1.076 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.184 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.649 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.654 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.188 | 
     | Delay_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.194 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.247
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.183 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.183 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.048 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.247 |    1.064 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.184 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.649 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.653 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.179 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.183 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.247
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   -0.184 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.184 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.047 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.247 |    1.064 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.184 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.184 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.650 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.654 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.179 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.183 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.075
  Arrival Time                  1.260
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.184 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.184 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.047 | 
     | Delay_out1_reg[15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.260 |    1.075 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.184 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.185 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.650 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.655 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.190 | 
     | Delay_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.011 |    1.195 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.075
  Arrival Time                  1.260
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.185 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.185 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.046 | 
     | Delay_out1_reg[17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.260 |    1.075 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.185 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.185 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.651 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.655 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.190 | 
     | Delay_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.011 |    1.195 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.075
  Arrival Time                  1.260
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.185 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.185 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.046 | 
     | Delay1_out1_reg[16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.260 |    1.075 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.185 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.185 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.651 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.655 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.190 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.195 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.075
  Arrival Time                  1.260
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.185 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.185 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.046 | 
     | Delay1_out1_reg[17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.260 |    1.075 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.185 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.186 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.651 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.656 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.191 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.195 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.249
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.186 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.186 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.046 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.018 |   1.249 |    1.063 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.186 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.186 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.652 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.655 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.181 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.184 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.250
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.186 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.186 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.045 | 
     | Delay2_reg_reg[0][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.019 |   1.250 |    1.063 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.186 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.187 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.653 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.656 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.182 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.999 |    1.185 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.136
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.061
  Arrival Time                  1.249
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.188 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.188 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.043 | 
     | Delay2_reg_reg[1][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.018 |   1.249 |    1.061 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.188 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.189 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.654 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.659 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.183 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.184 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.252
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   -0.188 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.188 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.043 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.020 |   1.252 |    1.063 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.188 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.189 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.654 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.658 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.183 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.187 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.252
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.043 | 
     | Delay2_reg_reg[1][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.252 |    1.063 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.189 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.658 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.184 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.136
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.061
  Arrival Time                  1.249
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.018 |   1.249 |    1.061 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.189 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.660 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.183 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.185 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.252
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[0][13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.252 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.184 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.188 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.252
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[0][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.252 |    1.063 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.184 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[0][12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.189 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][10]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.655 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.189 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[0][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.189 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.136
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.061
  Arrival Time                  1.250
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][2]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.019 |   1.250 |    1.061 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.661 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.184 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.185 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.189 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.252
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.252 |    1.063 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.188 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.064
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.064 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.189 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.135
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.063
  Arrival Time                  1.253
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.189 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.189 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.042 | 
     | Delay2_reg_reg[1][13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.022 |   1.253 |    1.063 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.189 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.659 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.185 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.188 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.136
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.061
  Arrival Time                  1.250
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.190 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.190 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.231 |   1.231 |    1.041 | 
     | Delay2_reg_reg[0][2]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.019 |   1.250 |    1.061 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.656 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.661 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.184 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.186 | 
     +---------------------------------------------------------------------------------------+ 

