

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.683 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      482|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      518|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_80_fu_197_p2  |         +|   0|  0|  30|          23|          17|
    |add_ln42_81_fu_231_p2  |         +|   0|  0|  30|          23|          14|
    |add_ln42_82_fu_265_p2  |         +|   0|  0|  30|          23|          13|
    |add_ln42_83_fu_299_p2  |         +|   0|  0|  30|          23|          17|
    |add_ln42_84_fu_333_p2  |         +|   0|  0|  30|          23|          17|
    |add_ln42_85_fu_367_p2  |         +|   0|  0|  30|          23|          16|
    |add_ln42_86_fu_401_p2  |         +|   0|  0|  30|          23|          15|
    |add_ln42_87_fu_435_p2  |         +|   0|  0|  30|          23|          16|
    |add_ln42_88_fu_469_p2  |         +|   0|  0|  30|          23|          16|
    |add_ln42_89_fu_503_p2  |         +|   0|  0|  30|          23|          18|
    |add_ln42_90_fu_537_p2  |         +|   0|  0|  30|          23|          18|
    |add_ln42_91_fu_571_p2  |         +|   0|  0|  30|          23|          18|
    |add_ln42_92_fu_605_p2  |         +|   0|  0|  30|          23|          18|
    |add_ln42_93_fu_631_p2  |         +|   0|  0|  30|          23|          18|
    |add_ln42_94_fu_657_p2  |         +|   0|  0|  30|          23|          17|
    |add_ln42_fu_163_p2     |         +|   0|  0|  30|          23|          16|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 482|         369|         265|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |layer6_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,16u>,array<ap_fixed<15,5,5,3,0>,16u>,config14>|  return value|
|layer6_out_dout             |   in|  256|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_num_data_valid   |   in|    2|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_fifo_cap         |   in|    2|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_empty_n          |   in|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_read             |  out|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer14_out_din             |  out|  240|     ap_fifo|                                                              layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer14_out|       pointer|
|layer14_out_full_n          |   in|    1|     ap_fifo|                                                              layer14_out|       pointer|
|layer14_out_write           |  out|    1|     ap_fifo|                                                              layer14_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

