
testcpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c640  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029b  0800c878  0800c878  0000d878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800cb14  0800cb14  0000db14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000008  0800cb1c  0800cb1c  0000db1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000078  20000000  0800cb24  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000053a  20000078  0800cb9c  0000e078  2**2
                  ALLOC
  7 ._user_heap_stack 00000606  200005b2  0800cb9c  0000e5b2  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002dd01  00000000  00000000  0000e0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000052b1  00000000  00000000  0003bdaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000021d0  00000000  00000000  00041060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001a2d  00000000  00000000  00043230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038b77  00000000  00000000  00044c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a13a  00000000  00000000  0007d7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001432eb  00000000  00000000  000a790e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001eabf9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009ab4  00000000  00000000  001eac3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000082  00000000  00000000  001f46f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c860 	.word	0x0800c860

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	0800c860 	.word	0x0800c860

08000278 <_ZN4GpioC1EP12GPIO_TypeDeft>:
#include <Gpio.hpp>

Gpio::Gpio(GPIO_TypeDef* _port, uint16_t _pin) {
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	4613      	mov	r3, r2
 8000284:	80fb      	strh	r3, [r7, #6]
	port = _port;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
	pin = _pin;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	809a      	strh	r2, [r3, #4]
}
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4618      	mov	r0, r3
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <_ZN4Gpio8get_portEv>:

GPIO_TypeDef* Gpio::get_port(){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return(port);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <_ZN4Gpio7get_pinEv>:

uint16_t Gpio::get_pin(){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	return(pin);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	889b      	ldrh	r3, [r3, #4]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr

080002d0 <_ZN11GpioHandlerC1Ev>:
 */

#include "GpioHandler.hpp"


GpioHandler::GpioHandler(){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <_ZN11GpioHandlerC1Ev+0x1c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr
 80002ec:	0800c9ac 	.word	0x0800c9ac

080002f0 <_ZN11GpioHandlerD1Ev>:



GpioHandler::~GpioHandler() {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <_ZN11GpioHandlerD1Ev+0x1c>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4618      	mov	r0, r3
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	0800c9ac 	.word	0x0800c9ac

08000310 <_ZN11GpioHandlerD0Ev>:
GpioHandler::~GpioHandler() {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
}
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ffe9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800031e:	2108      	movs	r1, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f00b fadf 	bl	800b8e4 <_ZdlPvj>
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>:
          on(gpio);
    }

}

void GpioHandler::switch_state(Gpio gpio, GPIO_PinState state){
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	1d38      	adds	r0, r7, #4
 800033a:	e880 0006 	stmia.w	r0, {r1, r2}
 800033e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(gpio.get_port(), gpio.get_pin(), state);
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ffac 	bl	80002a0 <_ZN4Gpio8get_portEv>
 8000348:	4604      	mov	r4, r0
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb3 	bl	80002b8 <_ZN4Gpio7get_pinEv>
 8000352:	4603      	mov	r3, r0
 8000354:	4619      	mov	r1, r3
 8000356:	78fb      	ldrb	r3, [r7, #3]
 8000358:	461a      	mov	r2, r3
 800035a:	4620      	mov	r0, r4
 800035c:	f005 fae2 	bl	8005924 <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <_ZN11GpioHandler2onE4Gpio>:

void GpioHandler::on(Gpio gpio){
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_SET);
 8000376:	2301      	movs	r3, #1
 8000378:	1d3a      	adds	r2, r7, #4
 800037a:	ca06      	ldmia	r2, {r1, r2}
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f7ff ffd7 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 8000382:	bf00      	nop
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <_ZN11GpioHandler3offE4Gpio>:

void GpioHandler::off(Gpio gpio){
 800038a:	b580      	push	{r7, lr}
 800038c:	b084      	sub	sp, #16
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_RESET);
 8000398:	2300      	movs	r3, #0
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	ca06      	ldmia	r2, {r1, r2}
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ffc6 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>:
 *  Created on: Aug 7, 2024
 *      Author: artur
 */
#include "PcbLed.hpp"

PcbLed::PcbLed(TIM_HandleTypeDef *_timer_handler, uint32_t _timer_channel) {
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	60f8      	str	r0, [r7, #12]
 80003b4:	60b9      	str	r1, [r7, #8]
 80003b6:	607a      	str	r2, [r7, #4]

	timer_handler = _timer_handler;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	68ba      	ldr	r2, [r7, #8]
 80003bc:	601a      	str	r2, [r3, #0]
	timer_channel = _timer_channel;
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	605a      	str	r2, [r3, #4]
	datasentflag = false;
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2200      	movs	r2, #0
 80003c8:	721a      	strb	r2, [r3, #8]

}
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	4618      	mov	r0, r3
 80003ce:	3714      	adds	r7, #20
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>:
void PcbLed::set_data_flag(bool data_sent_flat) {
	datasentflag = data_sent_flat;
}

uint32_t PcbLed::createPwmSequence(Ws2812Color *led, uint8_t led_number,
		uint16_t *pwmData) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	b08a      	sub	sp, #40	@ 0x28
 80003dc:	af00      	add	r7, sp, #0
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71fb      	strb	r3, [r7, #7]
	uint32_t indx = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t color = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < led_number; i++) {
 80003f0:	2300      	movs	r3, #0
 80003f2:	623b      	str	r3, [r7, #32]
 80003f4:	e02c      	b.n	8000450 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x78>
		color = led[i].get_rgb_color();
 80003f6:	6a3b      	ldr	r3, [r7, #32]
 80003f8:	00db      	lsls	r3, r3, #3
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	4413      	add	r3, r2
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f8ff 	bl	8000602 <_ZN11Ws2812Color13get_rgb_colorEv>
 8000404:	6178      	str	r0, [r7, #20]
		for (int j = 23; j >= 0; j--) {
 8000406:	2317      	movs	r3, #23
 8000408:	61fb      	str	r3, [r7, #28]
 800040a:	e01b      	b.n	8000444 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x6c>
			if (color & (1 << j)) {
 800040c:	2201      	movs	r2, #1
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	fa02 f303 	lsl.w	r3, r2, r3
 8000414:	461a      	mov	r2, r3
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	4013      	ands	r3, r2
 800041a:	2b00      	cmp	r3, #0
 800041c:	d006      	beq.n	800042c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x54>
				pwmData[indx] = 27;  // /10/13 of 37 19
 800041e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	683a      	ldr	r2, [r7, #0]
 8000424:	4413      	add	r3, r2
 8000426:	221b      	movs	r2, #27
 8000428:	801a      	strh	r2, [r3, #0]
 800042a:	e005      	b.n	8000438 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x60>
			} else
				pwmData[indx] = 13;  // 10/13 of 37 11
 800042c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	4413      	add	r3, r2
 8000434:	220d      	movs	r2, #13
 8000436:	801a      	strh	r2, [r3, #0]
			indx++;
 8000438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800043a:	3301      	adds	r3, #1
 800043c:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 23; j >= 0; j--) {
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b01      	subs	r3, #1
 8000442:	61fb      	str	r3, [r7, #28]
 8000444:	69fb      	ldr	r3, [r7, #28]
 8000446:	2b00      	cmp	r3, #0
 8000448:	dae0      	bge.n	800040c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x34>
	for (int i = 0; i < led_number; i++) {
 800044a:	6a3b      	ldr	r3, [r7, #32]
 800044c:	3301      	adds	r3, #1
 800044e:	623b      	str	r3, [r7, #32]
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	6a3a      	ldr	r2, [r7, #32]
 8000454:	429a      	cmp	r2, r3
 8000456:	dbce      	blt.n	80003f6 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x1e>
		}
	}
	for (int i = 0; i < 50; i++) {
 8000458:	2300      	movs	r3, #0
 800045a:	61bb      	str	r3, [r7, #24]
 800045c:	e00b      	b.n	8000476 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x9e>
		pwmData[indx] = 0;
 800045e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000460:	005b      	lsls	r3, r3, #1
 8000462:	683a      	ldr	r2, [r7, #0]
 8000464:	4413      	add	r3, r2
 8000466:	2200      	movs	r2, #0
 8000468:	801a      	strh	r2, [r3, #0]
		indx++;
 800046a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800046c:	3301      	adds	r3, #1
 800046e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (int i = 0; i < 50; i++) {
 8000470:	69bb      	ldr	r3, [r7, #24]
 8000472:	3301      	adds	r3, #1
 8000474:	61bb      	str	r3, [r7, #24]
 8000476:	69bb      	ldr	r3, [r7, #24]
 8000478:	2b31      	cmp	r3, #49	@ 0x31
 800047a:	ddf0      	ble.n	800045e <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x86>
	}
	return (indx);
 800047c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800047e:	4618      	mov	r0, r3
 8000480:	3728      	adds	r7, #40	@ 0x28
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>:
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
			indx + 10);
}

void PcbLed::set_and_send_led_color(Ws2812Color *led, uint8_t led_number,
		uint32_t delay, Color color) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b086      	sub	sp, #24
 800048a:	af00      	add	r7, sp, #0
 800048c:	60f8      	str	r0, [r7, #12]
 800048e:	60b9      	str	r1, [r7, #8]
 8000490:	603b      	str	r3, [r7, #0]
 8000492:	4613      	mov	r3, r2
 8000494:	71fb      	strb	r3, [r7, #7]
	uint32_t indx;

	led->off();
 8000496:	68b8      	ldr	r0, [r7, #8]
 8000498:	f000 f882 	bl	80005a0 <_ZN11Ws2812Color3offEv>
	switch (color) {
 800049c:	6a3b      	ldr	r3, [r7, #32]
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d017      	beq.n	80004d2 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x4c>
 80004a2:	6a3b      	ldr	r3, [r7, #32]
 80004a4:	2b02      	cmp	r3, #2
 80004a6:	dc19      	bgt.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
 80004a8:	6a3b      	ldr	r3, [r7, #32]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d003      	beq.n	80004b6 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x30>
 80004ae:	6a3b      	ldr	r3, [r7, #32]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d005      	beq.n	80004c0 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x3a>
		break;
	case Color::GREEN:
		led->set_green_bright(255);
		break;
	default:
		break;
 80004b4:	e012      	b.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
		led->set_red_bright(255);
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	f000 f884 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004be:	e00e      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	68b8      	ldr	r0, [r7, #8]
 80004c4:	f000 f88e 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		led->set_red_bright(255);
 80004c8:	21ff      	movs	r1, #255	@ 0xff
 80004ca:	68b8      	ldr	r0, [r7, #8]
 80004cc:	f000 f87b 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004d0:	e005      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004d2:	21ff      	movs	r1, #255	@ 0xff
 80004d4:	68b8      	ldr	r0, [r7, #8]
 80004d6:	f000 f885 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		break;
 80004da:	e000      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		break;
 80004dc:	bf00      	nop
	}

	memset(pwmData, 0, sizeof(pwmData));
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	330a      	adds	r3, #10
 80004e2:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80004e6:	2100      	movs	r1, #0
 80004e8:	4618      	mov	r0, r3
 80004ea:	f00b fbf2 	bl	800bcd2 <memset>
	indx = createPwmSequence(led, led_number, pwmData);
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	330a      	adds	r3, #10
 80004f2:	79fa      	ldrb	r2, [r7, #7]
 80004f4:	68b9      	ldr	r1, [r7, #8]
 80004f6:	68f8      	ldr	r0, [r7, #12]
 80004f8:	f7ff ff6e 	bl	80003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>
 80004fc:	6178      	str	r0, [r7, #20]
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6818      	ldr	r0, [r3, #0]
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	6859      	ldr	r1, [r3, #4]
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	f103 020a 	add.w	r2, r3, #10
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	b29b      	uxth	r3, r3
 8000510:	330a      	adds	r3, #10
 8000512:	b29b      	uxth	r3, r3
 8000514:	f009 fcde 	bl	8009ed4 <HAL_TIM_PWM_Start_DMA>
			indx + 10);

	HAL_Delay(delay);
 8000518:	6838      	ldr	r0, [r7, #0]
 800051a:	f003 ff5b 	bl	80043d4 <HAL_Delay>
}
 800051e:	bf00      	nop
 8000520:	3718      	adds	r7, #24
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <_ZN11Ws2812ColorC1Ev>:
 *  Created on: Aug 7, 2024
 *      Author: ALAN
 */
#include "Ws2812Color.hpp"

Ws2812Color::Ws2812Color() {
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	4a0a      	ldr	r2, [pc, #40]	@ (800055c <_ZN11Ws2812ColorC1Ev+0x34>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
	blue = 0;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	719a      	strb	r2, [r3, #6]
	red = 0;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2200      	movs	r2, #0
 8000540:	711a      	strb	r2, [r3, #4]
	green = 0;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	715a      	strb	r2, [r3, #5]
	bright = 0;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2200      	movs	r2, #0
 800054c:	71da      	strb	r2, [r3, #7]
}
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	0800c9bc 	.word	0x0800c9bc

08000560 <_ZN11Ws2812ColorD1Ev>:

Ws2812Color::~Ws2812Color() {
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	@ (800057c <_ZN11Ws2812ColorD1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
}
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	0800c9bc 	.word	0x0800c9bc

08000580 <_ZN11Ws2812ColorD0Ev>:
Ws2812Color::~Ws2812Color() {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
}
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff ffe9 	bl	8000560 <_ZN11Ws2812ColorD1Ev>
 800058e:	2108      	movs	r1, #8
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f00b f9a7 	bl	800b8e4 <_ZdlPvj>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_ZN11Ws2812Color3offEv>:

void Ws2812Color::off()  // 0-45
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	blue = 0;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2200      	movs	r2, #0
 80005ac:	719a      	strb	r2, [r3, #6]
	red = 0;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	711a      	strb	r2, [r3, #4]
	green = 0;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2200      	movs	r2, #0
 80005b8:	715a      	strb	r2, [r3, #5]
}
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <_ZN11Ws2812Color14set_red_brightEh>:
void  Ws2812Color::orange_on(){
	set_red_bright(236);
	green_on();
}

void Ws2812Color::set_red_bright(uint8_t _bright){
 80005c6:	b480      	push	{r7}
 80005c8:	b083      	sub	sp, #12
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	70fb      	strb	r3, [r7, #3]
	red = _bright;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	78fa      	ldrb	r2, [r7, #3]
 80005d6:	711a      	strb	r2, [r3, #4]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <_ZN11Ws2812Color16set_green_brightEh>:

void Ws2812Color::set_blue_bright(uint8_t _bright){
	blue = _bright;
}

void Ws2812Color::set_green_bright(uint8_t _bright){
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
	green = _bright;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	78fa      	ldrb	r2, [r7, #3]
 80005f4:	715a      	strb	r2, [r3, #5]
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_ZN11Ws2812Color13get_rgb_colorEv>:


uint32_t Ws2812Color::get_rgb_color(){
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
	return ((green << 16) | (red << 8) | (blue));
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	795b      	ldrb	r3, [r3, #5]
 800060e:	041a      	lsls	r2, r3, #16
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	4313      	orrs	r3, r2
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	7992      	ldrb	r2, [r2, #6]
 800061c:	4313      	orrs	r3, r2
}
 800061e:	4618      	mov	r0, r3
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>:





Bq25155::Bq25155(Gpio rst, Gpio lp, Gpio ce,I2C_HandleTypeDef* _i2c){
 800062a:	b082      	sub	sp, #8
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	1d38      	adds	r0, r7, #4
 8000636:	e880 0006 	stmia.w	r0, {r1, r2}
 800063a:	61fb      	str	r3, [r7, #28]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3308      	adds	r3, #8
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff fe17 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	3310      	adds	r3, #16
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fe10 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3318      	adds	r3, #24
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fe09 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3320      	adds	r3, #32
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff fe30 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	reset = rst;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3308      	adds	r3, #8
 8000674:	1d3a      	adds	r2, r7, #4
 8000676:	6810      	ldr	r0, [r2, #0]
 8000678:	6018      	str	r0, [r3, #0]
 800067a:	8892      	ldrh	r2, [r2, #4]
 800067c:	809a      	strh	r2, [r3, #4]
	low_power = lp;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	3310      	adds	r3, #16
 8000682:	f107 021c 	add.w	r2, r7, #28
 8000686:	6810      	ldr	r0, [r2, #0]
 8000688:	6018      	str	r0, [r3, #0]
 800068a:	8892      	ldrh	r2, [r2, #4]
 800068c:	809a      	strh	r2, [r3, #4]
	charge_en = ce;
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	3318      	adds	r3, #24
 8000692:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000696:	6810      	ldr	r0, [r2, #0]
 8000698:	6018      	str	r0, [r3, #0]
 800069a:	8892      	ldrh	r2, [r2, #4]
 800069c:	809a      	strh	r2, [r3, #4]
	i2c = _i2c;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006b0:	b002      	add	sp, #8
 80006b2:	4770      	bx	lr

080006b4 <_ZN7Bq251556mr_setEv>:
void Bq25155::mr_set(){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	_gpio.on(reset);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f103 0020 	add.w	r0, r3, #32
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3308      	adds	r3, #8
 80006c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ca:	f7ff fe4d 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <_ZN7Bq251558mr_resetEv>:
void Bq25155::mr_reset(){
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
	_gpio.off(reset);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f103 0020 	add.w	r0, r3, #32
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3308      	adds	r3, #8
 80006e8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ec:	f7ff fe4d 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <_ZN7Bq2515519manual_read_adc_batEv>:
void Bq25155::manual_read_adc_bat(){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f7ff ffe8 	bl	80006d6 <_ZN7Bq251558mr_resetEv>

	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //manual read
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2300      	movs	r3, #0
 800070e:	2240      	movs	r2, #64	@ 0x40
 8000710:	216b      	movs	r1, #107	@ 0x6b
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f000 f877 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c); // enable adc_bat
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2308      	movs	r3, #8
 8000720:	2258      	movs	r2, #88	@ 0x58
 8000722:	216b      	movs	r1, #107	@ 0x6b
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f000 f86e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x20, i2c); //read adc
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2320      	movs	r3, #32
 8000732:	2240      	movs	r2, #64	@ 0x40
 8000734:	216b      	movs	r1, #107	@ 0x6b
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f000 f865 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>

	this->mr_set();
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ffb9 	bl	80006b4 <_ZN7Bq251556mr_setEv>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <_ZN7Bq2515514register_STAT0Ev>:
		return 1;
	}
}


uint8_t Bq25155::register_STAT0(){
 800074a:	b580      	push	{r7, lr}
 800074c:	b088      	sub	sp, #32
 800074e:	af04      	add	r7, sp, #16
 8000750:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff ffbf 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), BQ25155_STAT0, 1, &data[0], 1, 1000);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000762:	9202      	str	r2, [sp, #8]
 8000764:	2201      	movs	r2, #1
 8000766:	9201      	str	r2, [sp, #4]
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2301      	movs	r3, #1
 800076c:	2200      	movs	r2, #0
 800076e:	21d6      	movs	r1, #214	@ 0xd6
 8000770:	f005 faa6 	bl	8005cc0 <HAL_I2C_Mem_Read>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]
	this->mr_set();
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff9b 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 800077e:	7bfb      	ldrb	r3, [r7, #15]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d102      	bne.n	800078a <_ZN7Bq2515514register_STAT0Ev+0x40>
		return (data[0]);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	e000      	b.n	800078c <_ZN7Bq2515514register_STAT0Ev+0x42>
	}
	else{
		  return 1;
 800078a:	2301      	movs	r3, #1
	  }
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <_ZN7Bq2515516register_adc_batEv>:

uint16_t Bq25155::register_adc_bat(){
 8000794:	b580      	push	{r7, lr}
 8000796:	b088      	sub	sp, #32
 8000798:	af04      	add	r7, sp, #16
 800079a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff9a 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007a2:	2342      	movs	r3, #66	@ 0x42
 80007a4:	73bb      	strb	r3, [r7, #14]
 80007a6:	e017      	b.n	80007d8 <_ZN7Bq2515516register_adc_batEv+0x44>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), i, 1, &data[i-BQ25155_ADCDATA_VBAT_M], 1, 1000);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80007ac:	7bbb      	ldrb	r3, [r7, #14]
 80007ae:	b299      	uxth	r1, r3
 80007b0:	7bbb      	ldrb	r3, [r7, #14]
 80007b2:	3b42      	subs	r3, #66	@ 0x42
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	4413      	add	r3, r2
 80007b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007bc:	9202      	str	r2, [sp, #8]
 80007be:	2201      	movs	r2, #1
 80007c0:	9201      	str	r2, [sp, #4]
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2301      	movs	r3, #1
 80007c6:	460a      	mov	r2, r1
 80007c8:	21d6      	movs	r1, #214	@ 0xd6
 80007ca:	f005 fa79 	bl	8005cc0 <HAL_I2C_Mem_Read>
 80007ce:	4603      	mov	r3, r0
 80007d0:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	3301      	adds	r3, #1
 80007d6:	73bb      	strb	r3, [r7, #14]
 80007d8:	7bbb      	ldrb	r3, [r7, #14]
 80007da:	2b43      	cmp	r3, #67	@ 0x43
 80007dc:	d9e4      	bls.n	80007a8 <_ZN7Bq2515516register_adc_batEv+0x14>
	}
	this->mr_set();
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff ff68 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d108      	bne.n	80007fc <_ZN7Bq2515516register_adc_batEv+0x68>
		return (data[0]<<8) + data[1];
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	7852      	ldrb	r2, [r2, #1]
 80007f6:	4413      	add	r3, r2
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	e000      	b.n	80007fe <_ZN7Bq2515516register_adc_batEv+0x6a>
	}
	else{
		  return 1;
 80007fc:	2301      	movs	r3, #1
	  }
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>:



HAL_StatusTypeDef Bq25155::I2C_write(uint8_t deviceAddress, uint8_t registerAddress, uint8_t registerData, I2C_HandleTypeDef* i2c){
 8000806:	b580      	push	{r7, lr}
 8000808:	b086      	sub	sp, #24
 800080a:	af02      	add	r7, sp, #8
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	4608      	mov	r0, r1
 8000810:	4611      	mov	r1, r2
 8000812:	461a      	mov	r2, r3
 8000814:	4603      	mov	r3, r0
 8000816:	70fb      	strb	r3, [r7, #3]
 8000818:	460b      	mov	r3, r1
 800081a:	70bb      	strb	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
	  uint8_t buffer[2] = {registerAddress, registerData};
 8000820:	78bb      	ldrb	r3, [r7, #2]
 8000822:	733b      	strb	r3, [r7, #12]
 8000824:	787b      	ldrb	r3, [r7, #1]
 8000826:	737b      	strb	r3, [r7, #13]
	  return HAL_I2C_Master_Transmit(i2c, (uint16_t)(deviceAddress<<1), buffer , 2, 1000);
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	b29b      	uxth	r3, r3
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	b299      	uxth	r1, r3
 8000830:	f107 020c 	add.w	r2, r7, #12
 8000834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2302      	movs	r3, #2
 800083c:	69b8      	ldr	r0, [r7, #24]
 800083e:	f005 f94b 	bl	8005ad8 <HAL_I2C_Master_Transmit>
 8000842:	4603      	mov	r3, r0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <_ZN7Bq2515519register_init_all_2Ev>:
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x39, i2c);
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x29, i2c);
}
*/

void Bq25155::register_init_all_2(){
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK0, 0x00, i2c);	//Modificado 0x20
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	2300      	movs	r3, #0
 800085c:	2207      	movs	r2, #7
 800085e:	216b      	movs	r1, #107	@ 0x6b
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ffd0 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK1, 0x00, i2c);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800086a:	9300      	str	r3, [sp, #0]
 800086c:	2300      	movs	r3, #0
 800086e:	2208      	movs	r2, #8
 8000870:	216b      	movs	r1, #107	@ 0x6b
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffc7 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK2, 0x71, i2c);	//Modificado 0x80
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2371      	movs	r3, #113	@ 0x71
 8000880:	2209      	movs	r2, #9
 8000882:	216b      	movs	r1, #107	@ 0x6b
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ffbe 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK3, 0x00, i2c);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2300      	movs	r3, #0
 8000892:	220a      	movs	r2, #10
 8000894:	216b      	movs	r1, #107	@ 0x6b
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f7ff ffb5 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_VBAT_CTRL, 0x3C, i2c);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	233c      	movs	r3, #60	@ 0x3c
 80008a4:	2212      	movs	r2, #18
 80008a6:	216b      	movs	r1, #107	@ 0x6b
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ffac 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICHG_CTRL, 0xFF, i2c);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	23ff      	movs	r3, #255	@ 0xff
 80008b6:	2213      	movs	r2, #19
 80008b8:	216b      	movs	r1, #107	@ 0x6b
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f7ff ffa3 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_PCHRGCTRL, 0x9E, i2c);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	239e      	movs	r3, #158	@ 0x9e
 80008c8:	2214      	movs	r2, #20
 80008ca:	216b      	movs	r1, #107	@ 0x6b
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f7ff ff9a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TERMCTRL, 0x14, i2c);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	2314      	movs	r3, #20
 80008da:	2215      	movs	r2, #21
 80008dc:	216b      	movs	r1, #107	@ 0x6b
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff ff91 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_BUVLO, 0x06, i2c);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008e8:	9300      	str	r3, [sp, #0]
 80008ea:	2306      	movs	r3, #6
 80008ec:	2216      	movs	r2, #22
 80008ee:	216b      	movs	r1, #107	@ 0x6b
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff ff88 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL0, 0x42, i2c); //se dehabilita TS function y se deshabilita charging on HOT/COLD Only
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2342      	movs	r3, #66	@ 0x42
 80008fe:	2217      	movs	r2, #23
 8000900:	216b      	movs	r1, #107	@ 0x6b
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ff7f 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL1, 0xC8, i2c);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	23c8      	movs	r3, #200	@ 0xc8
 8000910:	2218      	movs	r2, #24
 8000912:	216b      	movs	r1, #107	@ 0x6b
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff76 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ILIMCTRL, 0x06, i2c);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2306      	movs	r3, #6
 8000922:	2219      	movs	r2, #25
 8000924:	216b      	movs	r1, #107	@ 0x6b
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff6d 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_LDOCTRL, 0xB0, i2c);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	23b0      	movs	r3, #176	@ 0xb0
 8000934:	221d      	movs	r2, #29
 8000936:	216b      	movs	r1, #107	@ 0x6b
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff64 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MRCTRL, 0x2A, i2c);	//Revisar
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000942:	9300      	str	r3, [sp, #0]
 8000944:	232a      	movs	r3, #42	@ 0x2a
 8000946:	2230      	movs	r2, #48	@ 0x30
 8000948:	216b      	movs	r1, #107	@ 0x6b
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f7ff ff5b 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL0, 0x10, i2c);	//No se habilita mask all interrupts
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	2310      	movs	r3, #16
 8000958:	2235      	movs	r2, #53	@ 0x35
 800095a:	216b      	movs	r1, #107	@ 0x6b
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff52 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL1, 0x00, i2c);	//Revisar PIN NTC 0x40
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2300      	movs	r3, #0
 800096a:	2236      	movs	r2, #54	@ 0x36
 800096c:	216b      	movs	r1, #107	@ 0x6b
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ff49 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL2, 0x40, i2c);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	2340      	movs	r3, #64	@ 0x40
 800097c:	2237      	movs	r2, #55	@ 0x37
 800097e:	216b      	movs	r1, #107	@ 0x6b
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff ff40 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //Se deja en lectura manual de ADC y el comparador 1 se dehabilita
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	2240      	movs	r2, #64	@ 0x40
 8000990:	216b      	movs	r1, #107	@ 0x6b
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ff37 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL1, 0x00, i2c);	//Se deshabilita comparador 3 (compara con TS)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	2300      	movs	r3, #0
 80009a0:	2241      	movs	r2, #65	@ 0x41
 80009a2:	216b      	movs	r1, #107	@ 0x6b
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff2e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_M, 0x23, i2c);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2323      	movs	r3, #35	@ 0x23
 80009b2:	2252      	movs	r2, #82	@ 0x52
 80009b4:	216b      	movs	r1, #107	@ 0x6b
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff ff25 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_L, 0x20, i2c);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009c0:	9300      	str	r3, [sp, #0]
 80009c2:	2320      	movs	r3, #32
 80009c4:	2253      	movs	r2, #83	@ 0x53
 80009c6:	216b      	movs	r1, #107	@ 0x6b
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff1c 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_M, 0x38, i2c);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	2338      	movs	r3, #56	@ 0x38
 80009d6:	2254      	movs	r2, #84	@ 0x54
 80009d8:	216b      	movs	r1, #107	@ 0x6b
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ff13 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_L, 0x90, i2c);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	2390      	movs	r3, #144	@ 0x90
 80009e8:	2255      	movs	r2, #85	@ 0x55
 80009ea:	216b      	movs	r1, #107	@ 0x6b
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff ff0a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_M, 0x00, i2c);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	2256      	movs	r2, #86	@ 0x56
 80009fc:	216b      	movs	r1, #107	@ 0x6b
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff ff01 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_L, 0x00, i2c);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	2257      	movs	r2, #87	@ 0x57
 8000a0e:	216b      	movs	r1, #107	@ 0x6b
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff fef8 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c);	//Con todo deshabilitado se puede medir la bateria
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	2258      	movs	r2, #88	@ 0x58
 8000a20:	216b      	movs	r1, #107	@ 0x6b
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff feef 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_FASTCHGCTRL, 0x34, i2c);	//Los parametros de TS, son para cuando se usa la funcionalidad de TS
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2334      	movs	r3, #52	@ 0x34
 8000a30:	2261      	movs	r2, #97	@ 0x61
 8000a32:	216b      	movs	r1, #107	@ 0x6b
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fee6 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COLD, 0x7C, i2c);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	237c      	movs	r3, #124	@ 0x7c
 8000a42:	2262      	movs	r2, #98	@ 0x62
 8000a44:	216b      	movs	r1, #107	@ 0x6b
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fedd 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COOL, 0x6D, i2c);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	236d      	movs	r3, #109	@ 0x6d
 8000a54:	2263      	movs	r2, #99	@ 0x63
 8000a56:	216b      	movs	r1, #107	@ 0x6b
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff fed4 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x38, i2c);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2338      	movs	r3, #56	@ 0x38
 8000a66:	2264      	movs	r2, #100	@ 0x64
 8000a68:	216b      	movs	r1, #107	@ 0x6b
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fecb 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x27, i2c);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	2327      	movs	r3, #39	@ 0x27
 8000a78:	2265      	movs	r2, #101	@ 0x65
 8000a7a:	216b      	movs	r1, #107	@ 0x6b
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f7ff fec2 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <process_first_tag_information>:
	uint16_t pw_desired = pw_resolution * duty_cycle;
	__HAL_TIM_SET_COMPARE(htim, channel, pw_desired);
}


TAG_STATUS_t process_first_tag_information(TAG_t *tag) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08e      	sub	sp, #56	@ 0x38
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	tag->command = TAG_ID_QUERY;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2213      	movs	r2, #19
 8000a9e:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f9f0 	bl	8000e88 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000aa8:	f000 fa06 	bl	8000eb8 <wait_rx_data>
 8000aac:	4603      	mov	r3, r0
 8000aae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status_reg != TAG_RX_CRC_VALID)
 8000ab2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d002      	beq.n	8000ac0 <process_first_tag_information+0x34>
		return (status_reg);
 8000aba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000abe:	e0a3      	b.n	8000c08 <process_first_tag_information+0x17c>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	204c      	movs	r0, #76	@ 0x4c
 8000ac4:	f002 f9d9 	bl	8002e7a <dwt_read32bitoffsetreg>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ace:	633b      	str	r3, [r7, #48]	@ 0x30
	if (rx_buffer_size == 0)
 8000ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <process_first_tag_information+0x4e>
		return (TAG_RX_DATA_ZERO);
 8000ad6:	2305      	movs	r3, #5
 8000ad8:	e096      	b.n	8000c08 <process_first_tag_information+0x17c>

	uint8_t rx_buffer[3]; // TODO Revisar RX Buffer primera recepcion
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000adc:	b299      	uxth	r1, r3
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fe07 	bl	80036f8 <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000aea:	7f3b      	ldrb	r3, [r7, #28]
 8000aec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	tag->sniffer_state = rx_buffer[1];
 8000af0:	7f7a      	ldrb	r2, [r7, #29]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f883 2020 	strb.w	r2, [r3, #32]

	if (tag->command != received_command)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	7c1b      	ldrb	r3, [r3, #16]
 8000afc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d001      	beq.n	8000b08 <process_first_tag_information+0x7c>
		return (TAG_RX_COMMAND_ERROR);
 8000b04:	2306      	movs	r3, #6
 8000b06:	e07f      	b.n	8000c08 <process_first_tag_information+0x17c>

	tag->poll_rx_timestamp = get_rx_timestamp_u64();
 8000b08:	f003 face 	bl	80040a8 <get_rx_timestamp_u64>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	460b      	mov	r3, r1
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	619a      	str	r2, [r3, #24]
	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	699a      	ldr	r2, [r3, #24]
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000b18:	4b3d      	ldr	r3, [pc, #244]	@ (8000c10 <process_first_tag_information+0x184>)
 8000b1a:	4413      	add	r3, r2
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b1c:	0a1b      	lsrs	r3, r3, #8
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
	dwt_setdelayedtrxtime(resp_tx_time);
 8000b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b22:	f002 ffbd 	bl	8003aa0 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b28:	021b      	lsls	r3, r3, #8
 8000b2a:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000b2e:	f023 0301 	bic.w	r3, r3, #1
			+ TX_ANT_DLY_LP;
 8000b32:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8000b36:	3332      	adds	r3, #50	@ 0x32
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	6153      	str	r3, [r2, #20]

	/** Calculate the size needed for the response message buffer */
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000b3c:	230f      	movs	r3, #15
 8000b3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	623b      	str	r3, [r7, #32]
	tx_buffer[index++] = tag->command;
 8000b58:	6a3b      	ldr	r3, [r7, #32]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	623a      	str	r2, [r7, #32]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	7c12      	ldrb	r2, [r2, #16]
 8000b62:	3338      	adds	r3, #56	@ 0x38
 8000b64:	443b      	add	r3, r7
 8000b66:	f803 2c2c 	strb.w	r2, [r3, #-44]
	*(uint32_t*) (tx_buffer + index) = tag->id;
 8000b6a:	6a3b      	ldr	r3, [r7, #32]
 8000b6c:	f107 020c 	add.w	r2, r7, #12
 8000b70:	4413      	add	r3, r2
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	6812      	ldr	r2, [r2, #0]
 8000b76:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b78:	6a3b      	ldr	r3, [r7, #32]
 8000b7a:	3304      	adds	r3, #4
 8000b7c:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->poll_rx_timestamp;
 8000b7e:	6a3b      	ldr	r3, [r7, #32]
 8000b80:	f107 020c 	add.w	r2, r7, #12
 8000b84:	4413      	add	r3, r2
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	6992      	ldr	r2, [r2, #24]
 8000b8a:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b8c:	6a3b      	ldr	r3, [r7, #32]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->resp_tx_timestamp;
 8000b92:	6a3b      	ldr	r3, [r7, #32]
 8000b94:	f107 020c 	add.w	r2, r7, #12
 8000b98:	4413      	add	r3, r2
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	6952      	ldr	r2, [r2, #20]
 8000b9e:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	623b      	str	r3, [r7, #32]
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	f107 020c 	add.w	r2, r7, #12
 8000bac:	4413      	add	r3, r2
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	8a52      	ldrh	r2, [r2, #18]
 8000bb2:	801a      	strh	r2, [r3, #0]


	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */ //MODIFICAR TAMAO DE BUFFER
 8000bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	f107 010c 	add.w	r1, r7, #12
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f002 fd13 	bl	80035ec <dwt_writetxdata>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bcc:	d101      	bne.n	8000bd2 <process_first_tag_information+0x146>
		return (TAG_TX_ERROR);
 8000bce:	2307      	movs	r3, #7
 8000bd0:	e01a      	b.n	8000c08 <process_first_tag_information+0x17c>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	3302      	adds	r3, #2
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f002 fd41 	bl	8003668 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR){
 8000be6:	2001      	movs	r0, #1
 8000be8:	f002 ff68 	bl	8003abc <dwt_starttx>
 8000bec:	4603      	mov	r3, r0
 8000bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf2:	d101      	bne.n	8000bf8 <process_first_tag_information+0x16c>
		return (TAG_TX_ERROR);
 8000bf4:	2307      	movs	r3, #7
 8000bf6:	e007      	b.n	8000c08 <process_first_tag_information+0x17c>
	}
	//return (TAG_WAIT_FOR_FIRST_DETECTION);
	if (tag->sniffer_state == MASTER_ONE_DETECTION){
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d101      	bne.n	8000c06 <process_first_tag_information+0x17a>
		return (TAG_WAIT_SEND_TX);
 8000c02:	230e      	movs	r3, #14
 8000c04:	e000      	b.n	8000c08 <process_first_tag_information+0x17c>
	}
	return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000c06:	230b      	movs	r3, #11
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3738      	adds	r7, #56	@ 0x38
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	036d8168 	.word	0x036d8168

08000c14 <process_second>:

TAG_STATUS_t process_second(TAG_t *tag) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	77fb      	strb	r3, [r7, #31]
	tag->command = TAG_SET_SLEEP_MODE;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2212      	movs	r2, #18
 8000c24:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000c26:	2100      	movs	r1, #0
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f000 f92d 	bl	8000e88 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000c2e:	f000 f943 	bl	8000eb8 <wait_rx_data>
 8000c32:	4603      	mov	r3, r0
 8000c34:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000c36:	7ffb      	ldrb	r3, [r7, #31]
 8000c38:	2b03      	cmp	r3, #3
 8000c3a:	d001      	beq.n	8000c40 <process_second+0x2c>
		return (status_reg);
 8000c3c:	7ffb      	ldrb	r3, [r7, #31]
 8000c3e:	e02d      	b.n	8000c9c <process_second+0x88>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000c40:	2100      	movs	r1, #0
 8000c42:	204c      	movs	r0, #76	@ 0x4c
 8000c44:	f002 f919 	bl	8002e7a <dwt_read32bitoffsetreg>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c4e:	61bb      	str	r3, [r7, #24]

	if (rx_buffer_size == 0)
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <process_second+0x46>
		return (TAG_RX_DATA_ZERO);
 8000c56:	2305      	movs	r3, #5
 8000c58:	e020      	b.n	8000c9c <process_second+0x88>

	if ((rx_buffer_size < 5))
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	d801      	bhi.n	8000c64 <process_second+0x50>
		return (TAG_WAIT_FOR_FIRST_DETECTION);
 8000c60:	230a      	movs	r3, #10
 8000c62:	e01b      	b.n	8000c9c <process_second+0x88>


	uint8_t rx_buffer[5];
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	b299      	uxth	r1, r3
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f002 fd42 	bl	80036f8 <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000c74:	7a3b      	ldrb	r3, [r7, #8]
 8000c76:	75fb      	strb	r3, [r7, #23]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000c78:	f8d7 3009 	ldr.w	r3, [r7, #9]
 8000c7c:	613b      	str	r3, [r7, #16]

	if (tag->command != received_command)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	7c1b      	ldrb	r3, [r3, #16]
 8000c82:	7dfa      	ldrb	r2, [r7, #23]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d001      	beq.n	8000c8c <process_second+0x78>
		return (TAG_RX_COMMAND_ERROR);
 8000c88:	2306      	movs	r3, #6
 8000c8a:	e007      	b.n	8000c9c <process_second+0x88>

	if (tag->id != received_id)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d001      	beq.n	8000c9a <process_second+0x86>
		return (TAG_RX_COMMAND_ERROR);
 8000c96:	2306      	movs	r3, #6
 8000c98:	e000      	b.n	8000c9c <process_second+0x88>

	return (TAG_SLEEP);
 8000c9a:	2308      	movs	r3, #8
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3720      	adds	r7, #32
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <process_queried_tag_information>:

TAG_STATUS_t process_queried_tag_information(TAG_t *tag) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b088      	sub	sp, #32
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	77fb      	strb	r3, [r7, #31]


	start_tag_reception_inmediate(0, 0);
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f000 f8e8 	bl	8000e88 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000cb8:	f000 f8fe 	bl	8000eb8 <wait_rx_data>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000cc0:	7ffb      	ldrb	r3, [r7, #31]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d001      	beq.n	8000cca <process_queried_tag_information+0x26>
		return (status_reg);
 8000cc6:	7ffb      	ldrb	r3, [r7, #31]
 8000cc8:	e039      	b.n	8000d3e <process_queried_tag_information+0x9a>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000cca:	2100      	movs	r1, #0
 8000ccc:	204c      	movs	r0, #76	@ 0x4c
 8000cce:	f002 f8d4 	bl	8002e7a <dwt_read32bitoffsetreg>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cd8:	61bb      	str	r3, [r7, #24]
	uint8_t rx_buffer[5];
	if (rx_buffer_size == 0)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d101      	bne.n	8000ce4 <process_queried_tag_information+0x40>
		return (TAG_RX_DATA_ZERO);
 8000ce0:	2305      	movs	r3, #5
 8000ce2:	e02c      	b.n	8000d3e <process_queried_tag_information+0x9a>
	if ((rx_buffer_size < 5)) //Revisar && (tag->command != TAG_SET_SLEEP_MODE)
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	d801      	bhi.n	8000cee <process_queried_tag_information+0x4a>
		return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000cea:	230b      	movs	r3, #11
 8000cec:	e027      	b.n	8000d3e <process_queried_tag_information+0x9a>

	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	b299      	uxth	r1, r3
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f002 fcfd 	bl	80036f8 <dwt_readrxdata>

	tag->command = rx_buffer[0];
 8000cfe:	7b3a      	ldrb	r2, [r7, #12]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	741a      	strb	r2, [r3, #16]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000d04:	f8d7 300d 	ldr.w	r3, [r7, #13]
 8000d08:	617b      	str	r3, [r7, #20]
	if (tag->id != received_id)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d001      	beq.n	8000d18 <process_queried_tag_information+0x74>
		return (TAG_RX_COMMAND_ERROR);
 8000d14:	2306      	movs	r3, #6
 8000d16:	e012      	b.n	8000d3e <process_queried_tag_information+0x9a>
	if (tag->command == TAG_TIMESTAMP_QUERY)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	7c1b      	ldrb	r3, [r3, #16]
 8000d1c:	2b11      	cmp	r3, #17
 8000d1e:	d104      	bne.n	8000d2a <process_queried_tag_information+0x86>
		return (process_response(tag));
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f000 f811 	bl	8000d48 <process_response>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e009      	b.n	8000d3e <process_queried_tag_information+0x9a>
	else if(tag->command == TAG_SET_SLEEP_MODE)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	7c1b      	ldrb	r3, [r3, #16]
 8000d2e:	2b12      	cmp	r3, #18
 8000d30:	d104      	bne.n	8000d3c <process_queried_tag_information+0x98>
		return (process_response(tag));
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f000 f808 	bl	8000d48 <process_response>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	e000      	b.n	8000d3e <process_queried_tag_information+0x9a>

	return(TAG_RX_COMMAND_ERROR);
 8000d3c:	2306      	movs	r3, #6

}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3720      	adds	r7, #32
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <process_response>:

TAG_STATUS_t process_response(TAG_t *tag) {
 8000d48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d4c:	b092      	sub	sp, #72	@ 0x48
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6178      	str	r0, [r7, #20]
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000d52:	230f      	movs	r3, #15
 8000d54:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t poll_rx_timestamp = get_rx_timestamp_u64();
 8000d6e:	f003 f99b 	bl	80040a8 <get_rx_timestamp_u64>
 8000d72:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38

	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000d76:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000d7a:	4942      	ldr	r1, [pc, #264]	@ (8000e84 <process_response+0x13c>)
 8000d7c:	eb12 0801 	adds.w	r8, r2, r1
 8000d80:	f143 0900 	adc.w	r9, r3, #0
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8000d90:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8000d94:	ea4f 2319 	mov.w	r3, r9, lsr #8
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
 8000d98:	4613      	mov	r3, r2
 8000d9a:	637b      	str	r3, [r7, #52]	@ 0x34
	dwt_setdelayedtrxtime(resp_tx_time);
 8000d9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000d9e:	f002 fe7f 	bl	8003aa0 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da4:	2200      	movs	r2, #0
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	60fa      	str	r2, [r7, #12]
 8000daa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000dae:	460b      	mov	r3, r1
 8000db0:	ea4f 6b13 	mov.w	fp, r3, lsr #24
 8000db4:	460b      	mov	r3, r1
 8000db6:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 8000dba:	f42a 74ff 	bic.w	r4, sl, #510	@ 0x1fe
 8000dbe:	f024 0401 	bic.w	r4, r4, #1
 8000dc2:	f00b 05ff 	and.w	r5, fp, #255	@ 0xff
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000dc6:	f643 73f2 	movw	r3, #16370	@ 0x3ff2
 8000dca:	18e3      	adds	r3, r4, r3
 8000dcc:	603b      	str	r3, [r7, #0]
 8000dce:	f145 0300 	adc.w	r3, r5, #0
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000dd8:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
			+ TX_ANT_DLY_LP;
	/** Calculate the size needed for the response message buffer */
	index = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	643b      	str	r3, [r7, #64]	@ 0x40
	tx_buffer[index++] = tag->command;
 8000de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000de2:	1c5a      	adds	r2, r3, #1
 8000de4:	643a      	str	r2, [r7, #64]	@ 0x40
 8000de6:	697a      	ldr	r2, [r7, #20]
 8000de8:	7c12      	ldrb	r2, [r2, #16]
 8000dea:	3338      	adds	r3, #56	@ 0x38
 8000dec:	f107 0110 	add.w	r1, r7, #16
 8000df0:	440b      	add	r3, r1
 8000df2:	f803 2c30 	strb.w	r2, [r3, #-48]
	*(uint32_t*) (tx_buffer + index) = poll_rx_timestamp;
 8000df6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000df8:	f107 0218 	add.w	r2, r7, #24
 8000dfc:	4413      	add	r3, r2
 8000dfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e00:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e04:	3304      	adds	r3, #4
 8000e06:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint32_t*) (tx_buffer + index) = resp_tx_timestamp;
 8000e08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e0a:	f107 0218 	add.w	r2, r7, #24
 8000e0e:	4413      	add	r3, r2
 8000e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e12:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e16:	3304      	adds	r3, #4
 8000e18:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e1c:	f107 0218 	add.w	r2, r7, #24
 8000e20:	4413      	add	r3, r2
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	8a52      	ldrh	r2, [r2, #18]
 8000e26:	801a      	strh	r2, [r3, #0]

	tag->poll_rx_timestamp = poll_rx_timestamp;
 8000e28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	619a      	str	r2, [r3, #24]
	tag->resp_tx_timestamp = resp_tx_timestamp;
 8000e2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	615a      	str	r2, [r3, #20]

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */
 8000e34:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	f107 0118 	add.w	r1, r7, #24
 8000e3e:	2200      	movs	r2, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 fbd3 	bl	80035ec <dwt_writetxdata>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e4c:	d101      	bne.n	8000e52 <process_response+0x10a>
		return (TAG_TX_ERROR);
 8000e4e:	2307      	movs	r3, #7
 8000e50:	e013      	b.n	8000e7a <process_response+0x132>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000e52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	3302      	adds	r3, #2
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f002 fc01 	bl	8003668 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000e66:	2001      	movs	r0, #1
 8000e68:	f002 fe28 	bl	8003abc <dwt_starttx>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e72:	d101      	bne.n	8000e78 <process_response+0x130>
		return (TAG_TX_ERROR);
 8000e74:	2307      	movs	r3, #7
 8000e76:	e000      	b.n	8000e7a <process_response+0x132>

	return (TAG_TX_SUCCESS);
 8000e78:	230c      	movs	r3, #12
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e84:	036d8168 	.word	0x036d8168

08000e88 <start_tag_reception_inmediate>:
	tx->resp_tx_timestamp = resp_tx_timestamp;

	return (tx->buffer_size);
}

void start_tag_reception_inmediate(uint8_t preamble_timeout, uint8_t rx_timeout) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460a      	mov	r2, r1
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	71bb      	strb	r3, [r7, #6]

	/* Loop forever responding to ranging requests. */
	dwt_setpreambledetecttimeout(preamble_timeout);
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f002 ff7d 	bl	8003d9c <dwt_setpreambledetecttimeout>
	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(rx_timeout);
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 ff59 	bl	8003d5c <dwt_setrxtimeout>
	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f002 feda 	bl	8003c64 <dwt_rxenable>
	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <wait_rx_data>:

#define RX_DATA_TIMEOUT_MS 100 // Timeout in millisecondspas de 1000 a 100 para probar

TAG_STATUS_t wait_rx_data() {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
	uint32_t status_reg;
	uint32_t start_time = HAL_GetTick(); // Get the current time in milliseconds
 8000ebe:	f003 fa7d 	bl	80043bc <HAL_GetTick>
 8000ec2:	6078      	str	r0, [r7, #4]
	uint8_t timeout_reached = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	72fb      	strb	r3, [r7, #11]

	while (!timeout_reached) {
 8000ec8:	e012      	b.n	8000ef0 <wait_rx_data+0x38>
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000eca:	2100      	movs	r1, #0
 8000ecc:	2044      	movs	r0, #68	@ 0x44
 8000ece:	f001 ffd4 	bl	8002e7a <dwt_read32bitoffsetreg>
 8000ed2:	60f8      	str	r0, [r7, #12]
				& (SYS_STATUS_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	4b23      	ldr	r3, [pc, #140]	@ (8000f64 <wait_rx_data+0xac>)
 8000ed8:	4013      	ands	r3, r2
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d10c      	bne.n	8000ef8 <wait_rx_data+0x40>
						| SYS_STATUS_ALL_RX_ERR))) {
			break; // Exit the loop if one of the conditions is met
		}

		// Check for timeout
		if ((HAL_GetTick() - start_time) >= RX_DATA_TIMEOUT_MS) {
 8000ede:	f003 fa6d 	bl	80043bc <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b63      	cmp	r3, #99	@ 0x63
 8000eea:	d901      	bls.n	8000ef0 <wait_rx_data+0x38>
			timeout_reached = 1;
 8000eec:	2301      	movs	r3, #1
 8000eee:	72fb      	strb	r3, [r7, #11]
	while (!timeout_reached) {
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d0e9      	beq.n	8000eca <wait_rx_data+0x12>
 8000ef6:	e000      	b.n	8000efa <wait_rx_data+0x42>
			break; // Exit the loop if one of the conditions is met
 8000ef8:	bf00      	nop
		}
	}

	if (timeout_reached) {
 8000efa:	7afb      	ldrb	r3, [r7, #11]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <wait_rx_data+0x4c>
		// Handle timeout
		return TAG_RX_TIMEOUT;
 8000f00:	2302      	movs	r3, #2
 8000f02:	e02b      	b.n	8000f5c <wait_rx_data+0xa4>
	}

	// Check for receive errors
	if ((status_reg & SYS_STATUS_ALL_RX_ERR)) {
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	4b18      	ldr	r3, [pc, #96]	@ (8000f68 <wait_rx_data+0xb0>)
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d006      	beq.n	8000f1c <wait_rx_data+0x64>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8000f0e:	4a16      	ldr	r2, [pc, #88]	@ (8000f68 <wait_rx_data+0xb0>)
 8000f10:	2100      	movs	r1, #0
 8000f12:	2044      	movs	r0, #68	@ 0x44
 8000f14:	f002 f803 	bl	8002f1e <dwt_write32bitoffsetreg>
		return TAG_RX_ERROR;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	e01f      	b.n	8000f5c <wait_rx_data+0xa4>
	}

	// Check for receive timeouts
	if ((status_reg & SYS_STATUS_ALL_RX_TO)) {
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	f403 1308 	and.w	r3, r3, #2228224	@ 0x220000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d007      	beq.n	8000f36 <wait_rx_data+0x7e>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO);
 8000f26:	f44f 1208 	mov.w	r2, #2228224	@ 0x220000
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2044      	movs	r0, #68	@ 0x44
 8000f2e:	f001 fff6 	bl	8002f1e <dwt_write32bitoffsetreg>
		return TAG_RX_TIMEOUT;
 8000f32:	2302      	movs	r3, #2
 8000f34:	e012      	b.n	8000f5c <wait_rx_data+0xa4>
	}

	if ((status_reg & SYS_STATUS_RXFCG_BIT_MASK)) {
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d006      	beq.n	8000f4e <wait_rx_data+0x96>
		// Clear RX error/timeout events in the DW IC status register
		dwt_write32bitreg(SYS_STATUS_ID,
 8000f40:	4a0a      	ldr	r2, [pc, #40]	@ (8000f6c <wait_rx_data+0xb4>)
 8000f42:	2100      	movs	r1, #0
 8000f44:	2044      	movs	r0, #68	@ 0x44
 8000f46:	f001 ffea 	bl	8002f1e <dwt_write32bitoffsetreg>
				SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
		return TAG_RX_CRC_VALID;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e006      	b.n	8000f5c <wait_rx_data+0xa4>
	}

	// Clear good RX frame event in the DW IC status register
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8000f4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f52:	2100      	movs	r1, #0
 8000f54:	2044      	movs	r0, #68	@ 0x44
 8000f56:	f001 ffe2 	bl	8002f1e <dwt_write32bitoffsetreg>


	return TAG_NO_RXCG_DETECTED;
 8000f5a:	2301      	movs	r3, #1
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	2427d000 	.word	0x2427d000
 8000f68:	24059000 	.word	0x24059000
 8000f6c:	24279000 	.word	0x24279000

08000f70 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	f2ad 6dd4 	subw	sp, sp, #1748	@ 0x6d4
 8000f76:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	HAL_DeInit();
 8000f78:	f003 f94e 	bl	8004218 <HAL_DeInit>
	HAL_RCC_DeInit();
 8000f7c:	f005 ff46 	bl	8006e0c <HAL_RCC_DeInit>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f80:	f003 f91a 	bl	80041b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f84:	f000 fafe 	bl	8001584 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f88:	f000 fd6a 	bl	8001a60 <_ZL12MX_GPIO_Initv>
	MX_FLASH_Init();
 8000f8c:	f000 fb6a 	bl	8001664 <_ZL13MX_FLASH_Initv>
	MX_GPDMA1_Init();
 8000f90:	f000 fb84 	bl	800169c <_ZL14MX_GPDMA1_Initv>
	MX_I2C1_Init();
 8000f94:	f000 fba2 	bl	80016dc <_ZL12MX_I2C1_Initv>
	MX_SPI2_Init();
 8000f98:	f000 fc5a 	bl	8001850 <_ZL12MX_SPI2_Initv>
	MX_LPTIM1_Init();
 8000f9c:	f000 fbec 	bl	8001778 <_ZL14MX_LPTIM1_Initv>
	MX_LPTIM3_Init();
 8000fa0:	f000 fc20 	bl	80017e4 <_ZL14MX_LPTIM3_Initv>
	MX_TIM3_Init();
 8000fa4:	f000 fccc 	bl	8001940 <_ZL12MX_TIM3_Initv>
	/* USER CODE BEGIN 2 */

	pins.on(NLP);
 8000fa8:	4bb7      	ldr	r3, [pc, #732]	@ (8001288 <main+0x318>)
 8000faa:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000fae:	48b7      	ldr	r0, [pc, #732]	@ (800128c <main+0x31c>)
 8000fb0:	f7ff f9da 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
	pins.off(NCE);
 8000fb4:	4bb6      	ldr	r3, [pc, #728]	@ (8001290 <main+0x320>)
 8000fb6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000fba:	48b4      	ldr	r0, [pc, #720]	@ (800128c <main+0x31c>)
 8000fbc:	f7ff f9e5 	bl	800038a <_ZN11GpioHandler3offE4Gpio>

	__HAL_RCC_LPTIM1_CLKAM_ENABLE();
 8000fc0:	4bb4      	ldr	r3, [pc, #720]	@ (8001294 <main+0x324>)
 8000fc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fc6:	4ab3      	ldr	r2, [pc, #716]	@ (8001294 <main+0x324>)
 8000fc8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fcc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	__HAL_RCC_LPTIM3_CLKAM_ENABLE();
 8000fd0:	4bb0      	ldr	r3, [pc, #704]	@ (8001294 <main+0x324>)
 8000fd2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fd6:	4aaf      	ldr	r2, [pc, #700]	@ (8001294 <main+0x324>)
 8000fd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fdc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f005 fe45 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN2);
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f005 fe42 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN3);
 8000fec:	2004      	movs	r0, #4
 8000fee:	f005 fe3f 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN4);
 8000ff2:	2008      	movs	r0, #8
 8000ff4:	f005 fe3c 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN5);
 8000ff8:	2010      	movs	r0, #16
 8000ffa:	f005 fe39 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN6);
 8000ffe:	2020      	movs	r0, #32
 8001000:	f005 fe36 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN7);
 8001004:	2040      	movs	r0, #64	@ 0x40
 8001006:	f005 fe33 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN8);
 800100a:	2080      	movs	r0, #128	@ 0x80
 800100c:	f005 fe30 	bl	8006c70 <HAL_PWR_DisableWakeUpPin>

	HAL_PWR_DisablePVD();
 8001010:	f005 fe1e 	bl	8006c50 <HAL_PWR_DisablePVD>

	//battery_charger.register_init_all();
	battery_charger.register_init_all_2();
 8001014:	48a0      	ldr	r0, [pc, #640]	@ (8001298 <main+0x328>)
 8001016:	f7ff fc19 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>

	//HAL_GPIO_WritePin(GPIOA, DW3000_RST_Pin, GPIO_PIN_SET);
	/*Local device data, can be an array to support multiple DW3000 testing applications/platforms */

	dwt_local_data_t dwt_local_data;
	pdw3000local = &dwt_local_data;
 800101a:	4aa0      	ldr	r2, [pc, #640]	@ (800129c <main+0x32c>)
 800101c:	f207 637c 	addw	r3, r7, #1660	@ 0x67c
 8001020:	6013      	str	r3, [r2, #0]
	/* Default communication configuration. We use default non-STS DW mode. */
	dwt_config_t defatult_dwt_config = { 5, /* Channel number. */
 8001022:	4b9f      	ldr	r3, [pc, #636]	@ (80012a0 <main+0x330>)
 8001024:	f207 646c 	addw	r4, r7, #1644	@ 0x66c
 8001028:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800102a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	static dwt_txconfig_t defatult_dwt_txconfig = { 0x34, /* PG delay. */
	0xfdfdfdfd, /* TX power. */
	0x0 /*PG count*/
	};

	hw.spi = &hspi2;
 800102e:	4b9d      	ldr	r3, [pc, #628]	@ (80012a4 <main+0x334>)
 8001030:	4a9d      	ldr	r2, [pc, #628]	@ (80012a8 <main+0x338>)
 8001032:	601a      	str	r2, [r3, #0]
	hw.nrstPin = DW3000_RST_RCV_Pin;
 8001034:	4b9b      	ldr	r3, [pc, #620]	@ (80012a4 <main+0x334>)
 8001036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800103a:	821a      	strh	r2, [r3, #16]
	hw.nrstPort = DW3000_RST_RCV_GPIO_Port;
 800103c:	4b99      	ldr	r3, [pc, #612]	@ (80012a4 <main+0x334>)
 800103e:	4a9b      	ldr	r2, [pc, #620]	@ (80012ac <main+0x33c>)
 8001040:	60da      	str	r2, [r3, #12]
	hw.nssPin = SPI2_CS_Pin;
 8001042:	4b98      	ldr	r3, [pc, #608]	@ (80012a4 <main+0x334>)
 8001044:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001048:	811a      	strh	r2, [r3, #8]
	hw.nssPort = SPI2_CS_GPIO_Port;
 800104a:	4b96      	ldr	r3, [pc, #600]	@ (80012a4 <main+0x334>)
 800104c:	4a98      	ldr	r2, [pc, #608]	@ (80012b0 <main+0x340>)
 800104e:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8001050:	4b94      	ldr	r3, [pc, #592]	@ (80012a4 <main+0x334>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	4a93      	ldr	r2, [pc, #588]	@ (80012a4 <main+0x334>)
 8001056:	8a11      	ldrh	r1, [r2, #16]
 8001058:	2200      	movs	r2, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f004 fc62 	bl	8005924 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001060:	2001      	movs	r0, #1
 8001062:	f003 f9b7 	bl	80043d4 <HAL_Delay>
	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8001066:	4b8f      	ldr	r3, [pc, #572]	@ (80012a4 <main+0x334>)
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	4a8e      	ldr	r2, [pc, #568]	@ (80012a4 <main+0x334>)
 800106c:	8a11      	ldrh	r1, [r2, #16]
 800106e:	2201      	movs	r2, #1
 8001070:	4618      	mov	r0, r3
 8001072:	f004 fc57 	bl	8005924 <HAL_GPIO_WritePin>
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 8001076:	4b8f      	ldr	r3, [pc, #572]	@ (80012b4 <main+0x344>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 800107e:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001082:	2100      	movs	r1, #0
 8001084:	9100      	str	r1, [sp, #0]
 8001086:	498c      	ldr	r1, [pc, #560]	@ (80012b8 <main+0x348>)
 8001088:	f001 fad4 	bl	8002634 <tag_init>
 800108c:	4603      	mov	r3, r0
			running_device, RATE_6M8) == 1)
 800108e:	2b01      	cmp	r3, #1
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <main+0x130>
		Error_Handler();
 800109c:	f000 fe20 	bl	8001ce0 <Error_Handler>

	/* Frames used in the ranging process. See NOTE 2 below. */

	/* Hold copy of status register state here for reference so that it can be examined at a debug breakpoint. */
	tag = (TAG_t*) malloc(sizeof(TAG_t));
 80010a0:	2028      	movs	r0, #40	@ 0x28
 80010a2:	f00a fc41 	bl	800b928 <malloc>
 80010a6:	4603      	mov	r3, r0
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b84      	ldr	r3, [pc, #528]	@ (80012bc <main+0x34c>)
 80010ac:	601a      	str	r2, [r3, #0]
	if (tag == NULL)
 80010ae:	4b83      	ldr	r3, [pc, #524]	@ (80012bc <main+0x34c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <main+0x14a>
		Error_Handler();
 80010b6:	f000 fe13 	bl	8001ce0 <Error_Handler>

	Gpio f(LED_C_GPIO_Port, LED_C_Pin);
 80010ba:	f207 6364 	addw	r3, r7, #1636	@ 0x664
 80010be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c2:	497a      	ldr	r1, [pc, #488]	@ (80012ac <main+0x33c>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff f8d7 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
	GpioHandler g = GpioHandler();
 80010ca:	f207 635c 	addw	r3, r7, #1628	@ 0x65c
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f8fe 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	PcbLed pcb_led = PcbLed(&htim3, TIM_CHANNEL_2);
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	2204      	movs	r2, #4
 80010da:	4979      	ldr	r1, [pc, #484]	@ (80012c0 <main+0x350>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff f965 	bl	80003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>
	Ws2812Color led[1] = { Ws2812Color() };
 80010e2:	f107 0308 	add.w	r3, r7, #8
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fa1e 	bl	8000528 <_ZN11Ws2812ColorC1Ev>
	Gpio VddLed(LED_BAT_GPIO_Port, LED_BAT_Pin);
 80010ec:	463b      	mov	r3, r7
 80010ee:	2204      	movs	r2, #4
 80010f0:	496f      	ldr	r1, [pc, #444]	@ (80012b0 <main+0x340>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff f8c0 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>

	tag->readings = 0;
 80010f8:	4b70      	ldr	r3, [pc, #448]	@ (80012bc <main+0x34c>)
 80010fa:	6819      	ldr	r1, [r3, #0]
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	f04f 0300 	mov.w	r3, #0
 8001104:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tag->id = 0;
 8001108:	4b6c      	ldr	r3, [pc, #432]	@ (80012bc <main+0x34c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
	tag->resp_tx_time = 0;
 8001110:	4b6a      	ldr	r3, [pc, #424]	@ (80012bc <main+0x34c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2200      	movs	r2, #0
 8001116:	61da      	str	r2, [r3, #28]
	tag->resp_tx_timestamp = 0;
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <main+0x34c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
	tag->poll_rx_timestamp = 0;
 8001120:	4b66      	ldr	r3, [pc, #408]	@ (80012bc <main+0x34c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
	tag->Voltaje_Bat = 0;
 8001128:	4b64      	ldr	r3, [pc, #400]	@ (80012bc <main+0x34c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	825a      	strh	r2, [r3, #18]
	tag->sniffer_state = MASTER_ONE_DETECTION;
 8001130:	4b62      	ldr	r3, [pc, #392]	@ (80012bc <main+0x34c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	f883 2020 	strb.w	r2, [r3, #32]
	tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 800113a:	4b62      	ldr	r3, [pc, #392]	@ (80012c4 <main+0x354>)
 800113c:	220a      	movs	r2, #10
 800113e:	701a      	strb	r2, [r3, #0]
	tag->id = _dwt_otpread(PARTID_ADDRESS);
 8001140:	4b5e      	ldr	r3, [pc, #376]	@ (80012bc <main+0x34c>)
 8001142:	681c      	ldr	r4, [r3, #0]
 8001144:	2006      	movs	r0, #6
 8001146:	f002 fb77 	bl	8003838 <_dwt_otpread>
 800114a:	4603      	mov	r3, r0
 800114c:	6023      	str	r3, [r4, #0]
	dwt_configuresleep(DWT_RUNSAR, DWT_WAKE_WUP);
 800114e:	2110      	movs	r1, #16
 8001150:	2002      	movs	r0, #2
 8001152:	f002 fbb3 	bl	80038bc <dwt_configuresleep>
	dwt_configuresleepcnt(4095);
 8001156:	f640 70ff 	movw	r0, #4095	@ 0xfff
 800115a:	f002 fb95 	bl	8003888 <dwt_configuresleepcnt>

	uint8_t STAT0_Reg = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3
	uint8_t charge_done = 0x20;
 8001164:	2320      	movs	r3, #32
 8001166:	f887 36c2 	strb.w	r3, [r7, #1730]	@ 0x6c2
	uint8_t charge_const = 0x40;
 800116a:	2340      	movs	r3, #64	@ 0x40
 800116c:	f887 36c1 	strb.w	r3, [r7, #1729]	@ 0x6c1

	uint32_t query_timeout = 10000;
 8001170:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001174:	f8c7 36bc 	str.w	r3, [r7, #1724]	@ 0x6bc

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
//	Power_Good = pins.state(PG);
		if (Power_Good == false) {
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <main+0x358>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d14e      	bne.n	800121e <main+0x2ae>
			battery_charger.register_init_all_2();
 8001180:	4845      	ldr	r0, [pc, #276]	@ (8001298 <main+0x328>)
 8001182:	f7ff fb63 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>
			HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f003 f924 	bl	80043d4 <HAL_Delay>
			pins.off(NCE);
 800118c:	4b40      	ldr	r3, [pc, #256]	@ (8001290 <main+0x320>)
 800118e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001192:	483e      	ldr	r0, [pc, #248]	@ (800128c <main+0x31c>)
 8001194:	f7ff f8f9 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			pins.on(VddLed);
 8001198:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 800119c:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 80011a0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80011a4:	4839      	ldr	r0, [pc, #228]	@ (800128c <main+0x31c>)
 80011a6:	f7ff f8df 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
			STAT0_Reg = battery_charger.register_STAT0();
 80011aa:	483b      	ldr	r0, [pc, #236]	@ (8001298 <main+0x328>)
 80011ac:	f7ff facd 	bl	800074a <_ZN7Bq2515514register_STAT0Ev>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3

			if (charge_const & STAT0_Reg)
 80011b6:	f897 26c1 	ldrb.w	r2, [r7, #1729]	@ 0x6c1
 80011ba:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80011be:	4013      	ands	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00b      	beq.n	80011de <main+0x26e>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::YELLOW);
 80011c6:	f107 0108 	add.w	r1, r7, #8
 80011ca:	f107 0010 	add.w	r0, r7, #16
 80011ce:	2301      	movs	r3, #1
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	2201      	movs	r2, #1
 80011d8:	f7ff f955 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 80011dc:	e7cc      	b.n	8001178 <main+0x208>
			else if (charge_done & STAT0_Reg)
 80011de:	f897 26c2 	ldrb.w	r2, [r7, #1730]	@ 0x6c2
 80011e2:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80011e6:	4013      	ands	r3, r2
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00b      	beq.n	8001206 <main+0x296>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::GREEN);
 80011ee:	f107 0108 	add.w	r1, r7, #8
 80011f2:	f107 0010 	add.w	r0, r7, #16
 80011f6:	2302      	movs	r3, #2
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011fe:	2201      	movs	r2, #1
 8001200:	f7ff f941 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001204:	e7b8      	b.n	8001178 <main+0x208>
			else
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::RED);
 8001206:	f107 0108 	add.w	r1, r7, #8
 800120a:	f107 0010 	add.w	r0, r7, #16
 800120e:	2300      	movs	r3, #0
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001216:	2201      	movs	r2, #1
 8001218:	f7ff f935 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 800121c:	e7ac      	b.n	8001178 <main+0x208>

		}

		else {
			pins.off(VddLed);
 800121e:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001222:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001226:	e893 0006 	ldmia.w	r3, {r1, r2}
 800122a:	4818      	ldr	r0, [pc, #96]	@ (800128c <main+0x31c>)
 800122c:	f7ff f8ad 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			battery_charger.manual_read_adc_bat(); //manual_read_adc_bat();
 8001230:	4819      	ldr	r0, [pc, #100]	@ (8001298 <main+0x328>)
 8001232:	f7ff fa61 	bl	80006f8 <_ZN7Bq2515519manual_read_adc_batEv>
			HAL_Delay(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f003 f8cc 	bl	80043d4 <HAL_Delay>
			tag->Voltaje_Bat = battery_charger.register_adc_bat();
 800123c:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <main+0x34c>)
 800123e:	681c      	ldr	r4, [r3, #0]
 8001240:	4815      	ldr	r0, [pc, #84]	@ (8001298 <main+0x328>)
 8001242:	f7ff faa7 	bl	8000794 <_ZN7Bq2515516register_adc_batEv>
 8001246:	4603      	mov	r3, r0
 8001248:	8263      	strh	r3, [r4, #18]

			switch (tag_status) {
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <main+0x354>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b0e      	cmp	r3, #14
 8001250:	d03c      	beq.n	80012cc <main+0x35c>
 8001252:	2b0e      	cmp	r3, #14
 8001254:	f300 80be 	bgt.w	80013d4 <main+0x464>
 8001258:	2b0a      	cmp	r3, #10
 800125a:	d002      	beq.n	8001262 <main+0x2f2>
 800125c:	2b0b      	cmp	r3, #11
 800125e:	d04c      	beq.n	80012fa <main+0x38a>
 8001260:	e0b8      	b.n	80013d4 <main+0x464>
			case TAG_WAIT_FOR_FIRST_DETECTION:
				tag_status = process_first_tag_information(tag);
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <main+0x34c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fc10 	bl	8000a8c <process_first_tag_information>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <main+0x354>)
 8001272:	701a      	strb	r2, [r3, #0]
//				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
//				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data, running_device, RATE_6M8) == 1){
//					Error_Handler();
//				}
//			}
				if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 8001274:	4b13      	ldr	r3, [pc, #76]	@ (80012c4 <main+0x354>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b0b      	cmp	r3, #11
 800127a:	f040 8164 	bne.w	8001546 <main+0x5d6>
					query_ticks = HAL_GetTick();
 800127e:	f003 f89d 	bl	80043bc <HAL_GetTick>
 8001282:	f8c7 06c4 	str.w	r0, [r7, #1732]	@ 0x6c4
				break;
 8001286:	e15e      	b.n	8001546 <main+0x5d6>
 8001288:	20000414 	.word	0x20000414
 800128c:	2000042c 	.word	0x2000042c
 8001290:	2000040c 	.word	0x2000040c
 8001294:	46020c00 	.word	0x46020c00
 8001298:	20000434 	.word	0x20000434
 800129c:	200000ac 	.word	0x200000ac
 80012a0:	0800c878 	.word	0x0800c878
 80012a4:	20000098 	.word	0x20000098
 80012a8:	20000208 	.word	0x20000208
 80012ac:	42021000 	.word	0x42021000
 80012b0:	42020c00 	.word	0x42020c00
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000004 	.word	0x20000004
 80012bc:	20000094 	.word	0x20000094
 80012c0:	20000338 	.word	0x20000338
 80012c4:	200001b0 	.word	0x200001b0
 80012c8:	20000001 	.word	0x20000001

			case TAG_WAIT_SEND_TX:
				HAL_Delay(1); // TODO implementar lectura de flag por transmision del mdulo (si es sque existe)
 80012cc:	2001      	movs	r0, #1
 80012ce:	f003 f881 	bl	80043d4 <HAL_Delay>
				tag_status = process_second(tag);
 80012d2:	4b9f      	ldr	r3, [pc, #636]	@ (8001550 <main+0x5e0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fc9c 	bl	8000c14 <process_second>
 80012dc:	4603      	mov	r3, r0
 80012de:	461a      	mov	r2, r3
 80012e0:	4b9c      	ldr	r3, [pc, #624]	@ (8001554 <main+0x5e4>)
 80012e2:	701a      	strb	r2, [r3, #0]
				if (tag_status != TAG_SLEEP){
 80012e4:	4b9b      	ldr	r3, [pc, #620]	@ (8001554 <main+0x5e4>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d002      	beq.n	80012f2 <main+0x382>
					tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 80012ec:	4b99      	ldr	r3, [pc, #612]	@ (8001554 <main+0x5e4>)
 80012ee:	220a      	movs	r2, #10
 80012f0:	701a      	strb	r2, [r3, #0]
				}
				Counter_INT = 0;
 80012f2:	4b99      	ldr	r3, [pc, #612]	@ (8001558 <main+0x5e8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
				break;
 80012f8:	e128      	b.n	800154c <main+0x5dc>

			case TAG_WAIT_FOR_TIMESTAMPT_QUERY:
				Counter_INT = 0;
 80012fa:	4b97      	ldr	r3, [pc, #604]	@ (8001558 <main+0x5e8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]

				tag_status = process_queried_tag_information(tag);
 8001300:	4b93      	ldr	r3, [pc, #588]	@ (8001550 <main+0x5e0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fccd 	bl	8000ca4 <process_queried_tag_information>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b91      	ldr	r3, [pc, #580]	@ (8001554 <main+0x5e4>)
 8001310:	701a      	strb	r2, [r3, #0]

				if (tag_status == TAG_TX_SUCCESS) {
 8001312:	4b90      	ldr	r3, [pc, #576]	@ (8001554 <main+0x5e4>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b0c      	cmp	r3, #12
 8001318:	d111      	bne.n	800133e <main+0x3ce>
					if (tag->command == TAG_TIMESTAMP_QUERY)
 800131a:	4b8d      	ldr	r3, [pc, #564]	@ (8001550 <main+0x5e0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	7c1b      	ldrb	r3, [r3, #16]
 8001320:	2b11      	cmp	r3, #17
 8001322:	d103      	bne.n	800132c <main+0x3bc>
						tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 8001324:	4b8b      	ldr	r3, [pc, #556]	@ (8001554 <main+0x5e4>)
 8001326:	220b      	movs	r2, #11
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	e03f      	b.n	80013ac <main+0x43c>
					else if (tag->command == TAG_SET_SLEEP_MODE)
 800132c:	4b88      	ldr	r3, [pc, #544]	@ (8001550 <main+0x5e0>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	7c1b      	ldrb	r3, [r3, #16]
 8001332:	2b12      	cmp	r3, #18
 8001334:	d13a      	bne.n	80013ac <main+0x43c>
						tag_status = TAG_SLEEP;
 8001336:	4b87      	ldr	r3, [pc, #540]	@ (8001554 <main+0x5e4>)
 8001338:	2208      	movs	r2, #8
 800133a:	701a      	strb	r2, [r3, #0]
 800133c:	e036      	b.n	80013ac <main+0x43c>
				} else if (tag_status == TAG_RX_COMMAND_ERROR) {
 800133e:	4b85      	ldr	r3, [pc, #532]	@ (8001554 <main+0x5e4>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b06      	cmp	r3, #6
 8001344:	d12b      	bne.n	800139e <main+0x42e>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8001346:	4b85      	ldr	r3, [pc, #532]	@ (800155c <main+0x5ec>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	4a84      	ldr	r2, [pc, #528]	@ (800155c <main+0x5ec>)
 800134c:	8a11      	ldrh	r1, [r2, #16]
 800134e:	2200      	movs	r2, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f004 fae7 	bl	8005924 <HAL_GPIO_WritePin>
					HAL_Delay(1);
 8001356:	2001      	movs	r0, #1
 8001358:	f003 f83c 	bl	80043d4 <HAL_Delay>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 800135c:	4b7f      	ldr	r3, [pc, #508]	@ (800155c <main+0x5ec>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	4a7e      	ldr	r2, [pc, #504]	@ (800155c <main+0x5ec>)
 8001362:	8a11      	ldrh	r1, [r2, #16]
 8001364:	2201      	movs	r2, #1
 8001366:	4618      	mov	r0, r3
 8001368:	f004 fadc 	bl	8005924 <HAL_GPIO_WritePin>
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800136c:	4b7c      	ldr	r3, [pc, #496]	@ (8001560 <main+0x5f0>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001374:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001378:	2100      	movs	r1, #0
 800137a:	9100      	str	r1, [sp, #0]
 800137c:	4979      	ldr	r1, [pc, #484]	@ (8001564 <main+0x5f4>)
 800137e:	f001 f959 	bl	8002634 <tag_init>
 8001382:	4603      	mov	r3, r0
							&dwt_local_data, running_device, RATE_6M8) == 1)
 8001384:	2b01      	cmp	r3, #1
 8001386:	bf0c      	ite	eq
 8001388:	2301      	moveq	r3, #1
 800138a:	2300      	movne	r3, #0
 800138c:	b2db      	uxtb	r3, r3
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <main+0x426>
						Error_Handler();
 8001392:	f000 fca5 	bl	8001ce0 <Error_Handler>
					tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001396:	4b6f      	ldr	r3, [pc, #444]	@ (8001554 <main+0x5e4>)
 8001398:	220a      	movs	r2, #10
 800139a:	701a      	strb	r2, [r3, #0]
 800139c:	e006      	b.n	80013ac <main+0x43c>
				}

				else if (tag_status != TAG_SLEEP)
 800139e:	4b6d      	ldr	r3, [pc, #436]	@ (8001554 <main+0x5e4>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b08      	cmp	r3, #8
 80013a4:	d002      	beq.n	80013ac <main+0x43c>
					tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 80013a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001554 <main+0x5e4>)
 80013a8:	220b      	movs	r2, #11
 80013aa:	701a      	strb	r2, [r3, #0]

				if (HAL_GetTick() - query_ticks > query_timeout) {
 80013ac:	f003 f806 	bl	80043bc <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f8d7 36c4 	ldr.w	r3, [r7, #1732]	@ 0x6c4
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	f8d7 26bc 	ldr.w	r2, [r7, #1724]	@ 0x6bc
 80013bc:	429a      	cmp	r2, r3
 80013be:	bf34      	ite	cc
 80013c0:	2301      	movcc	r3, #1
 80013c2:	2300      	movcs	r3, #0
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f000 80bf 	beq.w	800154a <main+0x5da>
					tag_status = TAG_SLEEP;
 80013cc:	4b61      	ldr	r3, [pc, #388]	@ (8001554 <main+0x5e4>)
 80013ce:	2208      	movs	r2, #8
 80013d0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80013d2:	e0ba      	b.n	800154a <main+0x5da>

			default:
				if ((Counter_INT_Led3 * 3 + Counter_INT_Led15 * 15) > 14) {
 80013d4:	4b64      	ldr	r3, [pc, #400]	@ (8001568 <main+0x5f8>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	461a      	mov	r2, r3
 80013da:	4613      	mov	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	441a      	add	r2, r3
 80013e0:	4b62      	ldr	r3, [pc, #392]	@ (800156c <main+0x5fc>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	460b      	mov	r3, r1
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	1a5b      	subs	r3, r3, r1
 80013ec:	4413      	add	r3, r2
 80013ee:	2b0e      	cmp	r3, #14
 80013f0:	dd4c      	ble.n	800148c <main+0x51c>
					Counter_INT_Led3 = 0;
 80013f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001568 <main+0x5f8>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
					Counter_INT_Led15 = 0;
 80013f8:	4b5c      	ldr	r3, [pc, #368]	@ (800156c <main+0x5fc>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]

					pins.on(VddLed);
 80013fe:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001402:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001406:	e893 0006 	ldmia.w	r3, {r1, r2}
 800140a:	4859      	ldr	r0, [pc, #356]	@ (8001570 <main+0x600>)
 800140c:	f7fe ffac 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
					if (tag->Voltaje_Bat <= 0xA222) {
 8001410:	4b4f      	ldr	r3, [pc, #316]	@ (8001550 <main+0x5e0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	8a5b      	ldrh	r3, [r3, #18]
 8001416:	f24a 2222 	movw	r2, #41506	@ 0xa222
 800141a:	4293      	cmp	r3, r2
 800141c:	d80a      	bhi.n	8001434 <main+0x4c4>
						pcb_led.set_and_send_led_color(led, 1, 75, Color::RED);
 800141e:	f107 0108 	add.w	r1, r7, #8
 8001422:	f107 0010 	add.w	r0, r7, #16
 8001426:	2300      	movs	r3, #0
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	234b      	movs	r3, #75	@ 0x4b
 800142c:	2201      	movs	r2, #1
 800142e:	f7ff f82a 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001432:	e022      	b.n	800147a <main+0x50a>
					} else if ((0xA222 < tag->Voltaje_Bat)
 8001434:	4b46      	ldr	r3, [pc, #280]	@ (8001550 <main+0x5e0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	8a5b      	ldrh	r3, [r3, #18]
 800143a:	f24a 2222 	movw	r2, #41506	@ 0xa222
 800143e:	4293      	cmp	r3, r2
 8001440:	d911      	bls.n	8001466 <main+0x4f6>
							&& (tag->Voltaje_Bat <= 0xAAAA)) {
 8001442:	4b43      	ldr	r3, [pc, #268]	@ (8001550 <main+0x5e0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	8a5b      	ldrh	r3, [r3, #18]
 8001448:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800144c:	4293      	cmp	r3, r2
 800144e:	d80a      	bhi.n	8001466 <main+0x4f6>
						pcb_led.set_and_send_led_color(led, 1, 75, Color::YELLOW);
 8001450:	f107 0108 	add.w	r1, r7, #8
 8001454:	f107 0010 	add.w	r0, r7, #16
 8001458:	2301      	movs	r3, #1
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	234b      	movs	r3, #75	@ 0x4b
 800145e:	2201      	movs	r2, #1
 8001460:	f7ff f811 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001464:	e009      	b.n	800147a <main+0x50a>
					} else {
						pcb_led.set_and_send_led_color(led, 1, 75, Color::GREEN);
 8001466:	f107 0108 	add.w	r1, r7, #8
 800146a:	f107 0010 	add.w	r0, r7, #16
 800146e:	2302      	movs	r3, #2
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	234b      	movs	r3, #75	@ 0x4b
 8001474:	2201      	movs	r2, #1
 8001476:	f7ff f806 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
					}
					pins.off(VddLed);
 800147a:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 800147e:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001482:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001486:	483a      	ldr	r0, [pc, #232]	@ (8001570 <main+0x600>)
 8001488:	f7fe ff7f 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
				}

				tag->readings = 0;
 800148c:	4b30      	ldr	r3, [pc, #192]	@ (8001550 <main+0x5e0>)
 800148e:	6819      	ldr	r1, [r3, #0]
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	e9c1 2302 	strd	r2, r3, [r1, #8]

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 800149c:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <main+0x5ec>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	4a2e      	ldr	r2, [pc, #184]	@ (800155c <main+0x5ec>)
 80014a2:	8a11      	ldrh	r1, [r2, #16]
 80014a4:	2200      	movs	r2, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f004 fa3c 	bl	8005924 <HAL_GPIO_WritePin>

				if (Counter_INT < 6) {
 80014ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001558 <main+0x5e8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b05      	cmp	r3, #5
 80014b2:	d80a      	bhi.n	80014ca <main+0x55a>
					HAL_LPTIM_TimeOut_Start_IT(&hlptim1, 24000); //Cuenta hasta 24000 (LSI Periodo) y activa interrupcin al final del conteo
 80014b4:	f645 51c0 	movw	r1, #24000	@ 0x5dc0
 80014b8:	482e      	ldr	r0, [pc, #184]	@ (8001574 <main+0x604>)
 80014ba:	f005 f921 	bl	8006700 <HAL_LPTIM_TimeOut_Start_IT>
					Counter_Main_INT1++;
 80014be:	4b2e      	ldr	r3, [pc, #184]	@ (8001578 <main+0x608>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	4a2c      	ldr	r2, [pc, #176]	@ (8001578 <main+0x608>)
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	e00d      	b.n	80014e6 <main+0x576>
				} else if (6 <= Counter_INT) {
 80014ca:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <main+0x5e8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b05      	cmp	r3, #5
 80014d0:	d909      	bls.n	80014e6 <main+0x576>
					HAL_LPTIM_TimeOut_Start_IT(&hlptim3, 30000); //Cuenta hasta 30000 (LSI Periodo) y activa interrupcin al final del conteo
 80014d2:	f247 5130 	movw	r1, #30000	@ 0x7530
 80014d6:	4829      	ldr	r0, [pc, #164]	@ (800157c <main+0x60c>)
 80014d8:	f005 f912 	bl	8006700 <HAL_LPTIM_TimeOut_Start_IT>
					Counter_Main_INT2++;
 80014dc:	4b28      	ldr	r3, [pc, #160]	@ (8001580 <main+0x610>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	4a27      	ldr	r2, [pc, #156]	@ (8001580 <main+0x610>)
 80014e4:	6013      	str	r3, [r2, #0]
				}

				// Entra en modo STOP
				HAL_SuspendTick();
 80014e6:	f002 ff99 	bl	800441c <HAL_SuspendTick>
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
 80014ea:	2101      	movs	r1, #1
 80014ec:	2000      	movs	r0, #0
 80014ee:	f005 fbd3 	bl	8006c98 <HAL_PWR_EnterSTOPMode>
				PWR_SLEEPENTRY_WFI);
				HAL_ResumeTick();
 80014f2:	f002 ffa3 	bl	800443c <HAL_ResumeTick>

				SystemClock_Config();
 80014f6:	f000 f845 	bl	8001584 <_Z18SystemClock_Configv>

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 80014fa:	4b18      	ldr	r3, [pc, #96]	@ (800155c <main+0x5ec>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	4a17      	ldr	r2, [pc, #92]	@ (800155c <main+0x5ec>)
 8001500:	8a11      	ldrh	r1, [r2, #16]
 8001502:	2201      	movs	r2, #1
 8001504:	4618      	mov	r0, r3
 8001506:	f004 fa0d 	bl	8005924 <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <main+0x5f0>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001512:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001516:	2100      	movs	r1, #0
 8001518:	9100      	str	r1, [sp, #0]
 800151a:	4912      	ldr	r1, [pc, #72]	@ (8001564 <main+0x5f4>)
 800151c:	f001 f88a 	bl	8002634 <tag_init>
 8001520:	4603      	mov	r3, r0
						&dwt_local_data, running_device, RATE_6M8) == 1)
 8001522:	2b01      	cmp	r3, #1
 8001524:	bf0c      	ite	eq
 8001526:	2301      	moveq	r3, #1
 8001528:	2300      	movne	r3, #0
 800152a:	b2db      	uxtb	r3, r3
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <main+0x5c4>
					Error_Handler();
 8001530:	f000 fbd6 	bl	8001ce0 <Error_Handler>
				tag->sniffer_state = MASTER_ONE_DETECTION;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <main+0x5e0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2020 	strb.w	r2, [r3, #32]
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 800153e:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <main+0x5e4>)
 8001540:	220a      	movs	r2, #10
 8001542:	701a      	strb	r2, [r3, #0]
				break;
 8001544:	e002      	b.n	800154c <main+0x5dc>
				break;
 8001546:	bf00      	nop
 8001548:	e616      	b.n	8001178 <main+0x208>
				break;
 800154a:	bf00      	nop
		if (Power_Good == false) {
 800154c:	e614      	b.n	8001178 <main+0x208>
 800154e:	bf00      	nop
 8001550:	20000094 	.word	0x20000094
 8001554:	200001b0 	.word	0x200001b0
 8001558:	200003fc 	.word	0x200003fc
 800155c:	20000098 	.word	0x20000098
 8001560:	20000000 	.word	0x20000000
 8001564:	20000004 	.word	0x20000004
 8001568:	20000400 	.word	0x20000400
 800156c:	20000401 	.word	0x20000401
 8001570:	2000042c 	.word	0x2000042c
 8001574:	20000298 	.word	0x20000298
 8001578:	20000404 	.word	0x20000404
 800157c:	200002e8 	.word	0x200002e8
 8001580:	20000408 	.word	0x20000408

08001584 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b09e      	sub	sp, #120	@ 0x78
 8001588:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800158a:	f107 0318 	add.w	r3, r7, #24
 800158e:	2260      	movs	r2, #96	@ 0x60
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f00a fb9d 	bl	800bcd2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001598:	463b      	mov	r3, r7
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]
 80015a6:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80015a8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80015ac:	f005 fba2 	bl	8006cf4 <HAL_PWREx_ControlVoltageScaling>
 80015b0:	4603      	mov	r3, r0
			!= HAL_OK) {
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	bf14      	ite	ne
 80015b6:	2301      	movne	r3, #1
 80015b8:	2300      	moveq	r3, #0
 80015ba:	b2db      	uxtb	r3, r3
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <_Z18SystemClock_Configv+0x40>
		Error_Handler();
 80015c0:	f000 fb8e 	bl	8001ce0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 80015c4:	2318      	movs	r3, #24
 80015c6:	61bb      	str	r3, [r7, #24]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80015c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80015cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80015ce:	2301      	movs	r3, #1
 80015d0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80015d2:	2310      	movs	r3, #16
 80015d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80015da:	2300      	movs	r3, #0
 80015dc:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015de:	2302      	movs	r3, #2
 80015e0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80015e2:	2301      	movs	r3, #1
 80015e4:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 80015e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLM = 3;
 80015ec:	2303      	movs	r3, #3
 80015ee:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLN = 8;
 80015f0:	2308      	movs	r3, #8
 80015f2:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLP = 2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLR = 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001600:	230c      	movs	r3, #12
 8001602:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001608:	f107 0318 	add.w	r3, r7, #24
 800160c:	4618      	mov	r0, r3
 800160e:	f005 fcf5 	bl	8006ffc <HAL_RCC_OscConfig>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	bf14      	ite	ne
 8001618:	2301      	movne	r3, #1
 800161a:	2300      	moveq	r3, #0
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <_Z18SystemClock_Configv+0xa2>
		Error_Handler();
 8001622:	f000 fb5d 	bl	8001ce0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001626:	231f      	movs	r3, #31
 8001628:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162a:	2303      	movs	r3, #3
 800162c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800162e:	2309      	movs	r3, #9
 8001630:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001632:	2340      	movs	r3, #64	@ 0x40
 8001634:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800163e:	463b      	mov	r3, r7
 8001640:	2100      	movs	r1, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f006 fbb6 	bl	8007db4 <HAL_RCC_ClockConfig>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	bf14      	ite	ne
 800164e:	2301      	movne	r3, #1
 8001650:	2300      	moveq	r3, #0
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <_Z18SystemClock_Configv+0xd8>
		Error_Handler();
 8001658:	f000 fb42 	bl	8001ce0 <Error_Handler>
	}
}
 800165c:	bf00      	nop
 800165e:	3778      	adds	r7, #120	@ 0x78
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_ZL13MX_FLASH_Initv>:
/**
 * @brief FLASH Initialization Function
 * @param None
 * @retval None
 */
static void MX_FLASH_Init(void) {
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	/* USER CODE END FLASH_Init 0 */

	/* USER CODE BEGIN FLASH_Init 1 */

	/* USER CODE END FLASH_Init 1 */
	if (HAL_FLASH_Unlock() != HAL_OK) {
 8001668:	f003 ff48 	bl	80054fc <HAL_FLASH_Unlock>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	bf14      	ite	ne
 8001672:	2301      	movne	r3, #1
 8001674:	2300      	moveq	r3, #0
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <_ZL13MX_FLASH_Initv+0x1c>
		Error_Handler();
 800167c:	f000 fb30 	bl	8001ce0 <Error_Handler>
	}
	if (HAL_FLASH_Lock() != HAL_OK) {
 8001680:	f003 ff5e 	bl	8005540 <HAL_FLASH_Lock>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	bf14      	ite	ne
 800168a:	2301      	movne	r3, #1
 800168c:	2300      	moveq	r3, #0
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <_ZL13MX_FLASH_Initv+0x34>
		Error_Handler();
 8001694:	f000 fb24 	bl	8001ce0 <Error_Handler>
	}
	/* USER CODE BEGIN FLASH_Init 2 */

	/* USER CODE END FLASH_Init 2 */

}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}

0800169c <_ZL14MX_GPDMA1_Initv>:
/**
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN GPDMA1_Init 0 */

	/* USER CODE END GPDMA1_Init 0 */

	/* Peripheral clock enable */
	__HAL_RCC_GPDMA1_CLK_ENABLE();
 80016a2:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80016a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016a8:	4a0b      	ldr	r2, [pc, #44]	@ (80016d8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80016aa:	f043 0301 	orr.w	r3, r3, #1
 80016ae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80016b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	687b      	ldr	r3, [r7, #4]

	/* GPDMA1 interrupt Init */
	HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2100      	movs	r1, #0
 80016c4:	201f      	movs	r0, #31
 80016c6:	f002 ff81 	bl	80045cc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 80016ca:	201f      	movs	r0, #31
 80016cc:	f002 ff98 	bl	8004600 <HAL_NVIC_EnableIRQ>
	/* USER CODE END GPDMA1_Init 1 */
	/* USER CODE BEGIN GPDMA1_Init 2 */

	/* USER CODE END GPDMA1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	46020c00 	.word	0x46020c00

080016dc <_ZL12MX_I2C1_Initv>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80016e0:	4b22      	ldr	r3, [pc, #136]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 80016e2:	4a23      	ldr	r2, [pc, #140]	@ (8001770 <_ZL12MX_I2C1_Initv+0x94>)
 80016e4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00303D5B;
 80016e6:	4b21      	ldr	r3, [pc, #132]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 80016e8:	4a22      	ldr	r2, [pc, #136]	@ (8001774 <_ZL12MX_I2C1_Initv+0x98>)
 80016ea:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80016ec:	4b1f      	ldr	r3, [pc, #124]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f2:	4b1e      	ldr	r3, [pc, #120]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f8:	4b1c      	ldr	r3, [pc, #112]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80016fe:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001704:	4b19      	ldr	r3, [pc, #100]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170a:	4b18      	ldr	r3, [pc, #96]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001710:	4b16      	ldr	r3, [pc, #88]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001712:	2200      	movs	r2, #0
 8001714:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001716:	4815      	ldr	r0, [pc, #84]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001718:	f004 f942 	bl	80059a0 <HAL_I2C_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	bf14      	ite	ne
 8001722:	2301      	movne	r3, #1
 8001724:	2300      	moveq	r3, #0
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <_ZL12MX_I2C1_Initv+0x54>
		Error_Handler();
 800172c:	f000 fad8 	bl	8001ce0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001730:	2100      	movs	r1, #0
 8001732:	480e      	ldr	r0, [pc, #56]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001734:	f004 fe4c 	bl	80063d0 <HAL_I2CEx_ConfigAnalogFilter>
 8001738:	4603      	mov	r3, r0
			!= HAL_OK) {
 800173a:	2b00      	cmp	r3, #0
 800173c:	bf14      	ite	ne
 800173e:	2301      	movne	r3, #1
 8001740:	2300      	moveq	r3, #0
 8001742:	b2db      	uxtb	r3, r3
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <_ZL12MX_I2C1_Initv+0x70>
		Error_Handler();
 8001748:	f000 faca 	bl	8001ce0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800174c:	2100      	movs	r1, #0
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <_ZL12MX_I2C1_Initv+0x90>)
 8001750:	f004 fe89 	bl	8006466 <HAL_I2CEx_ConfigDigitalFilter>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	bf14      	ite	ne
 800175a:	2301      	movne	r3, #1
 800175c:	2300      	moveq	r3, #0
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <_ZL12MX_I2C1_Initv+0x8c>
		Error_Handler();
 8001764:	f000 fabc 	bl	8001ce0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200001b4 	.word	0x200001b4
 8001770:	40005400 	.word	0x40005400
 8001774:	00303d5b 	.word	0x00303d5b

08001778 <_ZL14MX_LPTIM1_Initv>:
/**
 * @brief LPTIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM1_Init(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM1_Init 0 */

	/* USER CODE BEGIN LPTIM1_Init 1 */

	/* USER CODE END LPTIM1_Init 1 */
	hlptim1.Instance = LPTIM1;
 800177c:	4b17      	ldr	r3, [pc, #92]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 800177e:	4a18      	ldr	r2, [pc, #96]	@ (80017e0 <_ZL14MX_LPTIM1_Initv+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
	hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001782:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	605a      	str	r2, [r3, #4]
	hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV4;
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 800178a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800178e:	609a      	str	r2, [r3, #8]
	hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 8001792:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001796:	615a      	str	r2, [r3, #20]
	hlptim1.Init.Period = 24000;
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 800179a:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 800179e:	621a      	str	r2, [r3, #32]
	hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80017a6:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80017ac:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim1.Init.RepetitionCounter = 0;
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 80017be:	4807      	ldr	r0, [pc, #28]	@ (80017dc <_ZL14MX_LPTIM1_Initv+0x64>)
 80017c0:	f004 fe9e 	bl	8006500 <HAL_LPTIM_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	bf14      	ite	ne
 80017ca:	2301      	movne	r3, #1
 80017cc:	2300      	moveq	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <_ZL14MX_LPTIM1_Initv+0x60>
		Error_Handler();
 80017d4:	f000 fa84 	bl	8001ce0 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM1_Init 2 */

	/* USER CODE END LPTIM1_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000298 	.word	0x20000298
 80017e0:	46004400 	.word	0x46004400

080017e4 <_ZL14MX_LPTIM3_Initv>:
/**
 * @brief LPTIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM3_Init(void) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM3_Init 0 */

	/* USER CODE BEGIN LPTIM3_Init 1 */

	/* USER CODE END LPTIM3_Init 1 */
	hlptim3.Instance = LPTIM3;
 80017e8:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 80017ea:	4a18      	ldr	r2, [pc, #96]	@ (800184c <_ZL14MX_LPTIM3_Initv+0x68>)
 80017ec:	601a      	str	r2, [r3, #0]
	hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80017ee:	4b16      	ldr	r3, [pc, #88]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	605a      	str	r2, [r3, #4]
	hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80017f4:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 80017f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017fa:	609a      	str	r2, [r3, #8]
	hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 80017fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001802:	615a      	str	r2, [r3, #20]
	hlptim3.Init.Period = 30000;
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001806:	f247 5230 	movw	r2, #30000	@ 0x7530
 800180a:	621a      	str	r2, [r3, #32]
	hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800180c:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001818:	4b0b      	ldr	r3, [pc, #44]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim3.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001820:	2200      	movs	r2, #0
 8001822:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim3.Init.RepetitionCounter = 0;
 8001824:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001826:	2200      	movs	r2, #0
 8001828:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim3) != HAL_OK) {
 800182a:	4807      	ldr	r0, [pc, #28]	@ (8001848 <_ZL14MX_LPTIM3_Initv+0x64>)
 800182c:	f004 fe68 	bl	8006500 <HAL_LPTIM_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	bf14      	ite	ne
 8001836:	2301      	movne	r3, #1
 8001838:	2300      	moveq	r3, #0
 800183a:	b2db      	uxtb	r3, r3
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <_ZL14MX_LPTIM3_Initv+0x60>
		Error_Handler();
 8001840:	f000 fa4e 	bl	8001ce0 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM3_Init 2 */

	/* USER CODE END LPTIM3_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200002e8 	.word	0x200002e8
 800184c:	46004800 	.word	0x46004800

08001850 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 0 */

	/* USER CODE END SPI2_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001860:	4b35      	ldr	r3, [pc, #212]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001862:	4a36      	ldr	r2, [pc, #216]	@ (800193c <_ZL12MX_SPI2_Initv+0xec>)
 8001864:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001866:	4b34      	ldr	r3, [pc, #208]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001868:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800186c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800186e:	4b32      	ldr	r3, [pc, #200]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001874:	4b30      	ldr	r3, [pc, #192]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001876:	2207      	movs	r2, #7
 8001878:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001880:	4b2d      	ldr	r3, [pc, #180]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001882:	2200      	movs	r2, #0
 8001884:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001886:	4b2c      	ldr	r3, [pc, #176]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001888:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800188c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800188e:	4b2a      	ldr	r3, [pc, #168]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001890:	2200      	movs	r2, #0
 8001892:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001894:	4b28      	ldr	r3, [pc, #160]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001896:	2200      	movs	r2, #0
 8001898:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800189a:	4b27      	ldr	r3, [pc, #156]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 800189c:	2200      	movs	r2, #0
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a0:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x7;
 80018a6:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018a8:	2207      	movs	r2, #7
 80018aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018ac:	4b22      	ldr	r3, [pc, #136]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018b2:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018b4:	4b20      	ldr	r3, [pc, #128]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018bc:	2200      	movs	r2, #0
 80018be:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018d2:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018d8:	4b17      	ldr	r3, [pc, #92]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018da:	2200      	movs	r2, #0
 80018dc:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80018de:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80018e4:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80018ea:	4813      	ldr	r0, [pc, #76]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 80018ec:	f007 fc48 	bl	8009180 <HAL_SPI_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	bf14      	ite	ne
 80018f6:	2301      	movne	r3, #1
 80018f8:	2300      	moveq	r3, #0
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <_ZL12MX_SPI2_Initv+0xb4>
		Error_Handler();
 8001900:	f000 f9ee 	bl	8001ce0 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 8001908:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800190c:	60bb      	str	r3, [r7, #8]
	SPI_GRP1_GPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	4619      	mov	r1, r3
 8001916:	4808      	ldr	r0, [pc, #32]	@ (8001938 <_ZL12MX_SPI2_Initv+0xe8>)
 8001918:	f008 f9e3 	bl	8009ce2 <HAL_SPIEx_SetConfigAutonomousMode>
 800191c:	4603      	mov	r3, r0
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
 800191e:	2b00      	cmp	r3, #0
 8001920:	bf14      	ite	ne
 8001922:	2301      	movne	r3, #1
 8001924:	2300      	moveq	r3, #0
 8001926:	b2db      	uxtb	r3, r3
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <_ZL12MX_SPI2_Initv+0xe0>
		Error_Handler();
 800192c:	f000 f9d8 	bl	8001ce0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000208 	.word	0x20000208
 800193c:	40003800 	.word	0x40003800

08001940 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b08e      	sub	sp, #56	@ 0x38
 8001944:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001946:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001954:	f107 031c 	add.w	r3, r7, #28
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001960:	463b      	mov	r3, r7
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
 800196c:	611a      	str	r2, [r3, #16]
 800196e:	615a      	str	r2, [r3, #20]
 8001970:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001972:	4b39      	ldr	r3, [pc, #228]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001974:	4a39      	ldr	r2, [pc, #228]	@ (8001a5c <_ZL12MX_TIM3_Initv+0x11c>)
 8001976:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001978:	4b37      	ldr	r3, [pc, #220]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 800197a:	2200      	movs	r2, #0
 800197c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197e:	4b36      	ldr	r3, [pc, #216]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 39;
 8001984:	4b34      	ldr	r3, [pc, #208]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001986:	2227      	movs	r2, #39	@ 0x27
 8001988:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800198a:	4b33      	ldr	r3, [pc, #204]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 800198c:	2200      	movs	r2, #0
 800198e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001990:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001992:	2280      	movs	r2, #128	@ 0x80
 8001994:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001996:	4830      	ldr	r0, [pc, #192]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001998:	f008 f9e4 	bl	8009d64 <HAL_TIM_Base_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	bf14      	ite	ne
 80019a2:	2301      	movne	r3, #1
 80019a4:	2300      	moveq	r3, #0
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <_ZL12MX_TIM3_Initv+0x70>
		Error_Handler();
 80019ac:	f000 f998 	bl	8001ce0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80019b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019ba:	4619      	mov	r1, r3
 80019bc:	4826      	ldr	r0, [pc, #152]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 80019be:	f008 ff2f 	bl	800a820 <HAL_TIM_ConfigClockSource>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <_ZL12MX_TIM3_Initv+0x96>
		Error_Handler();
 80019d2:	f000 f985 	bl	8001ce0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80019d6:	4820      	ldr	r0, [pc, #128]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 80019d8:	f008 fa1b 	bl	8009e12 <HAL_TIM_PWM_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bf14      	ite	ne
 80019e2:	2301      	movne	r3, #1
 80019e4:	2300      	moveq	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <_ZL12MX_TIM3_Initv+0xb0>
		Error_Handler();
 80019ec:	f000 f978 	bl	8001ce0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4619      	mov	r1, r3
 80019fe:	4816      	ldr	r0, [pc, #88]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001a00:	f009 feae 	bl	800b760 <HAL_TIMEx_MasterConfigSynchronization>
 8001a04:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	bf14      	ite	ne
 8001a0a:	2301      	movne	r3, #1
 8001a0c:	2300      	moveq	r3, #0
 8001a0e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <_ZL12MX_TIM3_Initv+0xd8>
		Error_Handler();
 8001a14:	f000 f964 	bl	8001ce0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a18:	2360      	movs	r3, #96	@ 0x60
 8001a1a:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001a28:	463b      	mov	r3, r7
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480a      	ldr	r0, [pc, #40]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001a30:	f008 fde2 	bl	800a5f8 <HAL_TIM_PWM_ConfigChannel>
 8001a34:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	bf14      	ite	ne
 8001a3a:	2301      	movne	r3, #1
 8001a3c:	2300      	moveq	r3, #0
 8001a3e:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <_ZL12MX_TIM3_Initv+0x108>
		Error_Handler();
 8001a44:	f000 f94c 	bl	8001ce0 <Error_Handler>
	}

	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001a48:	4803      	ldr	r0, [pc, #12]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x118>)
 8001a4a:	f000 fba7 	bl	800219c <HAL_TIM_MspPostInit>

}
 8001a4e:	bf00      	nop
 8001a50:	3738      	adds	r7, #56	@ 0x38
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000338 	.word	0x20000338
 8001a5c:	40000400 	.word	0x40000400

08001a60 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a66:	f107 0314 	add.w	r3, r7, #20
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
 8001a74:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001a76:	4b5b      	ldr	r3, [pc, #364]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a7c:	4a59      	ldr	r2, [pc, #356]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001a7e:	f043 0310 	orr.w	r3, r3, #16
 8001a82:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a86:	4b57      	ldr	r3, [pc, #348]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a94:	4b53      	ldr	r3, [pc, #332]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a9a:	4a52      	ldr	r2, [pc, #328]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001aa4:	4b4f      	ldr	r3, [pc, #316]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab2:	4b4c      	ldr	r3, [pc, #304]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ab8:	4a4a      	ldr	r2, [pc, #296]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ac2:	4b48      	ldr	r3, [pc, #288]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad0:	4b44      	ldr	r3, [pc, #272]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ad6:	4a43      	ldr	r2, [pc, #268]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001ad8:	f043 0308 	orr.w	r3, r3, #8
 8001adc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ae0:	4b40      	ldr	r3, [pc, #256]	@ (8001be4 <_ZL12MX_GPIO_Initv+0x184>)
 8001ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ae6:	f003 0308 	and.w	r3, r3, #8
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
//  __HAL_RCC_GPIOC_CLK_ENABLE();

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin,
 8001aee:	2200      	movs	r2, #0
 8001af0:	f240 6104 	movw	r1, #1540	@ 0x604
 8001af4:	483c      	ldr	r0, [pc, #240]	@ (8001be8 <_ZL12MX_GPIO_Initv+0x188>)
 8001af6:	f003 ff15 	bl	8005924 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CE_Pin | LP_Pin, GPIO_PIN_RESET);
 8001afa:	2200      	movs	r2, #0
 8001afc:	21a0      	movs	r1, #160	@ 0xa0
 8001afe:	483b      	ldr	r0, [pc, #236]	@ (8001bec <_ZL12MX_GPIO_Initv+0x18c>)
 8001b00:	f003 ff10 	bl	8005924 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MR_GPIO_Port, MR_Pin, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2101      	movs	r1, #1
 8001b08:	4839      	ldr	r0, [pc, #228]	@ (8001bf0 <_ZL12MX_GPIO_Initv+0x190>)
 8001b0a:	f003 ff0b 	bl	8005924 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b14:	4837      	ldr	r0, [pc, #220]	@ (8001bf4 <_ZL12MX_GPIO_Initv+0x194>)
 8001b16:	f003 ff05 	bl	8005924 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BAT_GPIO_Port, LED_BAT_Pin, GPIO_PIN_RESET);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2104      	movs	r1, #4
 8001b1e:	4835      	ldr	r0, [pc, #212]	@ (8001bf4 <_ZL12MX_GPIO_Initv+0x194>)
 8001b20:	f003 ff00 	bl	8005924 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_Pin DW3000_RST_RCV_Pin LED_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin;
 8001b24:	f240 6304 	movw	r3, #1540	@ 0x604
 8001b28:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2300      	movs	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	482a      	ldr	r0, [pc, #168]	@ (8001be8 <_ZL12MX_GPIO_Initv+0x188>)
 8001b3e:	f003 fd19 	bl	8005574 <HAL_GPIO_Init>

	/*Configure GPIO pins : CE_Pin LP_Pin */
	GPIO_InitStruct.Pin = CE_Pin | LP_Pin;
 8001b42:	23a0      	movs	r3, #160	@ 0xa0
 8001b44:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4824      	ldr	r0, [pc, #144]	@ (8001bec <_ZL12MX_GPIO_Initv+0x18c>)
 8001b5a:	f003 fd0b 	bl	8005574 <HAL_GPIO_Init>

	/*Configure GPIO pin : PG_Pin */
	GPIO_InitStruct.Pin = PG_Pin;
 8001b5e:	2340      	movs	r3, #64	@ 0x40
 8001b60:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b62:	4b25      	ldr	r3, [pc, #148]	@ (8001bf8 <_ZL12MX_GPIO_Initv+0x198>)
 8001b64:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(PG_GPIO_Port, &GPIO_InitStruct);
 8001b6a:	f107 0314 	add.w	r3, r7, #20
 8001b6e:	4619      	mov	r1, r3
 8001b70:	481e      	ldr	r0, [pc, #120]	@ (8001bec <_ZL12MX_GPIO_Initv+0x18c>)
 8001b72:	f003 fcff 	bl	8005574 <HAL_GPIO_Init>

	/*Configure GPIO pin : MR_Pin */
	GPIO_InitStruct.Pin = MR_Pin;
 8001b76:	2301      	movs	r3, #1
 8001b78:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b82:	2300      	movs	r3, #0
 8001b84:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(MR_GPIO_Port, &GPIO_InitStruct);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4818      	ldr	r0, [pc, #96]	@ (8001bf0 <_ZL12MX_GPIO_Initv+0x190>)
 8001b8e:	f003 fcf1 	bl	8005574 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI2_CS_Pin */
	GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001b92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b96:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4812      	ldr	r0, [pc, #72]	@ (8001bf4 <_ZL12MX_GPIO_Initv+0x194>)
 8001bac:	f003 fce2 	bl	8005574 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_BAT_Pin */
	GPIO_InitStruct.Pin = LED_BAT_Pin;
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_BAT_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	480b      	ldr	r0, [pc, #44]	@ (8001bf4 <_ZL12MX_GPIO_Initv+0x194>)
 8001bc8:	f003 fcd4 	bl	8005574 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2011      	movs	r0, #17
 8001bd2:	f002 fcfb 	bl	80045cc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001bd6:	2011      	movs	r0, #17
 8001bd8:	f002 fd12 	bl	8004600 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001bdc:	bf00      	nop
 8001bde:	3728      	adds	r7, #40	@ 0x28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	46020c00 	.word	0x46020c00
 8001be8:	42021000 	.word	0x42021000
 8001bec:	42020000 	.word	0x42020000
 8001bf0:	42020400 	.word	0x42020400
 8001bf4:	42020c00 	.word	0x42020c00
 8001bf8:	10310000 	.word	0x10310000

08001bfc <HAL_LPTIM_CompareMatchCallback>:

/* USER CODE BEGIN 4 */

// Funcin de callback para manejar la interrupcin
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001c04:	4818      	ldr	r0, [pc, #96]	@ (8001c68 <HAL_LPTIM_CompareMatchCallback+0x6c>)
 8001c06:	f004 fdcd 	bl	80067a4 <HAL_LPTIM_Counter_Stop_IT>
	HAL_LPTIM_Counter_Stop_IT(&hlptim3);
 8001c0a:	4818      	ldr	r0, [pc, #96]	@ (8001c6c <HAL_LPTIM_CompareMatchCallback+0x70>)
 8001c0c:	f004 fdca 	bl	80067a4 <HAL_LPTIM_Counter_Stop_IT>

	if (hlptim->Instance == LPTIM1) {
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a16      	ldr	r2, [pc, #88]	@ (8001c70 <HAL_LPTIM_CompareMatchCallback+0x74>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d112      	bne.n	8001c40 <HAL_LPTIM_CompareMatchCallback+0x44>
		Counter_INT_Led3++;
 8001c1a:	4b16      	ldr	r3, [pc, #88]	@ (8001c74 <HAL_LPTIM_CompareMatchCallback+0x78>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <HAL_LPTIM_CompareMatchCallback+0x78>)
 8001c24:	701a      	strb	r2, [r3, #0]
		Counter_INT++;
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	4a12      	ldr	r2, [pc, #72]	@ (8001c78 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001c2e:	6013      	str	r3, [r2, #0]
		if (Counter_INT >= 6) {
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b05      	cmp	r3, #5
 8001c36:	d913      	bls.n	8001c60 <HAL_LPTIM_CompareMatchCallback+0x64>
			HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001c38:	480b      	ldr	r0, [pc, #44]	@ (8001c68 <HAL_LPTIM_CompareMatchCallback+0x6c>)
 8001c3a:	f004 fdb3 	bl	80067a4 <HAL_LPTIM_Counter_Stop_IT>
		}
	} else if (hlptim->Instance == LPTIM3) {
		Counter_INT_Led15++;
		Counter_INT++;
	}
}
 8001c3e:	e00f      	b.n	8001c60 <HAL_LPTIM_CompareMatchCallback+0x64>
	} else if (hlptim->Instance == LPTIM3) {
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <HAL_LPTIM_CompareMatchCallback+0x80>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10a      	bne.n	8001c60 <HAL_LPTIM_CompareMatchCallback+0x64>
		Counter_INT_Led15++;
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c80 <HAL_LPTIM_CompareMatchCallback+0x84>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <HAL_LPTIM_CompareMatchCallback+0x84>)
 8001c54:	701a      	strb	r2, [r3, #0]
		Counter_INT++;
 8001c56:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	4a06      	ldr	r2, [pc, #24]	@ (8001c78 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001c5e:	6013      	str	r3, [r2, #0]
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000298 	.word	0x20000298
 8001c6c:	200002e8 	.word	0x200002e8
 8001c70:	46004400 	.word	0x46004400
 8001c74:	20000400 	.word	0x20000400
 8001c78:	200003fc 	.word	0x200003fc
 8001c7c:	46004800 	.word	0x46004800
 8001c80:	20000401 	.word	0x20000401

08001c84 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	4803      	ldr	r0, [pc, #12]	@ (8001c9c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8001c90:	f008 fb98 	bl	800a3c4 <HAL_TIM_PWM_Stop_DMA>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000338 	.word	0x20000338

08001ca0 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	80fb      	strh	r3, [r7, #6]
	Power_Good = 0;
 8001caa:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	20000001 	.word	0x20000001

08001cc0 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	80fb      	strh	r3, [r7, #6]
	Power_Good = 1;
 8001cca:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	20000001 	.word	0x20000001

08001ce0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce4:	b672      	cpsid	i
}
 8001ce6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <Error_Handler+0x8>

08001cec <_ZN7Bq25155D1Ev>:


#endif /* INC_BQ25150_H_ */
HAL_StatusTypeDef I2C_write(uint8_t, uint8_t, uint8_t, I2C_HandleTypeDef*);

class Bq25155{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3320      	adds	r3, #32
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe faf9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af04      	add	r7, sp, #16
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d12c      	bne.n	8001d72 <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d127      	bne.n	8001d72 <_Z41__static_initialization_and_destruction_0ii+0x6a>
Gpio NCE(CE_GPIO_Port, CE_Pin);
 8001d22:	2220      	movs	r2, #32
 8001d24:	491c      	ldr	r1, [pc, #112]	@ (8001d98 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001d26:	481d      	ldr	r0, [pc, #116]	@ (8001d9c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001d28:	f7fe faa6 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio NLP(LP_GPIO_Port, LP_Pin);
 8001d2c:	2280      	movs	r2, #128	@ 0x80
 8001d2e:	491a      	ldr	r1, [pc, #104]	@ (8001d98 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001d30:	481b      	ldr	r0, [pc, #108]	@ (8001da0 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001d32:	f7fe faa1 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio MR(MR_GPIO_Port, MR_Pin);
 8001d36:	2201      	movs	r2, #1
 8001d38:	491a      	ldr	r1, [pc, #104]	@ (8001da4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001d3a:	481b      	ldr	r0, [pc, #108]	@ (8001da8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001d3c:	f7fe fa9c 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio PG(PG_GPIO_Port, PG_Pin);
 8001d40:	2240      	movs	r2, #64	@ 0x40
 8001d42:	4915      	ldr	r1, [pc, #84]	@ (8001d98 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001d44:	4819      	ldr	r0, [pc, #100]	@ (8001dac <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001d46:	f7fe fa97 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
GpioHandler pins;
 8001d4a:	4819      	ldr	r0, [pc, #100]	@ (8001db0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001d4c:	f7fe fac0 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
Bq25155 battery_charger(MR, NLP, NCE, &hi2c1);
 8001d50:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001d52:	4c15      	ldr	r4, [pc, #84]	@ (8001da8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001d54:	4a17      	ldr	r2, [pc, #92]	@ (8001db4 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001d56:	9203      	str	r2, [sp, #12]
 8001d58:	4910      	ldr	r1, [pc, #64]	@ (8001d9c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001d5a:	aa01      	add	r2, sp, #4
 8001d5c:	c903      	ldmia	r1, {r0, r1}
 8001d5e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	9200      	str	r2, [sp, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001d6c:	4812      	ldr	r0, [pc, #72]	@ (8001db8 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001d6e:	f7fe fc5c 	bl	800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d10a      	bne.n	8001d8e <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d105      	bne.n	8001d8e <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001d82:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001d84:	f7ff ffb2 	bl	8001cec <_ZN7Bq25155D1Ev>
GpioHandler pins;
 8001d88:	4809      	ldr	r0, [pc, #36]	@ (8001db0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001d8a:	f7fe fab1 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd90      	pop	{r4, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	42020000 	.word	0x42020000
 8001d9c:	2000040c 	.word	0x2000040c
 8001da0:	20000414 	.word	0x20000414
 8001da4:	42020400 	.word	0x42020400
 8001da8:	2000041c 	.word	0x2000041c
 8001dac:	20000424 	.word	0x20000424
 8001db0:	2000042c 	.word	0x2000042c
 8001db4:	200001b4 	.word	0x200001b4
 8001db8:	20000434 	.word	0x20000434

08001dbc <_GLOBAL__sub_I_tag>:
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f7ff ff9f 	bl	8001d08 <_Z41__static_initialization_and_destruction_0ii>
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_GLOBAL__sub_D_tag>:
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff ff97 	bl	8001d08 <_Z41__static_initialization_and_destruction_0ii>
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <HAL_MspInit+0x30>)
 8001de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001de8:	4a08      	ldr	r2, [pc, #32]	@ (8001e0c <HAL_MspInit+0x30>)
 8001dea:	f043 0304 	orr.w	r3, r3, #4
 8001dee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_MspInit+0x30>)
 8001df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	46020c00 	.word	0x46020c00

08001e10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b0b8      	sub	sp, #224	@ 0xe0
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e28:	f107 0310 	add.w	r3, r7, #16
 8001e2c:	22b8      	movs	r2, #184	@ 0xb8
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f009 ff4e 	bl	800bcd2 <memset>
  if(hi2c->Instance==I2C1)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a26      	ldr	r2, [pc, #152]	@ (8001ed4 <HAL_I2C_MspInit+0xc4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d144      	bne.n	8001eca <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e40:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e50:	f107 0310 	add.w	r3, r7, #16
 8001e54:	4618      	mov	r0, r3
 8001e56:	f006 fb41 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001e60:	f7ff ff3e 	bl	8001ce0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e64:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e74:	4b18      	ldr	r3, [pc, #96]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001e82:	2348      	movs	r3, #72	@ 0x48
 8001e84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e88:	2312      	movs	r3, #18
 8001e8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480d      	ldr	r0, [pc, #52]	@ (8001edc <HAL_I2C_MspInit+0xcc>)
 8001ea8:	f003 fb64 	bl	8005574 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001eb2:	4a09      	ldr	r2, [pc, #36]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001eb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eb8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ebc:	4b06      	ldr	r3, [pc, #24]	@ (8001ed8 <HAL_I2C_MspInit+0xc8>)
 8001ebe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ec2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001eca:	bf00      	nop
 8001ecc:	37e0      	adds	r7, #224	@ 0xe0
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40005400 	.word	0x40005400
 8001ed8:	46020c00 	.word	0x46020c00
 8001edc:	42020400 	.word	0x42020400

08001ee0 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b0b2      	sub	sp, #200	@ 0xc8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	22b8      	movs	r2, #184	@ 0xb8
 8001eee:	2100      	movs	r1, #0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f009 feee 	bl	800bcd2 <memset>
  if(hlptim->Instance==LPTIM1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a31      	ldr	r2, [pc, #196]	@ (8001fc0 <HAL_LPTIM_MspInit+0xe0>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d12b      	bne.n	8001f58 <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f14:	f107 0310 	add.w	r3, r7, #16
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f006 fadf 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8001f24:	f7ff fedc 	bl	8001ce0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001f28:	4b26      	ldr	r3, [pc, #152]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001f2e:	4a25      	ldr	r2, [pc, #148]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f34:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001f38:	4b22      	ldr	r3, [pc, #136]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f3a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001f3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2043      	movs	r0, #67	@ 0x43
 8001f4c:	f002 fb3e 	bl	80045cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001f50:	2043      	movs	r0, #67	@ 0x43
 8001f52:	f002 fb55 	bl	8004600 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM3_MspInit 1 */

  /* USER CODE END LPTIM3_MspInit 1 */
  }

}
 8001f56:	e02f      	b.n	8001fb8 <HAL_LPTIM_MspInit+0xd8>
  else if(hlptim->Instance==LPTIM3)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fc8 <HAL_LPTIM_MspInit+0xe8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d12a      	bne.n	8001fb8 <HAL_LPTIM_MspInit+0xd8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 8001f62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSI;
 8001f6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f76:	f107 0310 	add.w	r3, r7, #16
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f006 faae 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_LPTIM_MspInit+0xaa>
      Error_Handler();
 8001f86:	f7ff feab 	bl	8001ce0 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f8c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001f90:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f96:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <HAL_LPTIM_MspInit+0xe4>)
 8001f9c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	2062      	movs	r0, #98	@ 0x62
 8001fae:	f002 fb0d 	bl	80045cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 8001fb2:	2062      	movs	r0, #98	@ 0x62
 8001fb4:	f002 fb24 	bl	8004600 <HAL_NVIC_EnableIRQ>
}
 8001fb8:	bf00      	nop
 8001fba:	37c8      	adds	r7, #200	@ 0xc8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	46004400 	.word	0x46004400
 8001fc4:	46020c00 	.word	0x46020c00
 8001fc8:	46004800 	.word	0x46004800

08001fcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0b8      	sub	sp, #224	@ 0xe0
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	22b8      	movs	r2, #184	@ 0xb8
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f009 fe70 	bl	800bcd2 <memset>
  if(hspi->Instance==SPI2)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a32      	ldr	r2, [pc, #200]	@ (80020c0 <HAL_SPI_MspInit+0xf4>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d15c      	bne.n	80020b6 <HAL_SPI_MspInit+0xea>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001ffc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800200e:	f107 0310 	add.w	r3, r7, #16
 8002012:	4618      	mov	r0, r3
 8002014:	f006 fa62 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800201e:	f7ff fe5f 	bl	8001ce0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002022:	4b28      	ldr	r3, [pc, #160]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 8002024:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002028:	4a26      	ldr	r2, [pc, #152]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 800202a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800202e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002032:	4b24      	ldr	r3, [pc, #144]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 8002034:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002038:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002040:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 8002042:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002046:	4a1f      	ldr	r2, [pc, #124]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 8002048:	f043 0302 	orr.w	r3, r3, #2
 800204c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002050:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <HAL_SPI_MspInit+0xf8>)
 8002052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800205e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002062:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002072:	2302      	movs	r3, #2
 8002074:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002078:	2305      	movs	r3, #5
 800207a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002082:	4619      	mov	r1, r3
 8002084:	4810      	ldr	r0, [pc, #64]	@ (80020c8 <HAL_SPI_MspInit+0xfc>)
 8002086:	f003 fa75 	bl	8005574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800208a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800208e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	2300      	movs	r3, #0
 80020a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020a4:	2305      	movs	r3, #5
 80020a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80020ae:	4619      	mov	r1, r3
 80020b0:	4805      	ldr	r0, [pc, #20]	@ (80020c8 <HAL_SPI_MspInit+0xfc>)
 80020b2:	f003 fa5f 	bl	8005574 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80020b6:	bf00      	nop
 80020b8:	37e0      	adds	r7, #224	@ 0xe0
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40003800 	.word	0x40003800
 80020c4:	46020c00 	.word	0x46020c00
 80020c8:	42020400 	.word	0x42020400

080020cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a2c      	ldr	r2, [pc, #176]	@ (800218c <HAL_TIM_Base_MspInit+0xc0>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d151      	bne.n	8002182 <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020de:	4b2c      	ldr	r3, [pc, #176]	@ (8002190 <HAL_TIM_Base_MspInit+0xc4>)
 80020e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002190 <HAL_TIM_Base_MspInit+0xc4>)
 80020e6:	f043 0302 	orr.w	r3, r3, #2
 80020ea:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80020ee:	4b28      	ldr	r3, [pc, #160]	@ (8002190 <HAL_TIM_Base_MspInit+0xc4>)
 80020f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* GPDMA1_REQUEST_TIM3_CH2 Init */
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 80020fc:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 80020fe:	4a26      	ldr	r2, [pc, #152]	@ (8002198 <HAL_TIM_Base_MspInit+0xcc>)
 8002100:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH2;
 8002102:	4b24      	ldr	r3, [pc, #144]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002104:	223e      	movs	r2, #62	@ 0x3e
 8002106:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002108:	4b22      	ldr	r3, [pc, #136]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800210e:	4b21      	ldr	r3, [pc, #132]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002110:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002114:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 8002116:	4b1f      	ldr	r3, [pc, #124]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002118:	2208      	movs	r2, #8
 800211a:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 800211c:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800211e:	2200      	movs	r2, #0
 8002120:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8002122:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002124:	2201      	movs	r2, #1
 8002126:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8002128:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800212a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800212e:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8002130:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002132:	2200      	movs	r2, #0
 8002134:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 8002136:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002138:	2201      	movs	r2, #1
 800213a:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 800213c:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800213e:	2201      	movs	r2, #1
 8002140:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002144:	2200      	movs	r2, #0
 8002146:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8002148:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800214a:	2200      	movs	r2, #0
 800214c:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 800214e:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002150:	2200      	movs	r2, #0
 8002152:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8002154:	480f      	ldr	r0, [pc, #60]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002156:	f002 fb15 	bl	8004784 <HAL_DMA_Init>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 8002160:	f7ff fdbe 	bl	8001ce0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], handle_GPDMA1_Channel2);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a0b      	ldr	r2, [pc, #44]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002168:	629a      	str	r2, [r3, #40]	@ 0x28
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002170:	2110      	movs	r1, #16
 8002172:	4808      	ldr	r0, [pc, #32]	@ (8002194 <HAL_TIM_Base_MspInit+0xc8>)
 8002174:	f002 fe1c 	bl	8004db0 <HAL_DMA_ConfigChannelAttributes>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_TIM_Base_MspInit+0xb6>
    {
      Error_Handler();
 800217e:	f7ff fdaf 	bl	8001ce0 <Error_Handler>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40000400 	.word	0x40000400
 8002190:	46020c00 	.word	0x46020c00
 8002194:	20000384 	.word	0x20000384
 8002198:	40020150 	.word	0x40020150

0800219c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <HAL_TIM_MspPostInit+0x68>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d11e      	bne.n	80021fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <HAL_TIM_MspPostInit+0x6c>)
 80021c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021c4:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_TIM_MspPostInit+0x6c>)
 80021c6:	f043 0302 	orr.w	r3, r3, #2
 80021ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <HAL_TIM_MspPostInit+0x6c>)
 80021d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021dc:	2320      	movs	r3, #32
 80021de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021ec:	2302      	movs	r3, #2
 80021ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f0:	f107 030c 	add.w	r3, r7, #12
 80021f4:	4619      	mov	r1, r3
 80021f6:	4805      	ldr	r0, [pc, #20]	@ (800220c <HAL_TIM_MspPostInit+0x70>)
 80021f8:	f003 f9bc 	bl	8005574 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40000400 	.word	0x40000400
 8002208:	46020c00 	.word	0x46020c00
 800220c:	42020400 	.word	0x42020400

08002210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <NMI_Handler+0x4>

08002218 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <HardFault_Handler+0x4>

08002220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <MemManage_Handler+0x4>

08002228 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <BusFault_Handler+0x4>

08002230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <UsageFault_Handler+0x4>

08002238 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002266:	f002 f895 	bl	8004394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}

0800226e <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PG_Pin);
 8002272:	2040      	movs	r0, #64	@ 0x40
 8002274:	f003 fb6e 	bl	8005954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}

0800227c <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <GPDMA1_Channel2_IRQHandler+0x10>)
 8002282:	f002 fc34 	bl	8004aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000384 	.word	0x20000384

08002290 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002294:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <LPTIM1_IRQHandler+0x10>)
 8002296:	f004 fae1 	bl	800685c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000298 	.word	0x20000298

080022a4 <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */

  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 80022a8:	4802      	ldr	r0, [pc, #8]	@ (80022b4 <LPTIM3_IRQHandler+0x10>)
 80022aa:	f004 fad7 	bl	800685c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */

  /* USER CODE END LPTIM3_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200002e8 	.word	0x200002e8

080022b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return 1;
 80022bc:	2301      	movs	r3, #1
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_kill>:

int _kill(int pid, int sig)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022d2:	f009 fd5d 	bl	800bd90 <__errno>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2216      	movs	r2, #22
 80022da:	601a      	str	r2, [r3, #0]
  return -1;
 80022dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_exit>:

void _exit (int status)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ffe7 	bl	80022c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022fa:	bf00      	nop
 80022fc:	e7fd      	b.n	80022fa <_exit+0x12>

080022fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b086      	sub	sp, #24
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230a:	2300      	movs	r3, #0
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	e00a      	b.n	8002326 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002310:	f3af 8000 	nop.w
 8002314:	4601      	mov	r1, r0
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	60ba      	str	r2, [r7, #8]
 800231c:	b2ca      	uxtb	r2, r1
 800231e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	3301      	adds	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	429a      	cmp	r2, r3
 800232c:	dbf0      	blt.n	8002310 <_read+0x12>
  }

  return len;
 800232e:	687b      	ldr	r3, [r7, #4]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	e009      	b.n	800235e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	60ba      	str	r2, [r7, #8]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	3301      	adds	r3, #1
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	429a      	cmp	r2, r3
 8002364:	dbf1      	blt.n	800234a <_write+0x12>
  }
  return len;
 8002366:	687b      	ldr	r3, [r7, #4]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <_close>:

int _close(int file)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002378:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002398:	605a      	str	r2, [r3, #4]
  return 0;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <_isatty>:

int _isatty(int file)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023be:	b480      	push	{r7}
 80023c0:	b085      	sub	sp, #20
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e0:	4a14      	ldr	r2, [pc, #80]	@ (8002434 <_sbrk+0x5c>)
 80023e2:	4b15      	ldr	r3, [pc, #84]	@ (8002438 <_sbrk+0x60>)
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ec:	4b13      	ldr	r3, [pc, #76]	@ (800243c <_sbrk+0x64>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d102      	bne.n	80023fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f4:	4b11      	ldr	r3, [pc, #68]	@ (800243c <_sbrk+0x64>)
 80023f6:	4a12      	ldr	r2, [pc, #72]	@ (8002440 <_sbrk+0x68>)
 80023f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fa:	4b10      	ldr	r3, [pc, #64]	@ (800243c <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	429a      	cmp	r2, r3
 8002406:	d207      	bcs.n	8002418 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002408:	f009 fcc2 	bl	800bd90 <__errno>
 800240c:	4603      	mov	r3, r0
 800240e:	220c      	movs	r2, #12
 8002410:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	e009      	b.n	800242c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002418:	4b08      	ldr	r3, [pc, #32]	@ (800243c <_sbrk+0x64>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241e:	4b07      	ldr	r3, [pc, #28]	@ (800243c <_sbrk+0x64>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	4a05      	ldr	r2, [pc, #20]	@ (800243c <_sbrk+0x64>)
 8002428:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20040000 	.word	0x20040000
 8002438:	00000400 	.word	0x00000400
 800243c:	20000460 	.word	0x20000460
 8002440:	200005b8 	.word	0x200005b8

08002444 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002448:	4b18      	ldr	r3, [pc, #96]	@ (80024ac <SystemInit+0x68>)
 800244a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800244e:	4a17      	ldr	r2, [pc, #92]	@ (80024ac <SystemInit+0x68>)
 8002450:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002454:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002458:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <SystemInit+0x6c>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800245e:	4b14      	ldr	r3, [pc, #80]	@ (80024b0 <SystemInit+0x6c>)
 8002460:	2200      	movs	r2, #0
 8002462:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <SystemInit+0x6c>)
 8002466:	2200      	movs	r2, #0
 8002468:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800246a:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <SystemInit+0x6c>)
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002470:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <SystemInit+0x6c>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a0e      	ldr	r2, [pc, #56]	@ (80024b0 <SystemInit+0x6c>)
 8002476:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800247a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800247e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002480:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <SystemInit+0x6c>)
 8002482:	2200      	movs	r2, #0
 8002484:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <SystemInit+0x6c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a09      	ldr	r2, [pc, #36]	@ (80024b0 <SystemInit+0x6c>)
 800248c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002490:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002492:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <SystemInit+0x6c>)
 8002494:	2200      	movs	r2, #0
 8002496:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <SystemInit+0x68>)
 800249a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800249e:	609a      	str	r2, [r3, #8]
  #endif
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00
 80024b0:	46020c00 	.word	0x46020c00

080024b4 <dwt_local_data_init>:
#include <stdio.h>
#include <math.h>
#include <uwb3000Fxx.h>
#include "deca_regs.h"

int dwt_local_data_init(dwt_local_data_t *dwt_local_data) {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
	//uint16_t otp_addr;
	//uint32_t devid; // @suppress("Line comments")
	uint32_t ldo_tune_lo;
	uint32_t ldo_tune_hi;

	dwt_local_data->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	73da      	strb	r2, [r3, #15]
	dwt_local_data->sleep_mode = DWT_RUNSAR; // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2202      	movs	r2, #2
 80024c6:	821a      	strh	r2, [r3, #16]
	dwt_local_data->spicrc = 0;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	751a      	strb	r2, [r3, #20]
	dwt_local_data->stsconfig = 0; //STS off
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	755a      	strb	r2, [r3, #21]
	dwt_local_data->vBatP = 0;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = 0;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	72da      	strb	r2, [r3, #11]

	dwt_local_data->cbTxDone = NULL;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	629a      	str	r2, [r3, #40]	@ 0x28
	dwt_local_data->cbRxOk = NULL;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	dwt_local_data->cbRxTo = NULL;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	631a      	str	r2, [r3, #48]	@ 0x30
	dwt_local_data->cbRxErr = NULL;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	635a      	str	r2, [r3, #52]	@ 0x34
	dwt_local_data->cbSPIRdy = NULL;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	dwt_local_data->cbSPIErr = NULL;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	639a      	str	r2, [r3, #56]	@ 0x38

	// Read and validate device ID return -1 if not recognised
	if (dwt_check_dev_id() != DWT_SUCCESS) {
 8002504:	f001 fa02 	bl	800390c <dwt_check_dev_id>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <dwt_local_data_init+0x60>
		return DWT_ERROR;
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	e082      	b.n	800261a <dwt_local_data_init+0x166>
	}

	ldo_tune_lo = dwt_otp_read(LDOTUNELO_ADDRESS);
 8002514:	2004      	movs	r0, #4
 8002516:	f000 fb45 	bl	8002ba4 <dwt_otp_read>
 800251a:	60f8      	str	r0, [r7, #12]
	ldo_tune_hi = dwt_otp_read(LDOTUNEHI_ADDRESS);
 800251c:	2005      	movs	r0, #5
 800251e:	f000 fb41 	bl	8002ba4 <dwt_otp_read>
 8002522:	60b8      	str	r0, [r7, #8]

	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 8002524:	200a      	movs	r0, #10
 8002526:	f000 fb3d 	bl	8002ba4 <dwt_otp_read>
 800252a:	4603      	mov	r3, r0
 800252c:	0c1b      	lsrs	r3, r3, #16
			& BIAS_CTRL_BIAS_MASK;
 800252e:	b2db      	uxtb	r3, r3
 8002530:	f003 031f 	and.w	r3, r3, #31
 8002534:	b2da      	uxtb	r2, r3
	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	721a      	strb	r2, [r3, #8]

	if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d016      	beq.n	800256e <dwt_local_data_init+0xba>
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d013      	beq.n	800256e <dwt_local_data_init+0xba>
			&& (dwt_local_data->bias_tune != 0)) {
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7a1b      	ldrb	r3, [r3, #8]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00f      	beq.n	800256e <dwt_local_data_init+0xba>
		dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 800254e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002552:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002556:	2100      	movs	r1, #0
 8002558:	4832      	ldr	r0, [pc, #200]	@ (8002624 <dwt_local_data_init+0x170>)
 800255a:	f000 fd67 	bl	800302c <dwt_modify16bitoffsetreg>
		dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	7a1b      	ldrb	r3, [r3, #8]
 8002562:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002566:	2100      	movs	r1, #0
 8002568:	482f      	ldr	r0, [pc, #188]	@ (8002628 <dwt_local_data_init+0x174>)
 800256a:	f000 fd5f 	bl	800302c <dwt_modify16bitoffsetreg>
				(uint16_t)~BIAS_CTRL_BIAS_MASK, dwt_local_data->bias_tune);
	}

	// Read DGC_CFG from OTP
	if (dwt_otp_read(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 800256e:	2020      	movs	r0, #32
 8002570:	f000 fb18 	bl	8002ba4 <dwt_otp_read>
 8002574:	4603      	mov	r3, r0
 8002576:	4a2d      	ldr	r2, [pc, #180]	@ (800262c <dwt_local_data_init+0x178>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d103      	bne.n	8002584 <dwt_local_data_init+0xd0>
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	725a      	strb	r2, [r3, #9]
 8002582:	e002      	b.n	800258a <dwt_local_data_init+0xd6>
	} else {
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	725a      	strb	r2, [r3, #9]
	}

	// Load Part and Lot ID from OTP
	dwt_local_data->partID = dwt_otp_read(PARTID_ADDRESS);
 800258a:	2006      	movs	r0, #6
 800258c:	f000 fb0a 	bl	8002ba4 <dwt_otp_read>
 8002590:	4602      	mov	r2, r0
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	601a      	str	r2, [r3, #0]
	dwt_local_data->lotID = dwt_otp_read(LOTID_ADDRESS);
 8002596:	2007      	movs	r0, #7
 8002598:	f000 fb04 	bl	8002ba4 <dwt_otp_read>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	605a      	str	r2, [r3, #4]
	dwt_local_data->vBatP = (uint8_t) dwt_otp_read(VBAT_ADDRESS);
 80025a2:	2008      	movs	r0, #8
 80025a4:	f000 fafe 	bl	8002ba4 <dwt_otp_read>
 80025a8:	4603      	mov	r3, r0
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = (uint8_t) dwt_otp_read(VTEMP_ADDRESS);
 80025b0:	2009      	movs	r0, #9
 80025b2:	f000 faf7 	bl	8002ba4 <dwt_otp_read>
 80025b6:	4603      	mov	r3, r0
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	72da      	strb	r2, [r3, #11]
	if (dwt_local_data->tempP == 0) { //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7adb      	ldrb	r3, [r3, #11]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d102      	bne.n	80025cc <dwt_local_data_init+0x118>

		dwt_local_data->tempP = 0x85; //@temp of 20 deg
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2285      	movs	r2, #133	@ 0x85
 80025ca:	72da      	strb	r2, [r3, #11]
	}

	if (dwt_local_data->vBatP == 0) { //if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	7a9b      	ldrb	r3, [r3, #10]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d102      	bne.n	80025da <dwt_local_data_init+0x126>

		dwt_local_data->vBatP = 0x74;  //@Vref of 3.0V
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2274      	movs	r2, #116	@ 0x74
 80025d8:	729a      	strb	r2, [r3, #10]
	}
	dwt_local_data->otprev = (uint8_t) dwt_otp_read(OTPREV_ADDRESS);
 80025da:	201f      	movs	r0, #31
 80025dc:	f000 fae2 	bl	8002ba4 <dwt_otp_read>
 80025e0:	4603      	mov	r3, r0
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	735a      	strb	r2, [r3, #13]
	dwt_local_data->init_xtrim = dwt_otp_read(XTRIM_ADDRESS) & 0x7f;
 80025e8:	201e      	movs	r0, #30
 80025ea:	f000 fadb 	bl	8002ba4 <dwt_otp_read>
 80025ee:	4603      	mov	r3, r0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	739a      	strb	r2, [r3, #14]
	if (dwt_local_data->init_xtrim == 0) {
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	7b9b      	ldrb	r3, [r3, #14]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d102      	bne.n	800260a <dwt_local_data_init+0x156>
		dwt_local_data->init_xtrim = 0x2E; //set default value
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	222e      	movs	r2, #46	@ 0x2e
 8002608:	739a      	strb	r2, [r3, #14]
	}
	dwt_write8bitoffsetreg(XTAL_ID, 0, dwt_local_data->init_xtrim);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7b9b      	ldrb	r3, [r3, #14]
 800260e:	461a      	mov	r2, r3
 8002610:	2100      	movs	r1, #0
 8002612:	4807      	ldr	r0, [pc, #28]	@ (8002630 <dwt_local_data_init+0x17c>)
 8002614:	f000 fcc4 	bl	8002fa0 <dwt_write8bitoffsetreg>

	return DWT_SUCCESS;
 8002618:	2300      	movs	r3, #0

} // end dwt_initialise()
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	000b0008 	.word	0x000b0008
 8002628:	0011001f 	.word	0x0011001f
 800262c:	10000240 	.word	0x10000240
 8002630:	00090014 	.word	0x00090014

08002634 <tag_init>:

uint8_t tag_init(dwt_config_t *dwt_config, dwt_txconfig_t *dwt_txconfig,
		dwt_local_data_t *dwt_local_data, uint8_t device, uint8_t rate) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	70fb      	strb	r3, [r7, #3]
	uint32_t check_idle_rc_ticks;
	uint16_t check_idle_rc_timeout = 300;
 8002642:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002646:	82fb      	strh	r3, [r7, #22]

	HAL_Delay(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 8002648:	2002      	movs	r0, #2
 800264a:	f001 fec3 	bl	80043d4 <HAL_Delay>
	check_idle_rc_ticks = HAL_GetTick();
 800264e:	f001 feb5 	bl	80043bc <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 8002654:	e009      	b.n	800266a <tag_init+0x36>
		if (HAL_GetTick() - check_idle_rc_ticks > check_idle_rc_timeout)
 8002656:	f001 feb1 	bl	80043bc <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad2      	subs	r2, r2, r3
 8002660:	8afb      	ldrh	r3, [r7, #22]
 8002662:	429a      	cmp	r2, r3
 8002664:	d901      	bls.n	800266a <tag_init+0x36>
			return (1);
 8002666:	2301      	movs	r3, #1
 8002668:	e05d      	b.n	8002726 <tag_init+0xf2>
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 800266a:	f001 f987 	bl	800397c <dwt_checkidlerc>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <tag_init+0x22>

	if (dwt_local_data_init(dwt_local_data) == DWT_ERROR) {
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ff1d 	bl	80024b4 <dwt_local_data_init>
 800267a:	4603      	mov	r3, r0
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d105      	bne.n	800268e <tag_init+0x5a>
		HAL_Delay(1000);
 8002682:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002686:	f001 fea5 	bl	80043d4 <HAL_Delay>
		return (1);
 800268a:	2301      	movs	r3, #1
 800268c:	e04b      	b.n	8002726 <tag_init+0xf2>
	}

	dwt_txconfig->power = GAIN_30DB;
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f04f 32ff 	mov.w	r2, #4294967295
 8002694:	605a      	str	r2, [r3, #4]

	if (dwt_config2(dwt_config, dwt_local_data)) /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 f849 	bl	8002730 <dwt_config2>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <tag_init+0x7c>
	{
		HAL_Delay(1000);
 80026a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026a8:	f001 fe94 	bl	80043d4 <HAL_Delay>
		return (1);
 80026ac:	2301      	movs	r3, #1
 80026ae:	e03a      	b.n	8002726 <tag_init+0xf2>
	}
	dwt_configuretxrf(dwt_txconfig);
 80026b0:	68b8      	ldr	r0, [r7, #8]
 80026b2:	f000 fdf3 	bl	800329c <dwt_configuretxrf>
	/* Set the antenna delay. Modify the parameters to adjust the distance error */
	if (device == DEV_UWB3000F27) {
 80026b6:	78fb      	ldrb	r3, [r7, #3]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d108      	bne.n	80026ce <tag_init+0x9a>
		dwt_settxantennadelay(TX_ANT_DLY_HP);
 80026bc:	f244 001a 	movw	r0, #16410	@ 0x401a
 80026c0:	f000 ff82 	bl	80035c8 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_HP);
 80026c4:	f244 001a 	movw	r0, #16410	@ 0x401a
 80026c8:	f000 ff6e 	bl	80035a8 <dwt_setrxantennadelay>
 80026cc:	e007      	b.n	80026de <tag_init+0xaa>
	} else {
		dwt_settxantennadelay(TX_ANT_DLY_LP);
 80026ce:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 80026d2:	f000 ff79 	bl	80035c8 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_LP);
 80026d6:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 80026da:	f000 ff65 	bl	80035a8 <dwt_setrxantennadelay>
	}

	if (rate == RATE_6M8) {
 80026de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10b      	bne.n	80026fe <tag_init+0xca>
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_6M8);
 80026e6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80026ea:	f001 f929 	bl	8003940 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_6M8);
 80026ee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80026f2:	f001 fb33 	bl	8003d5c <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_6M8);
 80026f6:	2005      	movs	r0, #5
 80026f8:	f001 fb50 	bl	8003d9c <dwt_setpreambledetecttimeout>
 80026fc:	e009      	b.n	8002712 <tag_init+0xde>
	} else {
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_850K);
 80026fe:	203c      	movs	r0, #60	@ 0x3c
 8002700:	f001 f91e 	bl	8003940 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_850K);
 8002704:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002708:	f001 fb28 	bl	8003d5c <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_850K);
 800270c:	2000      	movs	r0, #0
 800270e:	f001 fb45 	bl	8003d9c <dwt_setpreambledetecttimeout>
	}

	/* If the UWB3000F27 module is used, DWT_LNA_ENABLE and DWT_PA_ENABLE must be enabled; otherwise, the power amplifier circuit cannot be started */
	dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE | DWT_TXRX_EN);
 8002712:	2007      	movs	r0, #7
 8002714:	f000 fd82 	bl	800321c <dwt_setlnapamode>
	dwt_setfinegraintxseq(0);
 8002718:	2000      	movs	r0, #0
 800271a:	f000 fd63 	bl	80031e4 <dwt_setfinegraintxseq>

	dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 800271e:	2003      	movs	r0, #3
 8002720:	f001 f944 	bl	80039ac <dwt_setleds>

	return 0;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <dwt_config2>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_config2(dwt_config_t *config, dwt_local_data_t *dwt_local_data) {
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b08d      	sub	sp, #52	@ 0x34
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]

	uint8_t channel = config->chan, cnt, flag;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint32_t temp;
	uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	791b      	ldrb	r3, [r3, #4]
 8002746:	2b18      	cmp	r3, #24
 8002748:	d803      	bhi.n	8002752 <dwt_config2+0x22>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	78db      	ldrb	r3, [r3, #3]
 800274e:	2b18      	cmp	r3, #24
 8002750:	d901      	bls.n	8002756 <dwt_config2+0x26>
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <dwt_config2+0x28>
 8002756:	2300      	movs	r3, #0
 8002758:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ?
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	79db      	ldrb	r3, [r3, #7]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d101      	bne.n	8002768 <dwt_config2+0x38>
 8002764:	2310      	movs	r3, #16
 8002766:	e000      	b.n	800276a <dwt_config2+0x3a>
 8002768:	2300      	movs	r3, #0
 800276a:	77fb      	strb	r3, [r7, #31]
	SYS_CFG_PHR_MODE_BIT_MASK :
															0;
	uint16_t sts_len;
	int error = DWT_SUCCESS;
 800276c:	2300      	movs	r3, #0
 800276e:	61bb      	str	r3, [r7, #24]
	uint16_t sts_length_factors[STS_LEN_SUPPORTED] = { 1024, 1448, 2048, 2896,
 8002770:	4b86      	ldr	r3, [pc, #536]	@ (800298c <dwt_config2+0x25c>)
 8002772:	f107 0408 	add.w	r4, r7, #8
 8002776:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002778:	c407      	stmia	r4!, {r0, r1, r2}
 800277a:	8023      	strh	r3, [r4, #0]
			4096, 5793, 8192 };

	int preamble_len;

	switch (config->txPreambLength) {
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	785b      	ldrb	r3, [r3, #1]
 8002780:	3b01      	subs	r3, #1
 8002782:	2b06      	cmp	r3, #6
 8002784:	d81c      	bhi.n	80027c0 <dwt_config2+0x90>
 8002786:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <dwt_config2+0x5c>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	080027af 	.word	0x080027af
 8002790:	080027c1 	.word	0x080027c1
 8002794:	080027c1 	.word	0x080027c1
 8002798:	080027a9 	.word	0x080027a9
 800279c:	080027bb 	.word	0x080027bb
 80027a0:	080027c1 	.word	0x080027c1
 80027a4:	080027b5 	.word	0x080027b5
	case DWT_PLEN_32:
		preamble_len = 32;
 80027a8:	2320      	movs	r3, #32
 80027aa:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027ac:	e00c      	b.n	80027c8 <dwt_config2+0x98>
	case DWT_PLEN_64:
		preamble_len = 64;
 80027ae:	2340      	movs	r3, #64	@ 0x40
 80027b0:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027b2:	e009      	b.n	80027c8 <dwt_config2+0x98>
	case DWT_PLEN_72:
		preamble_len = 72;
 80027b4:	2348      	movs	r3, #72	@ 0x48
 80027b6:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027b8:	e006      	b.n	80027c8 <dwt_config2+0x98>
	case DWT_PLEN_128:
		preamble_len = 128;
 80027ba:	2380      	movs	r3, #128	@ 0x80
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027be:	e003      	b.n	80027c8 <dwt_config2+0x98>
	default:
		preamble_len = 256;
 80027c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027c6:	bf00      	nop
	}

	dwt_local_data->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3)); //clear the sleep mode ALT_OPS bit
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	8a1b      	ldrh	r3, [r3, #16]
 80027cc:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	821a      	strh	r2, [r3, #16]
	dwt_local_data->longFrames = config->phrMode;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	79da      	ldrb	r2, [r3, #7]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	731a      	strb	r2, [r3, #12]
	sts_len = (uint16_t) GET_STS_REG_SET_VALUE((uint16_t )(config->stsLength));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7b5b      	ldrb	r3, [r3, #13]
 80027e2:	3302      	adds	r3, #2
 80027e4:	2201      	movs	r2, #1
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	82fb      	strh	r3, [r7, #22]
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 80027ec:	8afb      	ldrh	r3, [r7, #22]
 80027ee:	00db      	lsls	r3, r3, #3
			* STSQUAL_THRESH_64);
 80027f0:	ee07 3a90 	vmov	s15, r3
 80027f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f8:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8002990 <dwt_config2+0x260>
 80027fc:	ee67 7a87 	vmul.f32	s15, s15, s14
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8002800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002804:	ee17 3a90 	vmov	r3, s15
 8002808:	b21a      	sxth	r2, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	825a      	strh	r2, [r3, #18]
	dwt_local_data->stsconfig = config->stsMode;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	7b1a      	ldrb	r2, [r3, #12]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	755a      	strb	r2, [r3, #21]
	//then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
			~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK
					| SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK
					| SYS_CFG_CP_SDC_BIT_MASK),
			((uint32_t) config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	7b9b      	ldrb	r3, [r3, #14]
 800281a:	041a      	lsls	r2, r3, #16
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	7b1b      	ldrb	r3, [r3, #12]
							<< SYS_CFG_CP_SPC_BIT_OFFSET
 8002820:	031b      	lsls	r3, r3, #12
 8002822:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 8002826:	431a      	orrs	r2, r3
					| (SYS_CFG_PHR_6M8_BIT_MASK
							& ((uint32_t) config->phrRate
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	7a1b      	ldrb	r3, [r3, #8]
									<< SYS_CFG_PHR_6M8_BIT_OFFSET)) | mode);
 800282c:	015b      	lsls	r3, r3, #5
							& ((uint32_t) config->phrRate
 800282e:	f003 0320 	and.w	r3, r3, #32
					| (SYS_CFG_PHR_6M8_BIT_MASK
 8002832:	431a      	orrs	r2, r3
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
 8002834:	7ffb      	ldrb	r3, [r7, #31]
 8002836:	4313      	orrs	r3, r2
 8002838:	4a56      	ldr	r2, [pc, #344]	@ (8002994 <dwt_config2+0x264>)
 800283a:	2100      	movs	r1, #0
 800283c:	2010      	movs	r0, #16
 800283e:	f000 fbc1 	bl	8002fc4 <dwt_modify32bitoffsetreg>

	if (scp) {
 8002842:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d025      	beq.n	8002896 <dwt_config2+0x166>
		//configure OPS tables for SCP mode
		dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1; //configure correct OPS table is kicked on wakeup
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	8a1b      	ldrh	r3, [r3, #16]
 800284e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002852:	b29a      	uxth	r2, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	821a      	strh	r2, [r3, #16]
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002858:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800285c:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002860:	2100      	movs	r1, #0
 8002862:	484d      	ldr	r0, [pc, #308]	@ (8002998 <dwt_config2+0x268>)
 8002864:	f000 fbae 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);

		dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP); //Set this if Ipatov analysis is used in SCP mode
 8002868:	f240 3206 	movw	r2, #774	@ 0x306
 800286c:	2100      	movs	r1, #0
 800286e:	484b      	ldr	r0, [pc, #300]	@ (800299c <dwt_config2+0x26c>)
 8002870:	f000 fb55 	bl	8002f1e <dwt_write32bitoffsetreg>
		dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8002874:	2200      	movs	r2, #0
 8002876:	2100      	movs	r1, #0
 8002878:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 800287c:	f000 fb4f 	bl	8002f1e <dwt_write32bitoffsetreg>

		dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 8002880:	4a47      	ldr	r2, [pc, #284]	@ (80029a0 <dwt_config2+0x270>)
 8002882:	2100      	movs	r1, #0
 8002884:	4847      	ldr	r0, [pc, #284]	@ (80029a4 <dwt_config2+0x274>)
 8002886:	f000 fb4a 	bl	8002f1e <dwt_write32bitoffsetreg>
		dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 800288a:	227d      	movs	r2, #125	@ 0x7d
 800288c:	2100      	movs	r1, #0
 800288e:	4846      	ldr	r0, [pc, #280]	@ (80029a8 <dwt_config2+0x278>)
 8002890:	f000 fb86 	bl	8002fa0 <dwt_write8bitoffsetreg>
 8002894:	e051      	b.n	800293a <dwt_config2+0x20a>
	} else //
	{
		uint16_t sts_mnth;
		if (config->stsMode != DWT_STS_MODE_OFF) {
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	7b1b      	ldrb	r3, [r3, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d032      	beq.n	8002904 <dwt_config2+0x1d4>

			//configure CIA STS lower bound
			if ((config->pdoaMode == DWT_PDOA_M1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	7b9b      	ldrb	r3, [r3, #14]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d003      	beq.n	80028ae <dwt_config2+0x17e>
					|| (config->pdoaMode == DWT_PDOA_M0)) {
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	7b9b      	ldrb	r3, [r3, #14]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10e      	bne.n	80028cc <dwt_config2+0x19c>
				//In PDOA mode 1, number of accumulated symbols is the whole length of the STS
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	3330      	adds	r3, #48	@ 0x30
 80028b6:	443b      	add	r3, r7
 80028b8:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80028bc:	2203      	movs	r2, #3
 80028be:	2110      	movs	r1, #16
 80028c0:	4618      	mov	r0, r3
 80028c2:	f000 fd21 	bl	8003308 <get_sts_mnth>
 80028c6:	4603      	mov	r3, r0
 80028c8:	847b      	strh	r3, [r7, #34]	@ 0x22
 80028ca:	e00d      	b.n	80028e8 <dwt_config2+0x1b8>
						CIA_MANUALLOWERBOUND_TH_64, 3);
			} else {
				//In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	3330      	adds	r3, #48	@ 0x30
 80028d4:	443b      	add	r3, r7
 80028d6:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80028da:	2204      	movs	r2, #4
 80028dc:	2110      	movs	r1, #16
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fd12 	bl	8003308 <get_sts_mnth>
 80028e4:	4603      	mov	r3, r0
 80028e6:	847b      	strh	r3, [r7, #34]	@ 0x22
						CIA_MANUALLOWERBOUND_TH_64, 4);
			}

			preamble_len += (sts_len) * 8;
 80028e8:	8afb      	ldrh	r3, [r7, #22]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ee:	4413      	add	r3, r2
 80028f0:	627b      	str	r3, [r7, #36]	@ 0x24

			dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2,
 80028f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80028f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028f8:	f64f 7280 	movw	r2, #65408	@ 0xff80
 80028fc:	2102      	movs	r1, #2
 80028fe:	4829      	ldr	r0, [pc, #164]	@ (80029a4 <dwt_config2+0x274>)
 8002900:	f000 fb94 	bl	800302c <dwt_modify16bitoffsetreg>
					sts_mnth & 0x7F);

		}

		//configure OPS tables for non-SCP mode
		if (preamble_len >= 256) {
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	2bff      	cmp	r3, #255	@ 0xff
 8002908:	dd0f      	ble.n	800292a <dwt_config2+0x1fa>
			dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	8a1b      	ldrh	r3, [r3, #16]
 800290e:	f043 0320 	orr.w	r3, r3, #32
 8002912:	b29a      	uxth	r2, r3
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	821a      	strh	r2, [r3, #16]
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002918:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800291c:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002920:	2100      	movs	r1, #0
 8002922:	481d      	ldr	r0, [pc, #116]	@ (8002998 <dwt_config2+0x268>)
 8002924:	f000 fb4e 	bl	8002fc4 <dwt_modify32bitoffsetreg>
 8002928:	e007      	b.n	800293a <dwt_config2+0x20a>
			DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
		} else {
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 800292a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800292e:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002932:	2100      	movs	r1, #0
 8002934:	4818      	ldr	r0, [pc, #96]	@ (8002998 <dwt_config2+0x268>)
 8002936:	f000 fb45 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		}

	}

	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
			(uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	789b      	ldrb	r3, [r3, #2]
	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
 800293e:	22fc      	movs	r2, #252	@ 0xfc
 8002940:	2100      	movs	r1, #0
 8002942:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8002946:	f000 fb9c 	bl	8003082 <dwt_modify8bitoffsetreg>

	dwt_write8bitoffsetreg(STS_CFG0_ID, 0, (uint8_t) (sts_len - 1)); /*Starts from 0 that is why -1*/
 800294a:	8afb      	ldrh	r3, [r7, #22]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b2db      	uxtb	r3, r3
 8002952:	461a      	mov	r2, r3
 8002954:	2100      	movs	r1, #0
 8002956:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800295a:	f000 fb21 	bl	8002fa0 <dwt_write8bitoffsetreg>

	if (config->txPreambLength == DWT_PLEN_72) {
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	785b      	ldrb	r3, [r3, #1]
 8002962:	2b07      	cmp	r3, #7
 8002964:	d103      	bne.n	800296e <dwt_config2+0x23e>
		dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8002966:	2008      	movs	r0, #8
 8002968:	f000 feb6 	bl	80036d8 <dwt_setplenfine>
 800296c:	e002      	b.n	8002974 <dwt_config2+0x244>
	} else {
		dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 800296e:	2000      	movs	r0, #0
 8002970:	f000 feb2 	bl	80036d8 <dwt_setplenfine>
	}

	if ((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	7b1b      	ldrb	r3, [r3, #12]
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	2b03      	cmp	r3, #3
 800297e:	d119      	bne.n	80029b4 <dwt_config2+0x284>
		//configure lower preamble detection threshold for no data STS mode
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8002980:	4a0a      	ldr	r2, [pc, #40]	@ (80029ac <dwt_config2+0x27c>)
 8002982:	2100      	movs	r1, #0
 8002984:	480a      	ldr	r0, [pc, #40]	@ (80029b0 <dwt_config2+0x280>)
 8002986:	f000 faca 	bl	8002f1e <dwt_write32bitoffsetreg>
 800298a:	e018      	b.n	80029be <dwt_config2+0x28e>
 800298c:	0800c888 	.word	0x0800c888
 8002990:	3f666666 	.word	0x3f666666
 8002994:	fffc4fcf 	.word	0xfffc4fcf
 8002998:	000b0008 	.word	0x000b0008
 800299c:	000e000c 	.word	0x000e000c
 80029a0:	000c5a0a 	.word	0x000c5a0a
 80029a4:	000e0012 	.word	0x000e0012
 80029a8:	000e0016 	.word	0x000e0016
 80029ac:	af5f35cc 	.word	0xaf5f35cc
 80029b0:	0006000c 	.word	0x0006000c
	} else {
		//configure default preamble detection threshold for other modes
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 80029b4:	4a6f      	ldr	r2, [pc, #444]	@ (8002b74 <dwt_config2+0x444>)
 80029b6:	2100      	movs	r1, #0
 80029b8:	486f      	ldr	r0, [pc, #444]	@ (8002b78 <dwt_config2+0x448>)
 80029ba:	f000 fab0 	bl	8002f1e <dwt_write32bitoffsetreg>
	}

	/////////////////////////////////////////////////////////////////////////
	//CHAN_CTRL
	temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 80029be:	2100      	movs	r1, #0
 80029c0:	486e      	ldr	r0, [pc, #440]	@ (8002b7c <dwt_config2+0x44c>)
 80029c2:	f000 fa5a 	bl	8002e7a <dwt_read32bitoffsetreg>
 80029c6:	62b8      	str	r0, [r7, #40]	@ 0x28
	temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK
 80029c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ca:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80029ce:	f023 031f 	bic.w	r3, r3, #31
 80029d2:	62bb      	str	r3, [r7, #40]	@ 0x28
			| CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));

	if (channel == 9)
 80029d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80029d8:	2b09      	cmp	r3, #9
 80029da:	d103      	bne.n	80029e4 <dwt_config2+0x2b4>
		temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 80029dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
			& ((uint32_t) config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	791b      	ldrb	r3, [r3, #4]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
 80029ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029f0:	4313      	orrs	r3, r2
 80029f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
			& ((uint32_t) config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	78db      	ldrb	r3, [r3, #3]
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	b2db      	uxtb	r3, r3
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
 80029fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029fe:	4313      	orrs	r3, r2
 8002a00:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
			& ((uint32_t) config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	795b      	ldrb	r3, [r3, #5]
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	f003 0306 	and.w	r3, r3, #6
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
 8002a0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	62bb      	str	r3, [r7, #40]	@ 0x28

	dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 8002a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a14:	2100      	movs	r1, #0
 8002a16:	4859      	ldr	r0, [pc, #356]	@ (8002b7c <dwt_config2+0x44c>)
 8002a18:	f000 fa81 	bl	8002f1e <dwt_write32bitoffsetreg>
	/////////////////////////////////////////////////////////////////////////
	//TX_FCTRL
	// Set up TX Preamble Size, PRF and Data Rate
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
			~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
			((uint32_t) config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	799b      	ldrb	r3, [r3, #6]
 8002a20:	029a      	lsls	r2, r3, #10
					| ((uint32_t) config->txPreambLength)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	785b      	ldrb	r3, [r3, #1]
							<< TX_FCTRL_TXPSR_BIT_OFFSET);
 8002a26:	031b      	lsls	r3, r3, #12
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8002a2e:	2100      	movs	r1, #0
 8002a30:	2024      	movs	r0, #36	@ 0x24
 8002a32:	f000 fac7 	bl	8002fc4 <dwt_modify32bitoffsetreg>

	//DTUNE (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (config->sfdTO == 0) {
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	895b      	ldrh	r3, [r3, #10]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <dwt_config2+0x314>
		config->sfdTO = DWT_SFDTOC_DEF;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2281      	movs	r2, #129	@ 0x81
 8002a42:	815a      	strh	r2, [r3, #10]
	}
	dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	895b      	ldrh	r3, [r3, #10]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8002a50:	f000 fa8b 	bl	8002f6a <dwt_write16bitoffsetreg>

	///////////////////////
	// RF
	if (channel == 9) {
 8002a54:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002a58:	2b09      	cmp	r3, #9
 8002a5a:	d111      	bne.n	8002a80 <dwt_config2+0x350>
		// Setup TX analog for ch9
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8002a5c:	4a48      	ldr	r2, [pc, #288]	@ (8002b80 <dwt_config2+0x450>)
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4848      	ldr	r0, [pc, #288]	@ (8002b84 <dwt_config2+0x454>)
 8002a62:	f000 fa5c 	bl	8002f1e <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 8002a66:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002a70:	f000 fa7b 	bl	8002f6a <dwt_write16bitoffsetreg>
		// Setup RX analog for ch9
		dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 8002a74:	4a44      	ldr	r2, [pc, #272]	@ (8002b88 <dwt_config2+0x458>)
 8002a76:	2100      	movs	r1, #0
 8002a78:	4844      	ldr	r0, [pc, #272]	@ (8002b8c <dwt_config2+0x45c>)
 8002a7a:	f000 fa50 	bl	8002f1e <dwt_write32bitoffsetreg>
 8002a7e:	e00b      	b.n	8002a98 <dwt_config2+0x368>
	} else {
		// Setup TX analog for ch5
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 8002a80:	4a43      	ldr	r2, [pc, #268]	@ (8002b90 <dwt_config2+0x460>)
 8002a82:	2100      	movs	r1, #0
 8002a84:	483f      	ldr	r0, [pc, #252]	@ (8002b84 <dwt_config2+0x454>)
 8002a86:	f000 fa4a 	bl	8002f1e <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8002a8a:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8002a8e:	2100      	movs	r1, #0
 8002a90:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002a94:	f000 fa69 	bl	8002f6a <dwt_write16bitoffsetreg>
	}

	dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 8002a98:	2214      	movs	r2, #20
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	483d      	ldr	r0, [pc, #244]	@ (8002b94 <dwt_config2+0x464>)
 8002a9e:	f000 fa7f 	bl	8002fa0 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 8002aa2:	220e      	movs	r2, #14
 8002aa4:	2102      	movs	r1, #2
 8002aa6:	483c      	ldr	r0, [pc, #240]	@ (8002b98 <dwt_config2+0x468>)
 8002aa8:	f000 fa7a 	bl	8002fa0 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD); // Extend the lock delay
 8002aac:	2281      	movs	r2, #129	@ 0x81
 8002aae:	2100      	movs	r1, #0
 8002ab0:	483a      	ldr	r0, [pc, #232]	@ (8002b9c <dwt_config2+0x46c>)
 8002ab2:	f000 fa75 	bl	8002fa0 <dwt_write8bitoffsetreg>

	//Verify PLL lock bit is cleared
	dwt_write8bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	2100      	movs	r1, #0
 8002aba:	2044      	movs	r0, #68	@ 0x44
 8002abc:	f000 fa70 	bl	8002fa0 <dwt_write8bitoffsetreg>

	///////////////////////
	// auto cal the PLL and change to IDLE_PLL state
	dwt_setdwstate(DWT_DW_IDLE);
 8002ac0:	2001      	movs	r0, #1
 8002ac2:	f000 fb47 	bl	8003154 <dwt_setdwstate>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002acc:	2300      	movs	r3, #0
 8002ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002ad2:	e014      	b.n	8002afe <dwt_config2+0x3ce>
		//deca_usleep(DELAY_20uUSec);
		HAL_Delay(1);
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	f001 fc7d 	bl	80043d4 <HAL_Delay>
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002ada:	2100      	movs	r1, #0
 8002adc:	2044      	movs	r0, #68	@ 0x44
 8002ade:	f000 fa0c 	bl	8002efa <dwt_read8bitoffsetreg>
 8002ae2:	4603      	mov	r3, r0
				& SYS_STATUS_CP_LOCK_BIT_MASK)) {    //PLL is locked
 8002ae4:	f003 0302 	and.w	r3, r3, #2
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <dwt_config2+0x3c4>
			flag = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8002af2:	e008      	b.n	8002b06 <dwt_config2+0x3d6>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002af4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002af8:	3301      	adds	r3, #1
 8002afa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002afe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	d9e6      	bls.n	8002ad4 <dwt_config2+0x3a4>
		}
	}

	if (flag) {
 8002b06:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <dwt_config2+0x3e4>
		return DWT_ERROR;
 8002b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b12:	e02a      	b.n	8002b6a <dwt_config2+0x43a>
	}

	if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	791b      	ldrb	r3, [r3, #4]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d91b      	bls.n	8002b54 <dwt_config2+0x424>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	791b      	ldrb	r3, [r3, #4]
 8002b20:	2b18      	cmp	r3, #24
 8002b22:	d817      	bhi.n	8002b54 <dwt_config2+0x424>
			{
		//load RX LUTs
		/* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
		if (dwt_local_data->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	7a5b      	ldrb	r3, [r3, #9]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <dwt_config2+0x408>
			_dwt_kick_dgc_on_wakeup((int8_t) channel);
 8002b2c:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 faeb 	bl	800310c <_dwt_kick_dgc_on_wakeup>
 8002b36:	e004      	b.n	8002b42 <dwt_config2+0x412>
		}
		/* Else we manually program hard-coded values into the DGC registers. */
		else {
			dwt_configmrxlut(channel);
 8002b38:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fc17 	bl	8003370 <dwt_configmrxlut>
		}
		dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0,
 8002b42:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8002b46:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4814      	ldr	r0, [pc, #80]	@ (8002ba0 <dwt_config2+0x470>)
 8002b4e:	f000 fa6d 	bl	800302c <dwt_modify16bitoffsetreg>
			{
 8002b52:	e005      	b.n	8002b60 <dwt_config2+0x430>
				(uint16_t) ~DGC_CFG_THR_64_BIT_MASK,
				DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
	} else {
		dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0,
 8002b54:	2300      	movs	r3, #0
 8002b56:	22fe      	movs	r2, #254	@ 0xfe
 8002b58:	2100      	movs	r1, #0
 8002b5a:	4811      	ldr	r0, [pc, #68]	@ (8002ba0 <dwt_config2+0x470>)
 8002b5c:	f000 fa91 	bl	8003082 <dwt_modify8bitoffsetreg>
				(uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
	}

	///////////////////////
	// PGF
	error = dwt_pgf_cal(1); //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002b60:	2001      	movs	r0, #1
 8002b62:	f000 fc8d 	bl	8003480 <dwt_pgf_cal>
 8002b66:	61b8      	str	r0, [r7, #24]

	return error;
 8002b68:	69bb      	ldr	r3, [r7, #24]
} // end dwt_configure()
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3734      	adds	r7, #52	@ 0x34
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}
 8002b72:	bf00      	nop
 8002b74:	af5f584c 	.word	0xaf5f584c
 8002b78:	0006000c 	.word	0x0006000c
 8002b7c:	00010014 	.word	0x00010014
 8002b80:	1c010034 	.word	0x1c010034
 8002b84:	0007001c 	.word	0x0007001c
 8002b88:	08b5a833 	.word	0x08b5a833
 8002b8c:	00070010 	.word	0x00070010
 8002b90:	1c071134 	.word	0x1c071134
 8002b94:	00070050 	.word	0x00070050
 8002b98:	00070018 	.word	0x00070018
 8002b9c:	00090008 	.word	0x00090008
 8002ba0:	00030018 	.word	0x00030018

08002ba4 <dwt_otp_read>:
 *
 * output parameters
 *tx
 * returns the 32bit of read data
 */
uint32_t dwt_otp_read(uint16_t address) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	480c      	ldr	r0, [pc, #48]	@ (8002be8 <dwt_otp_read+0x44>)
 8002bb8:	f000 f9d7 	bl	8002f6a <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002bbc:	88fb      	ldrh	r3, [r7, #6]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	480a      	ldr	r0, [pc, #40]	@ (8002bec <dwt_otp_read+0x48>)
 8002bc4:	f000 f9d1 	bl	8002f6a <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002bc8:	2202      	movs	r2, #2
 8002bca:	2100      	movs	r1, #0
 8002bcc:	4806      	ldr	r0, [pc, #24]	@ (8002be8 <dwt_otp_read+0x44>)
 8002bce:	f000 f9cc 	bl	8002f6a <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4806      	ldr	r0, [pc, #24]	@ (8002bf0 <dwt_otp_read+0x4c>)
 8002bd6:	f000 f950 	bl	8002e7a <dwt_read32bitoffsetreg>
 8002bda:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	000b0008 	.word	0x000b0008
 8002bec:	000b0004 	.word	0x000b0004
 8002bf0:	000b0010 	.word	0x000b0010

08002bf4 <dwt_xfer3000>:
 *
 * no return value
 */
void dwt_xfer3000(const uint32_t regFileID, //0x0, 0x04-0x7F ; 0x10000, 0x10004, 0x10008-0x1007F; 0x20000 etc
		const uint16_t indx,     //sub-index, calculated from regFileID 0..0x7F,
		const uint16_t length, uint8_t *buffer, const spi_modes_e mode) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	607b      	str	r3, [r7, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	817b      	strh	r3, [r7, #10]
 8002c02:	4613      	mov	r3, r2
 8002c04:	813b      	strh	r3, [r7, #8]
	 sprintf(str, "%x, %x\r\n", regFileID, indx);
	 uart_transmit(str, strlen(str));
	 Sleep(10);
	 */
	uint8_t header[2];           // Buffer to compose header in
	uint16_t cnt = 0;             // Counter for length of a header
 8002c06:	2300      	movs	r3, #0
 8002c08:	83fb      	strh	r3, [r7, #30]

	uint16_t reg_file = 0x1F & ((regFileID + indx) >> 16);
 8002c0a:	897a      	ldrh	r2, [r7, #10]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	0c1b      	lsrs	r3, r3, #16
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_offset = 0x7F & (regFileID + indx);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	897b      	ldrh	r3, [r7, #10]
 8002c20:	4413      	add	r3, r2
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c28:	837b      	strh	r3, [r7, #26]

	assert(reg_file <= 0x1F);
 8002c2a:	8bbb      	ldrh	r3, [r7, #28]
 8002c2c:	2b1f      	cmp	r3, #31
 8002c2e:	d906      	bls.n	8002c3e <dwt_xfer3000+0x4a>
 8002c30:	4b74      	ldr	r3, [pc, #464]	@ (8002e04 <dwt_xfer3000+0x210>)
 8002c32:	4a75      	ldr	r2, [pc, #468]	@ (8002e08 <dwt_xfer3000+0x214>)
 8002c34:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8002c38:	4874      	ldr	r0, [pc, #464]	@ (8002e0c <dwt_xfer3000+0x218>)
 8002c3a:	f008 fe57 	bl	800b8ec <__assert_func>
	assert(reg_offset <= 0x7F);
 8002c3e:	8b7b      	ldrh	r3, [r7, #26]
 8002c40:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c42:	d906      	bls.n	8002c52 <dwt_xfer3000+0x5e>
 8002c44:	4b72      	ldr	r3, [pc, #456]	@ (8002e10 <dwt_xfer3000+0x21c>)
 8002c46:	4a70      	ldr	r2, [pc, #448]	@ (8002e08 <dwt_xfer3000+0x214>)
 8002c48:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8002c4c:	486f      	ldr	r0, [pc, #444]	@ (8002e0c <dwt_xfer3000+0x218>)
 8002c4e:	f008 fe4d 	bl	800b8ec <__assert_func>
	assert(length < 0x3100);
 8002c52:	893b      	ldrh	r3, [r7, #8]
 8002c54:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8002c58:	d306      	bcc.n	8002c68 <dwt_xfer3000+0x74>
 8002c5a:	4b6e      	ldr	r3, [pc, #440]	@ (8002e14 <dwt_xfer3000+0x220>)
 8002c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e08 <dwt_xfer3000+0x214>)
 8002c5e:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8002c62:	486a      	ldr	r0, [pc, #424]	@ (8002e0c <dwt_xfer3000+0x218>)
 8002c64:	f008 fe42 	bl	800b8ec <__assert_func>
	assert(
 8002c68:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c6e:	d018      	beq.n	8002ca2 <dwt_xfer3000+0xae>
 8002c70:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d015      	beq.n	8002ca2 <dwt_xfer3000+0xae>
 8002c76:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c78:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d010      	beq.n	8002ca2 <dwt_xfer3000+0xae>
 8002c80:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c82:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00b      	beq.n	8002ca2 <dwt_xfer3000+0xae>
 8002c8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c8c:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d006      	beq.n	8002ca2 <dwt_xfer3000+0xae>
 8002c94:	4b60      	ldr	r3, [pc, #384]	@ (8002e18 <dwt_xfer3000+0x224>)
 8002c96:	4a5c      	ldr	r2, [pc, #368]	@ (8002e08 <dwt_xfer3000+0x214>)
 8002c98:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002c9c:	485b      	ldr	r0, [pc, #364]	@ (8002e0c <dwt_xfer3000+0x218>)
 8002c9e:	f008 fe25 	bl	800b8ec <__assert_func>
					|| mode == DW3000_SPI_AND_OR_16
					|| mode == DW3000_SPI_AND_OR_32);

	// Write message header selecting WRITE operation and addresses as appropriate
	uint16_t addr;
	addr = (uint16_t) ((reg_file << 9) | (reg_offset << 2));
 8002ca2:	8bbb      	ldrh	r3, [r7, #28]
 8002ca4:	025b      	lsls	r3, r3, #9
 8002ca6:	b21a      	sxth	r2, r3
 8002ca8:	8b7b      	ldrh	r3, [r7, #26]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	b21b      	sxth	r3, r3
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	833b      	strh	r3, [r7, #24]

	header[0] = (uint8_t) ((mode | addr) >> 8); //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8002cb4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002cb6:	8b3b      	ldrh	r3, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	0a1b      	lsrs	r3, r3, #8
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	743b      	strb	r3, [r7, #16]
	header[1] = (uint8_t) (addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8002cc4:	8b3b      	ldrh	r3, [r7, #24]
 8002cc6:	b25a      	sxtb	r2, r3
 8002cc8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002cca:	b25b      	sxtb	r3, r3
 8002ccc:	f003 0303 	and.w	r3, r3, #3
 8002cd0:	b25b      	sxtb	r3, r3
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	b25b      	sxtb	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	747b      	strb	r3, [r7, #17]

	if (/*reg_offset == 0 && */length == 0) { /* Fast Access Commands (FAC)
 8002cda:	893b      	ldrh	r3, [r7, #8]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d115      	bne.n	8002d0c <dwt_xfer3000+0x118>
	 * only write operation is possible for this mode
	 * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
	 */
		assert(mode == DW3000_SPI_WR_BIT);
 8002ce0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ce6:	d006      	beq.n	8002cf6 <dwt_xfer3000+0x102>
 8002ce8:	4b4c      	ldr	r3, [pc, #304]	@ (8002e1c <dwt_xfer3000+0x228>)
 8002cea:	4a47      	ldr	r2, [pc, #284]	@ (8002e08 <dwt_xfer3000+0x214>)
 8002cec:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8002cf0:	4846      	ldr	r0, [pc, #280]	@ (8002e0c <dwt_xfer3000+0x218>)
 8002cf2:	f008 fdfb 	bl	800b8ec <__assert_func>

		header[0] = (uint8_t) ((DW3000_SPI_WR_BIT >> 8) | (regFileID << 1)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	743b      	strb	r3, [r7, #16]
				| DW3000_SPI_FAC);
		cnt = 1;
 8002d06:	2301      	movs	r3, #1
 8002d08:	83fb      	strh	r3, [r7, #30]
 8002d0a:	e015      	b.n	8002d38 <dwt_xfer3000+0x144>
	} else if (reg_offset == 0 /*&& length > 0*/
 8002d0c:	8b7b      	ldrh	r3, [r7, #26]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10b      	bne.n	8002d2a <dwt_xfer3000+0x136>
			&& (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT)) { /* Fast Access Commands with Read/Write support (FACRW)
 8002d12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d18:	d002      	beq.n	8002d20 <dwt_xfer3000+0x12c>
 8002d1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d104      	bne.n	8002d2a <dwt_xfer3000+0x136>
			 * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
			 */
		header[0] |= DW3000_SPI_FARW;
 8002d20:	7c3b      	ldrb	r3, [r7, #16]
 8002d22:	743b      	strb	r3, [r7, #16]
		cnt = 1;
 8002d24:	2301      	movs	r3, #1
 8002d26:	83fb      	strh	r3, [r7, #30]
 8002d28:	e006      	b.n	8002d38 <dwt_xfer3000+0x144>
	} else { /* Extended Address Mode with Read/Write support (EAMRW)
	 * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
	 * b[1] = addr<<2 | (mode&0x3)
	 */
		header[0] |= DW3000_SPI_EAMRW;
 8002d2a:	7c3b      	ldrb	r3, [r7, #16]
 8002d2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	743b      	strb	r3, [r7, #16]
		cnt = 2;
 8002d34:	2302      	movs	r3, #2
 8002d36:	83fb      	strh	r3, [r7, #30]
	}

	switch (mode) {
 8002d38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d026      	beq.n	8002d8c <dwt_xfer3000+0x198>
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db59      	blt.n	8002df6 <dwt_xfer3000+0x202>
 8002d42:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8002d46:	2b03      	cmp	r3, #3
 8002d48:	d855      	bhi.n	8002df6 <dwt_xfer3000+0x202>
	case DW3000_SPI_AND_OR_8:
	case DW3000_SPI_AND_OR_16:
	case DW3000_SPI_AND_OR_32:
	case DW3000_SPI_WR_BIT: {
		uint8_t crc8 = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	75fb      	strb	r3, [r7, #23]
		if (pdw3000local->spicrc != DWT_SPI_CRC_MODE_NO) {
 8002d4e:	4b34      	ldr	r3, [pc, #208]	@ (8002e20 <dwt_xfer3000+0x22c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	7d1b      	ldrb	r3, [r3, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d011      	beq.n	8002d7c <dwt_xfer3000+0x188>
			//generate 8 bit CRC
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002d58:	8bf9      	ldrh	r1, [r7, #30]
 8002d5a:	f107 0310 	add.w	r3, r7, #16
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 f9ad 	bl	80030c0 <dwt_generatecrc8>
 8002d66:	4603      	mov	r3, r0
 8002d68:	75fb      	strb	r3, [r7, #23]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002d6a:	893b      	ldrh	r3, [r7, #8]
 8002d6c:	7dfa      	ldrb	r2, [r7, #23]
 8002d6e:	4619      	mov	r1, r3
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 f9a5 	bl	80030c0 <dwt_generatecrc8>
 8002d76:	4603      	mov	r3, r0
 8002d78:	75fb      	strb	r3, [r7, #23]
		} else {

			// Write it to the SPI
			write(cnt, header, length, buffer);
		}
		break;
 8002d7a:	e03e      	b.n	8002dfa <dwt_xfer3000+0x206>
			write(cnt, header, length, buffer);
 8002d7c:	893a      	ldrh	r2, [r7, #8]
 8002d7e:	f107 0110 	add.w	r1, r7, #16
 8002d82:	8bf8      	ldrh	r0, [r7, #30]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f001 f8f3 	bl	8003f70 <write>
		break;
 8002d8a:	e036      	b.n	8002dfa <dwt_xfer3000+0x206>
	}
	case DW3000_SPI_RD_BIT: {
		read(cnt, header, length, buffer);
 8002d8c:	893a      	ldrh	r2, [r7, #8]
 8002d8e:	f107 0110 	add.w	r1, r7, #16
 8002d92:	8bf8      	ldrh	r0, [r7, #30]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f001 f94f 	bl	8004038 <read>

		//check that the SPI read has correct CRC-8 byte
		//also don't do for SPICRC_CFG_ID register itself to prevent infinite recursion
		if ((pdw3000local->spicrc == DWT_SPI_CRC_MODE_WRRD)
 8002d9a:	4b21      	ldr	r3, [pc, #132]	@ (8002e20 <dwt_xfer3000+0x22c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	7d1b      	ldrb	r3, [r3, #20]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d129      	bne.n	8002df8 <dwt_xfer3000+0x204>
				&& (regFileID != SPICRC_CFG_ID)) {
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b18      	cmp	r3, #24
 8002da8:	d026      	beq.n	8002df8 <dwt_xfer3000+0x204>
			uint8_t crc8, dwcrc8;
			//generate 8 bit CRC from the read data
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002daa:	8bf9      	ldrh	r1, [r7, #30]
 8002dac:	f107 0310 	add.w	r3, r7, #16
 8002db0:	2200      	movs	r2, #0
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 f984 	bl	80030c0 <dwt_generatecrc8>
 8002db8:	4603      	mov	r3, r0
 8002dba:	75bb      	strb	r3, [r7, #22]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002dbc:	893b      	ldrh	r3, [r7, #8]
 8002dbe:	7dba      	ldrb	r2, [r7, #22]
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f97c 	bl	80030c0 <dwt_generatecrc8>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	75bb      	strb	r3, [r7, #22]

			//read the CRC that was generated in the DW3000 for the read transaction
			dwcrc8 = dwt_read8bitoffsetreg(SPICRC_CFG_ID, 0);
 8002dcc:	2100      	movs	r1, #0
 8002dce:	2018      	movs	r0, #24
 8002dd0:	f000 f893 	bl	8002efa <dwt_read8bitoffsetreg>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	757b      	strb	r3, [r7, #21]

			//if the two CRC don't match report SPI read error
			//potential problem in callback if it will try to read/write SPI with CRC again.
			if (crc8 != dwcrc8) {
 8002dd8:	7dba      	ldrb	r2, [r7, #22]
 8002dda:	7d7b      	ldrb	r3, [r7, #21]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d00b      	beq.n	8002df8 <dwt_xfer3000+0x204>
				if (pdw3000local->cbSPIRDErr != NULL)
 8002de0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e20 <dwt_xfer3000+0x22c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <dwt_xfer3000+0x204>
					pdw3000local->cbSPIRDErr();
 8002dea:	4b0d      	ldr	r3, [pc, #52]	@ (8002e20 <dwt_xfer3000+0x22c>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	4798      	blx	r3
			}

		}
		break;
 8002df2:	e001      	b.n	8002df8 <dwt_xfer3000+0x204>
 8002df4:	e7ff      	b.n	8002df6 <dwt_xfer3000+0x202>
	}
	default:
		while (1)
 8002df6:	e7fd      	b.n	8002df4 <dwt_xfer3000+0x200>
		break;
 8002df8:	bf00      	nop
			;
		break;
	}

} // end dwt_xfer3000()
 8002dfa:	bf00      	nop
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	0800c898 	.word	0x0800c898
 8002e08:	0800ca14 	.word	0x0800ca14
 8002e0c:	0800c8ac 	.word	0x0800c8ac
 8002e10:	0800c8c8 	.word	0x0800c8c8
 8002e14:	0800c8dc 	.word	0x0800c8dc
 8002e18:	0800c8ec 	.word	0x0800c8ec
 8002e1c:	0800c984 	.word	0x0800c984
 8002e20:	200000ac 	.word	0x200000ac

08002e24 <dwt_writetodevice>:
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af02      	add	r7, sp, #8
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	607b      	str	r3, [r7, #4]
 8002e2e:	460b      	mov	r3, r1
 8002e30:	817b      	strh	r3, [r7, #10]
 8002e32:	4613      	mov	r3, r2
 8002e34:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8002e36:	893a      	ldrh	r2, [r7, #8]
 8002e38:	8979      	ldrh	r1, [r7, #10]
 8002e3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7ff fed6 	bl	8002bf4 <dwt_xfer3000>
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <dwt_readfromdevice>:
 *
 * no return value
 */
//static
void dwt_readfromdevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607b      	str	r3, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	817b      	strh	r3, [r7, #10]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8002e62:	893a      	ldrh	r2, [r7, #8]
 8002e64:	8979      	ldrh	r1, [r7, #10]
 8002e66:	2300      	movs	r3, #0
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f7ff fec1 	bl	8002bf4 <dwt_xfer3000>
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b086      	sub	sp, #24
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	807b      	strh	r3, [r7, #2]
	int j;
	uint32_t regval = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	613b      	str	r3, [r7, #16]
	uint8_t buffer[4];

	dwt_readfromdevice(regFileID, regOffset, 4, buffer); // Read 4 bytes (32-bits) register into buffer
 8002e8a:	f107 030c 	add.w	r3, r7, #12
 8002e8e:	8879      	ldrh	r1, [r7, #2]
 8002e90:	2204      	movs	r2, #4
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff ffdc 	bl	8002e50 <dwt_readfromdevice>

	for (j = 3; j >= 0; j--) {
 8002e98:	2303      	movs	r3, #3
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	e00b      	b.n	8002eb6 <dwt_read32bitoffsetreg+0x3c>
		regval = (regval << 8) + buffer[j];
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	021b      	lsls	r3, r3, #8
 8002ea2:	f107 010c 	add.w	r1, r7, #12
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	440a      	add	r2, r1
 8002eaa:	7812      	ldrb	r2, [r2, #0]
 8002eac:	4413      	add	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
	for (j = 3; j >= 0; j--) {
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	617b      	str	r3, [r7, #20]
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	daf0      	bge.n	8002e9e <dwt_read32bitoffsetreg+0x24>
	}

	return (regval);
 8002ebc:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <dwt_read16bitoffsetreg>:
 *
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	807b      	strh	r3, [r7, #2]
	uint16_t regval = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];

	dwt_readfromdevice(regFileID, regOffset, 2, buffer); // Read 2 bytes (16-bits) register into buffer
 8002ed6:	f107 030c 	add.w	r3, r7, #12
 8002eda:	8879      	ldrh	r1, [r7, #2]
 8002edc:	2202      	movs	r2, #2
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ffb6 	bl	8002e50 <dwt_readfromdevice>

	regval = (uint16_t) ((uint16_t) buffer[1] << 8) + buffer[0];
 8002ee4:	7b7b      	ldrb	r3, [r7, #13]
 8002ee6:	021b      	lsls	r3, r3, #8
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	7b3a      	ldrb	r2, [r7, #12]
 8002eec:	4413      	add	r3, r2
 8002eee:	81fb      	strh	r3, [r7, #14]
	return regval;
 8002ef0:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <dwt_read8bitoffsetreg>:
 *
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b084      	sub	sp, #16
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	807b      	strh	r3, [r7, #2]
	uint8_t regval;

	dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8002f06:	f107 030f 	add.w	r3, r7, #15
 8002f0a:	8879      	ldrh	r1, [r7, #2]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ff9e 	bl	8002e50 <dwt_readfromdevice>

	return regval;
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint32_t regval) {
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b086      	sub	sp, #24
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	460b      	mov	r3, r1
 8002f28:	607a      	str	r2, [r7, #4]
 8002f2a:	817b      	strh	r3, [r7, #10]
	int j;
	uint8_t buffer[4];

	for (j = 0; j < 4; j++) {
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]
 8002f30:	e00d      	b.n	8002f4e <dwt_write32bitoffsetreg+0x30>
		buffer[j] = (uint8_t) regval;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	b2d9      	uxtb	r1, r3
 8002f36:	f107 0210 	add.w	r2, r7, #16
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	460a      	mov	r2, r1
 8002f40:	701a      	strb	r2, [r3, #0]
		regval >>= 8;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	607b      	str	r3, [r7, #4]
	for (j = 0; j < 4; j++) {
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	ddee      	ble.n	8002f32 <dwt_write32bitoffsetreg+0x14>
	}

	dwt_writetodevice(regFileID, regOffset, 4, buffer);
 8002f54:	f107 0310 	add.w	r3, r7, #16
 8002f58:	8979      	ldrh	r1, [r7, #10]
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f7ff ff61 	bl	8002e24 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint16_t regval) {
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
 8002f72:	460b      	mov	r3, r1
 8002f74:	807b      	strh	r3, [r7, #2]
 8002f76:	4613      	mov	r3, r2
 8002f78:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[2];

	buffer[0] = (uint8_t) regval;
 8002f7a:	883b      	ldrh	r3, [r7, #0]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	733b      	strb	r3, [r7, #12]
	buffer[1] = regval >> 8;
 8002f80:	883b      	ldrh	r3, [r7, #0]
 8002f82:	0a1b      	lsrs	r3, r3, #8
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	737b      	strb	r3, [r7, #13]

	dwt_writetodevice(regFileID, regOffset, 2, buffer);
 8002f8a:	f107 030c 	add.w	r3, r7, #12
 8002f8e:	8879      	ldrh	r1, [r7, #2]
 8002f90:	2202      	movs	r2, #2
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff ff46 	bl	8002e24 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint8_t regval) {
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	807b      	strh	r3, [r7, #2]
 8002fac:	4613      	mov	r3, r2
 8002fae:	707b      	strb	r3, [r7, #1]
	//uint8_t   buf[1];
	//buf[0] = regval;
	dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8002fb0:	1c7b      	adds	r3, r7, #1
 8002fb2:	8879      	ldrh	r1, [r7, #2]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7ff ff34 	bl	8002e24 <dwt_writetodevice>
}
 8002fbc:	bf00      	nop
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint32_t _and, const uint32_t _or) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	607a      	str	r2, [r7, #4]
 8002fce:	603b      	str	r3, [r7, #0]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	817b      	strh	r3, [r7, #10]
	uint8_t buf[8];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	0a1b      	lsrs	r3, r3, #8
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	747b      	strb	r3, [r7, #17]
	buf[2] = (uint8_t) (_and >> 16);    // &0xFF;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	74bb      	strb	r3, [r7, #18]
	buf[3] = (uint8_t) (_and >> 24);    // &0xFF;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0e1b      	lsrs	r3, r3, #24
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	74fb      	strb	r3, [r7, #19]
	buf[4] = (uint8_t) _or;    //        &0xFF;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	753b      	strb	r3, [r7, #20]
	buf[5] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	757b      	strb	r3, [r7, #21]
	buf[6] = (uint8_t) (_or >> 16);    //  &0xFF;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	0c1b      	lsrs	r3, r3, #16
 8003004:	b2db      	uxtb	r3, r3
 8003006:	75bb      	strb	r3, [r7, #22]
	buf[7] = (uint8_t) (_or >> 24);    //  &0xFF;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	0e1b      	lsrs	r3, r3, #24
 800300c:	b2db      	uxtb	r3, r3
 800300e:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8003010:	f107 0310 	add.w	r3, r7, #16
 8003014:	8979      	ldrh	r1, [r7, #10]
 8003016:	f248 0203 	movw	r2, #32771	@ 0x8003
 800301a:	9200      	str	r2, [sp, #0]
 800301c:	2208      	movs	r2, #8
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f7ff fde8 	bl	8002bf4 <dwt_xfer3000>
}
 8003024:	bf00      	nop
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint16_t _and, const uint16_t _or) {
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af02      	add	r7, sp, #8
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	4608      	mov	r0, r1
 8003036:	4611      	mov	r1, r2
 8003038:	461a      	mov	r2, r3
 800303a:	4603      	mov	r3, r0
 800303c:	817b      	strh	r3, [r7, #10]
 800303e:	460b      	mov	r3, r1
 8003040:	813b      	strh	r3, [r7, #8]
 8003042:	4613      	mov	r3, r2
 8003044:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8003046:	893b      	ldrh	r3, [r7, #8]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 800304c:	893b      	ldrh	r3, [r7, #8]
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	b29b      	uxth	r3, r3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	757b      	strb	r3, [r7, #21]
	buf[2] = (uint8_t) _or;    //        &0xFF;
 8003056:	88fb      	ldrh	r3, [r7, #6]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	75bb      	strb	r3, [r7, #22]
	buf[3] = (uint8_t) (_or >> 8);    //   &0xFF;
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	0a1b      	lsrs	r3, r3, #8
 8003060:	b29b      	uxth	r3, r3
 8003062:	b2db      	uxtb	r3, r3
 8003064:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8003066:	f107 0314 	add.w	r3, r7, #20
 800306a:	8979      	ldrh	r1, [r7, #10]
 800306c:	f248 0202 	movw	r2, #32770	@ 0x8002
 8003070:	9200      	str	r2, [sp, #0]
 8003072:	2204      	movs	r2, #4
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f7ff fdbd 	bl	8002bf4 <dwt_xfer3000>
}
 800307a:	bf00      	nop
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset,
		const uint8_t _and, const uint8_t _or) {
 8003082:	b580      	push	{r7, lr}
 8003084:	b086      	sub	sp, #24
 8003086:	af02      	add	r7, sp, #8
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	4608      	mov	r0, r1
 800308c:	4611      	mov	r1, r2
 800308e:	461a      	mov	r2, r3
 8003090:	4603      	mov	r3, r0
 8003092:	807b      	strh	r3, [r7, #2]
 8003094:	460b      	mov	r3, r1
 8003096:	707b      	strb	r3, [r7, #1]
 8003098:	4613      	mov	r3, r2
 800309a:	703b      	strb	r3, [r7, #0]
	uint8_t buf[2];
	buf[0] = _and;
 800309c:	787b      	ldrb	r3, [r7, #1]
 800309e:	733b      	strb	r3, [r7, #12]
	buf[1] = _or;
 80030a0:	783b      	ldrb	r3, [r7, #0]
 80030a2:	737b      	strb	r3, [r7, #13]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_8);
 80030a4:	f107 030c 	add.w	r3, r7, #12
 80030a8:	8879      	ldrh	r1, [r7, #2]
 80030aa:	f248 0201 	movw	r2, #32769	@ 0x8001
 80030ae:	9200      	str	r2, [sp, #0]
 80030b0:	2202      	movs	r2, #2
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff fd9e 	bl	8002bf4 <dwt_xfer3000>
}
 80030b8:	bf00      	nop
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <dwt_generatecrc8>:
 * output parameters
 *
 * returns 8-bit calculate CRC value
 */
uint8_t dwt_generatecrc8(const uint8_t *byteArray, int len,
		uint8_t crcRemainderInit) {
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	4613      	mov	r3, r2
 80030cc:	71fb      	strb	r3, [r7, #7]
	int byte;

	/*
	 * Divide the message by the polynomial, a byte at a time.
	 */
	for (byte = 0; byte < len; ++byte) {
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	e00d      	b.n	80030f0 <dwt_generatecrc8+0x30>
		data = byteArray[byte] ^ crcRemainderInit;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	4413      	add	r3, r2
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	4053      	eors	r3, r2
 80030e0:	74fb      	strb	r3, [r7, #19]
		crcRemainderInit = crcTable[data];    // ^ (crcRemainderInit << 8);
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	4a08      	ldr	r2, [pc, #32]	@ (8003108 <dwt_generatecrc8+0x48>)
 80030e6:	5cd3      	ldrb	r3, [r2, r3]
 80030e8:	71fb      	strb	r3, [r7, #7]
	for (byte = 0; byte < len; ++byte) {
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3301      	adds	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	dbed      	blt.n	80030d4 <dwt_generatecrc8+0x14>
	}

	/*
	 * The final remainder is the CRC.
	 */
	return (crcRemainderInit);
 80030f8:	79fb      	ldrb	r3, [r7, #7]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	371c      	adds	r7, #28
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	200000b0 	.word	0x200000b0

0800310c <_dwt_kick_dgc_on_wakeup>:
 * output parameters
 *
 * no return value
 */

void _dwt_kick_dgc_on_wakeup(int8_t channel) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	71fb      	strb	r3, [r7, #7]
	/* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
	if (channel == 5) {
 8003116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311a:	2b05      	cmp	r3, #5
 800311c:	d107      	bne.n	800312e <_dwt_kick_dgc_on_wakeup+0x22>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 800311e:	2340      	movs	r3, #64	@ 0x40
 8003120:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8003124:	2100      	movs	r1, #0
 8003126:	480a      	ldr	r0, [pc, #40]	@ (8003150 <_dwt_kick_dgc_on_wakeup+0x44>)
 8003128:	f7ff ff4c 	bl	8002fc4 <dwt_modify32bitoffsetreg>
	} else if (channel == 9) {
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
				(DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET)
						| OTP_CFG_DGC_KICK_BIT_MASK);
	}
}
 800312c:	e00b      	b.n	8003146 <_dwt_kick_dgc_on_wakeup+0x3a>
	} else if (channel == 9) {
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	2b09      	cmp	r3, #9
 8003134:	d107      	bne.n	8003146 <_dwt_kick_dgc_on_wakeup+0x3a>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8003136:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 800313a:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 800313e:	2100      	movs	r1, #0
 8003140:	4803      	ldr	r0, [pc, #12]	@ (8003150 <_dwt_kick_dgc_on_wakeup+0x44>)
 8003142:	f7ff ff3f 	bl	8002fc4 <dwt_modify32bitoffsetreg>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	000b0008 	.word	0x000b0008

08003154 <dwt_setdwstate>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(int state) {
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
	if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d109      	bne.n	8003176 <dwt_setdwstate+0x22>
	//NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
	{
		//switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
		dwt_force_clocks(FORCE_CLK_AUTO);
 8003162:	2005      	movs	r0, #5
 8003164:	f000 fc74 	bl	8003a50 <dwt_force_clocks>
		dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 8003168:	2301      	movs	r3, #1
 800316a:	22ff      	movs	r2, #255	@ 0xff
 800316c:	2101      	movs	r1, #1
 800316e:	481b      	ldr	r0, [pc, #108]	@ (80031dc <dwt_setdwstate+0x88>)
 8003170:	f7ff ff87 	bl	8003082 <dwt_modify8bitoffsetreg>
				(uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK,
				SEQ_CTRL_FORCE2INIT_BIT_MASK);
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
				(uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
	}
}
 8003174:	e02e      	b.n	80031d4 <dwt_setdwstate+0x80>
	} else if (state == DWT_DW_IDLE_RC) //Change state to IDLE_RC and clear auto INIT2IDLE bit
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b02      	cmp	r3, #2
 800317a:	d117      	bne.n	80031ac <dwt_setdwstate+0x58>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 800317c:	2303      	movs	r3, #3
 800317e:	22ff      	movs	r2, #255	@ 0xff
 8003180:	2100      	movs	r1, #0
 8003182:	4817      	ldr	r0, [pc, #92]	@ (80031e0 <dwt_setdwstate+0x8c>)
 8003184:	f7ff ff7d 	bl	8003082 <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 8003188:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800318c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003190:	2100      	movs	r1, #0
 8003192:	4812      	ldr	r0, [pc, #72]	@ (80031dc <dwt_setdwstate+0x88>)
 8003194:	f7ff ff16 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 8003198:	2300      	movs	r3, #0
 800319a:	227f      	movs	r2, #127	@ 0x7f
 800319c:	2102      	movs	r1, #2
 800319e:	480f      	ldr	r0, [pc, #60]	@ (80031dc <dwt_setdwstate+0x88>)
 80031a0:	f7ff ff6f 	bl	8003082 <dwt_modify8bitoffsetreg>
		dwt_force_clocks(FORCE_CLK_AUTO);
 80031a4:	2005      	movs	r0, #5
 80031a6:	f000 fc53 	bl	8003a50 <dwt_force_clocks>
}
 80031aa:	e013      	b.n	80031d4 <dwt_setdwstate+0x80>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 80031ac:	2301      	movs	r3, #1
 80031ae:	22ff      	movs	r2, #255	@ 0xff
 80031b0:	2100      	movs	r1, #0
 80031b2:	480b      	ldr	r0, [pc, #44]	@ (80031e0 <dwt_setdwstate+0x8c>)
 80031b4:	f7ff ff65 	bl	8003082 <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 80031b8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80031bc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80031c0:	2100      	movs	r1, #0
 80031c2:	4806      	ldr	r0, [pc, #24]	@ (80031dc <dwt_setdwstate+0x88>)
 80031c4:	f7ff fefe 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 80031c8:	2300      	movs	r3, #0
 80031ca:	227f      	movs	r2, #127	@ 0x7f
 80031cc:	2102      	movs	r1, #2
 80031ce:	4803      	ldr	r0, [pc, #12]	@ (80031dc <dwt_setdwstate+0x88>)
 80031d0:	f7ff ff57 	bl	8003082 <dwt_modify8bitoffsetreg>
}
 80031d4:	bf00      	nop
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	00110008 	.word	0x00110008
 80031e0:	00110004 	.word	0x00110004

080031e4 <dwt_setfinegraintxseq>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setfinegraintxseq(int enable) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
	if (enable) {
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <dwt_setfinegraintxseq+0x1a>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_ENABLE);
 80031f2:	4a07      	ldr	r2, [pc, #28]	@ (8003210 <dwt_setfinegraintxseq+0x2c>)
 80031f4:	2102      	movs	r1, #2
 80031f6:	4807      	ldr	r0, [pc, #28]	@ (8003214 <dwt_setfinegraintxseq+0x30>)
 80031f8:	f7ff fe91 	bl	8002f1e <dwt_write32bitoffsetreg>
	} else {
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
	}
}
 80031fc:	e004      	b.n	8003208 <dwt_setfinegraintxseq+0x24>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
 80031fe:	4a06      	ldr	r2, [pc, #24]	@ (8003218 <dwt_setfinegraintxseq+0x34>)
 8003200:	2102      	movs	r1, #2
 8003202:	4804      	ldr	r0, [pc, #16]	@ (8003214 <dwt_setfinegraintxseq+0x30>)
 8003204:	f7ff fe8b 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	04d28874 	.word	0x04d28874
 8003214:	00110010 	.word	0x00110010
 8003218:	00d20010 	.word	0x00d20010

0800321c <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 * output parameters
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa) {
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	uint32_t gpio_mode = dwt_read32bitreg(GPIO_MODE_ID);
 8003224:	2100      	movs	r1, #0
 8003226:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800322a:	f7ff fe26 	bl	8002e7a <dwt_read32bitoffsetreg>
 800322e:	60f8      	str	r0, [r7, #12]
	gpio_mode &= (~(GPIO_MODE_MSGP0_MODE_BIT_MASK
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4b14      	ldr	r3, [pc, #80]	@ (8003284 <dwt_setlnapamode+0x68>)
 8003234:	4013      	ands	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]
			| GPIO_MODE_MSGP1_MODE_BIT_MASK | GPIO_MODE_MSGP4_MODE_BIT_MASK
			| GPIO_MODE_MSGP5_MODE_BIT_MASK | GPIO_MODE_MSGP6_MODE_BIT_MASK)); //clear GPIO 4, 5, 6, configuration
	if (lna_pa & DWT_LNA_ENABLE) {
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d003      	beq.n	800324a <dwt_setlnapamode+0x2e>
		gpio_mode |= GPIO_PIN6_EXTRX;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003248:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_PA_ENABLE) {
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <dwt_setlnapamode+0x40>
		gpio_mode |= (GPIO_PIN4_EXTDA | GPIO_PIN5_EXTTX);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 800325a:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_TXRX_EN) {
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0304 	and.w	r3, r3, #4
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <dwt_setlnapamode+0x52>
		gpio_mode |= (GPIO_PIN0_EXTTXE | GPIO_PIN1_EXTRXE);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f043 0312 	orr.w	r3, r3, #18
 800326c:	60fb      	str	r3, [r7, #12]
	}

	dwt_write32bitreg(GPIO_MODE_ID, gpio_mode);
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	2100      	movs	r1, #0
 8003272:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003276:	f7ff fe52 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 800327a:	bf00      	nop
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	ffe00fc0 	.word	0xffe00fc0

08003288 <dwt_readdevid>:
 *
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void) {
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 800328c:	2100      	movs	r1, #0
 800328e:	2000      	movs	r0, #0
 8003290:	f7ff fdf3 	bl	8002e7a <dwt_read32bitoffsetreg>
 8003294:	4603      	mov	r3, r0
}
 8003296:	4618      	mov	r0, r3
 8003298:	bd80      	pop	{r7, pc}
	...

0800329c <dwt_configuretxrf>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config) {
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	if (config->PGcount == 0) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	891b      	ldrh	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d107      	bne.n	80032bc <dwt_configuretxrf+0x20>
		// Configure RF TX PG_DELAY
		dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, config->PGdly);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	2100      	movs	r1, #0
 80032b4:	4811      	ldr	r0, [pc, #68]	@ (80032fc <dwt_configuretxrf+0x60>)
 80032b6:	f7ff fe73 	bl	8002fa0 <dwt_write8bitoffsetreg>
 80032ba:	e013      	b.n	80032e4 <dwt_configuretxrf+0x48>
	} else {
		uint8_t channel = 5;
 80032bc:	2305      	movs	r3, #5
 80032be:	73fb      	strb	r3, [r7, #15]
		if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 80032c0:	2100      	movs	r1, #0
 80032c2:	480f      	ldr	r0, [pc, #60]	@ (8003300 <dwt_configuretxrf+0x64>)
 80032c4:	f7ff fe19 	bl	8002efa <dwt_read8bitoffsetreg>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <dwt_configuretxrf+0x3a>
			channel = 9;
 80032d2:	2309      	movs	r3, #9
 80032d4:	73fb      	strb	r3, [r7, #15]
		}
		dwt_calcbandwidthadj(config->PGcount, channel);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	891b      	ldrh	r3, [r3, #8]
 80032da:	7bfa      	ldrb	r2, [r7, #15]
 80032dc:	4611      	mov	r1, r2
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fe00 	bl	8003ee4 <dwt_calcbandwidthadj>
	}

	// Configure TX power
	dwt_write32bitreg(TX_POWER_ID, config->power);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	461a      	mov	r2, r3
 80032ea:	2100      	movs	r1, #0
 80032ec:	4805      	ldr	r0, [pc, #20]	@ (8003304 <dwt_configuretxrf+0x68>)
 80032ee:	f7ff fe16 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 80032f2:	bf00      	nop
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	0007001c 	.word	0x0007001c
 8003300:	00010014 	.word	0x00010014
 8003304:	0001000c 	.word	0x0001000c

08003308 <get_sts_mnth>:
 */
void dwt_configurestsloadiv(void) {
	dwt_or8bitoffsetreg(STS_CTRL_ID, 0, STS_CTRL_LOAD_IV_BIT_MASK);
}

uint16_t get_sts_mnth(uint16_t cipher, uint8_t threshold, uint8_t shift_val) {
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	80fb      	strh	r3, [r7, #6]
 8003312:	460b      	mov	r3, r1
 8003314:	717b      	strb	r3, [r7, #5]
 8003316:	4613      	mov	r3, r2
 8003318:	713b      	strb	r3, [r7, #4]
	uint32_t value;
	uint16_t mod_val;

	value = cipher * (uint32_t) threshold;
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	797a      	ldrb	r2, [r7, #5]
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	60fb      	str	r3, [r7, #12]
	if (shift_val == 3) {
 8003324:	793b      	ldrb	r3, [r7, #4]
 8003326:	2b03      	cmp	r3, #3
 8003328:	d107      	bne.n	800333a <get_sts_mnth+0x32>
		value *= SQRT_FACTOR; //Factor to sqrt(2)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	22b5      	movs	r2, #181	@ 0xb5
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	60fb      	str	r3, [r7, #12]
		value >>= SQRT_SHIFT_VAL;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	09db      	lsrs	r3, r3, #7
 8003338:	60fb      	str	r3, [r7, #12]
	}

	mod_val = value % MOD_VALUE + HALF_MOD;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	b29b      	uxth	r3, r3
 800333e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003342:	b29b      	uxth	r3, r3
 8003344:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003348:	817b      	strh	r3, [r7, #10]
	value >>= SHIFT_VALUE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	0adb      	lsrs	r3, r3, #11
 800334e:	60fb      	str	r3, [r7, #12]
	/* Check if modulo greater than MOD_VALUE, if yes add 1 */
	if (mod_val >= MOD_VALUE)
 8003350:	897b      	ldrh	r3, [r7, #10]
 8003352:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003356:	d302      	bcc.n	800335e <get_sts_mnth+0x56>
		value += 1;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	3301      	adds	r3, #1
 800335c:	60fb      	str	r3, [r7, #12]

	return (uint16_t) value;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	b29b      	uxth	r3, r3
}
 8003362:	4618      	mov	r0, r3
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <dwt_configmrxlut>:
 * input parameters
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(int channel) {
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	@ 0x28
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
	uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	60fb      	str	r3, [r7, #12]

	if (channel == 5) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b05      	cmp	r3, #5
 8003380:	d10e      	bne.n	80033a0 <dwt_configmrxlut+0x30>
		lut0 = (uint32_t) CH5_DGC_LUT_0;
 8003382:	4b27      	ldr	r3, [pc, #156]	@ (8003420 <dwt_configmrxlut+0xb0>)
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH5_DGC_LUT_1;
 8003386:	4b27      	ldr	r3, [pc, #156]	@ (8003424 <dwt_configmrxlut+0xb4>)
 8003388:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH5_DGC_LUT_2;
 800338a:	4b27      	ldr	r3, [pc, #156]	@ (8003428 <dwt_configmrxlut+0xb8>)
 800338c:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH5_DGC_LUT_3;
 800338e:	4b27      	ldr	r3, [pc, #156]	@ (800342c <dwt_configmrxlut+0xbc>)
 8003390:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH5_DGC_LUT_4;
 8003392:	4b27      	ldr	r3, [pc, #156]	@ (8003430 <dwt_configmrxlut+0xc0>)
 8003394:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH5_DGC_LUT_5;
 8003396:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <dwt_configmrxlut+0xc4>)
 8003398:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH5_DGC_LUT_6;
 800339a:	4b27      	ldr	r3, [pc, #156]	@ (8003438 <dwt_configmrxlut+0xc8>)
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	e00d      	b.n	80033bc <dwt_configmrxlut+0x4c>
	} else {
		lut0 = (uint32_t) CH9_DGC_LUT_0;
 80033a0:	4b26      	ldr	r3, [pc, #152]	@ (800343c <dwt_configmrxlut+0xcc>)
 80033a2:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH9_DGC_LUT_1;
 80033a4:	4b26      	ldr	r3, [pc, #152]	@ (8003440 <dwt_configmrxlut+0xd0>)
 80033a6:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH9_DGC_LUT_2;
 80033a8:	4b26      	ldr	r3, [pc, #152]	@ (8003444 <dwt_configmrxlut+0xd4>)
 80033aa:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH9_DGC_LUT_3;
 80033ac:	4b26      	ldr	r3, [pc, #152]	@ (8003448 <dwt_configmrxlut+0xd8>)
 80033ae:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH9_DGC_LUT_4;
 80033b0:	4b26      	ldr	r3, [pc, #152]	@ (800344c <dwt_configmrxlut+0xdc>)
 80033b2:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH9_DGC_LUT_5;
 80033b4:	4b26      	ldr	r3, [pc, #152]	@ (8003450 <dwt_configmrxlut+0xe0>)
 80033b6:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH9_DGC_LUT_6;
 80033b8:	4b25      	ldr	r3, [pc, #148]	@ (8003450 <dwt_configmrxlut+0xe0>)
 80033ba:	60fb      	str	r3, [r7, #12]
	}
	dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 80033bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033be:	2100      	movs	r1, #0
 80033c0:	4824      	ldr	r0, [pc, #144]	@ (8003454 <dwt_configmrxlut+0xe4>)
 80033c2:	f7ff fdac 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 80033c6:	6a3a      	ldr	r2, [r7, #32]
 80033c8:	2100      	movs	r1, #0
 80033ca:	4823      	ldr	r0, [pc, #140]	@ (8003458 <dwt_configmrxlut+0xe8>)
 80033cc:	f7ff fda7 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	2100      	movs	r1, #0
 80033d4:	4821      	ldr	r0, [pc, #132]	@ (800345c <dwt_configmrxlut+0xec>)
 80033d6:	f7ff fda2 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	2100      	movs	r1, #0
 80033de:	4820      	ldr	r0, [pc, #128]	@ (8003460 <dwt_configmrxlut+0xf0>)
 80033e0:	f7ff fd9d 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	2100      	movs	r1, #0
 80033e8:	481e      	ldr	r0, [pc, #120]	@ (8003464 <dwt_configmrxlut+0xf4>)
 80033ea:	f7ff fd98 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	2100      	movs	r1, #0
 80033f2:	481d      	ldr	r0, [pc, #116]	@ (8003468 <dwt_configmrxlut+0xf8>)
 80033f4:	f7ff fd93 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	2100      	movs	r1, #0
 80033fc:	481b      	ldr	r0, [pc, #108]	@ (800346c <dwt_configmrxlut+0xfc>)
 80033fe:	f7ff fd8e 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8003402:	4a1b      	ldr	r2, [pc, #108]	@ (8003470 <dwt_configmrxlut+0x100>)
 8003404:	2100      	movs	r1, #0
 8003406:	481b      	ldr	r0, [pc, #108]	@ (8003474 <dwt_configmrxlut+0x104>)
 8003408:	f7ff fd89 	bl	8002f1e <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 800340c:	4a1a      	ldr	r2, [pc, #104]	@ (8003478 <dwt_configmrxlut+0x108>)
 800340e:	2100      	movs	r1, #0
 8003410:	481a      	ldr	r0, [pc, #104]	@ (800347c <dwt_configmrxlut+0x10c>)
 8003412:	f7ff fd84 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 8003416:	bf00      	nop
 8003418:	3728      	adds	r7, #40	@ 0x28
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	0001c0fd 	.word	0x0001c0fd
 8003424:	0001c43e 	.word	0x0001c43e
 8003428:	0001c6be 	.word	0x0001c6be
 800342c:	0001c77e 	.word	0x0001c77e
 8003430:	0001cf36 	.word	0x0001cf36
 8003434:	0001cfb5 	.word	0x0001cfb5
 8003438:	0001cff5 	.word	0x0001cff5
 800343c:	0002a8fe 	.word	0x0002a8fe
 8003440:	0002ac36 	.word	0x0002ac36
 8003444:	0002a5fe 	.word	0x0002a5fe
 8003448:	0002af3e 	.word	0x0002af3e
 800344c:	0002af7d 	.word	0x0002af7d
 8003450:	0002afb5 	.word	0x0002afb5
 8003454:	00030038 	.word	0x00030038
 8003458:	0003003c 	.word	0x0003003c
 800345c:	00030040 	.word	0x00030040
 8003460:	00030044 	.word	0x00030044
 8003464:	00030048 	.word	0x00030048
 8003468:	0003004c 	.word	0x0003004c
 800346c:	00030050 	.word	0x00030050
 8003470:	10000240 	.word	0x10000240
 8003474:	0003001c 	.word	0x0003001c
 8003478:	1b6da489 	.word	0x1b6da489
 800347c:	00030020 	.word	0x00030020

08003480 <dwt_pgf_cal>:
 * @param ldoen    -   if set to 1 the function will enable LDOs prior to calibration and disable afterwards.
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(int ldoen) {
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	int temp;
	uint16_t val;

	//PGF needs LDOs turned on - ensure PGF LDOs are enabled
	if (ldoen == 1) {
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d10d      	bne.n	80034aa <dwt_pgf_cal+0x2a>
		val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 800348e:	2100      	movs	r1, #0
 8003490:	480e      	ldr	r0, [pc, #56]	@ (80034cc <dwt_pgf_cal+0x4c>)
 8003492:	f7ff fd18 	bl	8002ec6 <dwt_read16bitoffsetreg>
 8003496:	4603      	mov	r3, r0
 8003498:	81fb      	strh	r3, [r7, #14]

		dwt_or16bitoffsetreg(LDO_CTRL_ID, 0,
 800349a:	f240 1305 	movw	r3, #261	@ 0x105
 800349e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034a2:	2100      	movs	r1, #0
 80034a4:	4809      	ldr	r0, [pc, #36]	@ (80034cc <dwt_pgf_cal+0x4c>)
 80034a6:	f7ff fdc1 	bl	800302c <dwt_modify16bitoffsetreg>
				( LDO_CTRL_LDO_VDDIF2_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
	}

	//Run PGF Cal
	temp = dwt_run_pgfcal();
 80034aa:	f000 f811 	bl	80034d0 <dwt_run_pgfcal>
 80034ae:	60b8      	str	r0, [r7, #8]

	//Turn off RX LDOs if previously off
	if (ldoen == 1) {
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d105      	bne.n	80034c2 <dwt_pgf_cal+0x42>
		dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 80034b6:	89fa      	ldrh	r2, [r7, #14]
 80034b8:	2300      	movs	r3, #0
 80034ba:	2100      	movs	r1, #0
 80034bc:	4803      	ldr	r0, [pc, #12]	@ (80034cc <dwt_pgf_cal+0x4c>)
 80034be:	f7ff fdb5 	bl	800302c <dwt_modify16bitoffsetreg>
	}
	return temp;
 80034c2:	68bb      	ldr	r3, [r7, #8]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	00070048 	.word	0x00070048

080034d0 <dwt_run_pgfcal>:
 * input parameters
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
	int result = DWT_SUCCESS;
 80034d6:	2300      	movs	r3, #0
 80034d8:	60fb      	str	r3, [r7, #12]
	uint32_t data;
	uint32_t val = 0;
 80034da:	2300      	movs	r3, #0
 80034dc:	607b      	str	r3, [r7, #4]
	uint8_t cnt, flag;
	//put into cal mode
	//Turn on delay mode
	data = (((uint32_t) 0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET)
 80034de:	4b2d      	ldr	r3, [pc, #180]	@ (8003594 <dwt_run_pgfcal+0xc4>)
 80034e0:	603b      	str	r3, [r7, #0]
			| (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
	dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	2100      	movs	r1, #0
 80034e6:	482c      	ldr	r0, [pc, #176]	@ (8003598 <dwt_run_pgfcal+0xc8>)
 80034e8:	f7ff fd19 	bl	8002f1e <dwt_write32bitoffsetreg>
	// Trigger PGF Cal
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 80034ec:	2310      	movs	r3, #16
 80034ee:	22ff      	movs	r2, #255	@ 0xff
 80034f0:	2100      	movs	r1, #0
 80034f2:	4829      	ldr	r0, [pc, #164]	@ (8003598 <dwt_run_pgfcal+0xc8>)
 80034f4:	f7ff fdc5 	bl	8003082 <dwt_modify8bitoffsetreg>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 80034f8:	2301      	movs	r3, #1
 80034fa:	72bb      	strb	r3, [r7, #10]
 80034fc:	2300      	movs	r3, #0
 80034fe:	72fb      	strb	r3, [r7, #11]
 8003500:	e00f      	b.n	8003522 <dwt_run_pgfcal+0x52>
		deca_usleep(DELAY_20uUSec);
 8003502:	2014      	movs	r0, #20
 8003504:	f000 fe11 	bl	800412a <deca_usleep>
		if (dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1) { //PGF cal is complete
 8003508:	2100      	movs	r1, #0
 800350a:	4824      	ldr	r0, [pc, #144]	@ (800359c <dwt_run_pgfcal+0xcc>)
 800350c:	f7ff fcf5 	bl	8002efa <dwt_read8bitoffsetreg>
 8003510:	4603      	mov	r3, r0
 8003512:	2b01      	cmp	r3, #1
 8003514:	d102      	bne.n	800351c <dwt_run_pgfcal+0x4c>
			flag = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	72bb      	strb	r3, [r7, #10]
			break;
 800351a:	e005      	b.n	8003528 <dwt_run_pgfcal+0x58>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 800351c:	7afb      	ldrb	r3, [r7, #11]
 800351e:	3301      	adds	r3, #1
 8003520:	72fb      	strb	r3, [r7, #11]
 8003522:	7afb      	ldrb	r3, [r7, #11]
 8003524:	2b02      	cmp	r3, #2
 8003526:	d9ec      	bls.n	8003502 <dwt_run_pgfcal+0x32>
		}
	}
	if (flag) {
 8003528:	7abb      	ldrb	r3, [r7, #10]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <dwt_run_pgfcal+0x64>
		result = DWT_ERROR;
 800352e:	f04f 33ff 	mov.w	r3, #4294967295
 8003532:	60fb      	str	r3, [r7, #12]
	}

	// Put into normal mode
	dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 8003534:	2200      	movs	r2, #0
 8003536:	2100      	movs	r1, #0
 8003538:	4817      	ldr	r0, [pc, #92]	@ (8003598 <dwt_run_pgfcal+0xc8>)
 800353a:	f7ff fd31 	bl	8002fa0 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 800353e:	2201      	movs	r2, #1
 8003540:	2100      	movs	r1, #0
 8003542:	4816      	ldr	r0, [pc, #88]	@ (800359c <dwt_run_pgfcal+0xcc>)
 8003544:	f7ff fd2c 	bl	8002fa0 <dwt_write8bitoffsetreg>
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 8003548:	2301      	movs	r3, #1
 800354a:	22ff      	movs	r2, #255	@ 0xff
 800354c:	2102      	movs	r1, #2
 800354e:	4812      	ldr	r0, [pc, #72]	@ (8003598 <dwt_run_pgfcal+0xc8>)
 8003550:	f7ff fd97 	bl	8003082 <dwt_modify8bitoffsetreg>
	val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 8003554:	2100      	movs	r1, #0
 8003556:	4812      	ldr	r0, [pc, #72]	@ (80035a0 <dwt_run_pgfcal+0xd0>)
 8003558:	f7ff fc8f 	bl	8002e7a <dwt_read32bitoffsetreg>
 800355c:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8003564:	4293      	cmp	r3, r2
 8003566:	d102      	bne.n	800356e <dwt_run_pgfcal+0x9e>
		//PGF I Cal Fail
		result = DWT_ERROR;
 8003568:	f04f 33ff 	mov.w	r3, #4294967295
 800356c:	60fb      	str	r3, [r7, #12]
	}
	val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 800356e:	2100      	movs	r1, #0
 8003570:	480c      	ldr	r0, [pc, #48]	@ (80035a4 <dwt_run_pgfcal+0xd4>)
 8003572:	f7ff fc82 	bl	8002e7a <dwt_read32bitoffsetreg>
 8003576:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800357e:	4293      	cmp	r3, r2
 8003580:	d102      	bne.n	8003588 <dwt_run_pgfcal+0xb8>
		//PGF Q Cal Fail
		result = DWT_ERROR;
 8003582:	f04f 33ff 	mov.w	r3, #4294967295
 8003586:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8003588:	68fb      	ldr	r3, [r7, #12]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	00020001 	.word	0x00020001
 8003598:	0004000c 	.word	0x0004000c
 800359c:	00040020 	.word	0x00040020
 80035a0:	00040014 	.word	0x00040014
 80035a4:	0004001c 	.word	0x0004001c

080035a8 <dwt_setrxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16_t rxDelay) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	80fb      	strh	r3, [r7, #6]
	// Set the RX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(CIA_CONF_ID, 0, rxDelay);
 80035b2:	88fb      	ldrh	r3, [r7, #6]
 80035b4:	461a      	mov	r2, r3
 80035b6:	2100      	movs	r1, #0
 80035b8:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 80035bc:	f7ff fcd5 	bl	8002f6a <dwt_write16bitoffsetreg>
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <dwt_settxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16_t txDelay) {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	80fb      	strh	r3, [r7, #6]
	// Set the TX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(TX_ANTD_ID, 0, txDelay);
 80035d2:	88fb      	ldrh	r3, [r7, #6]
 80035d4:	461a      	mov	r2, r3
 80035d6:	2100      	movs	r1, #0
 80035d8:	4803      	ldr	r0, [pc, #12]	@ (80035e8 <dwt_settxantennadelay+0x20>)
 80035da:	f7ff fcc6 	bl	8002f6a <dwt_write16bitoffsetreg>
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	00010004 	.word	0x00010004

080035ec <dwt_writetxdata>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t data_size, uint8_t *data, uint16_t offset) {
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	4603      	mov	r3, r0
 80035f4:	6039      	str	r1, [r7, #0]
 80035f6:	80fb      	strh	r3, [r7, #6]
 80035f8:	4613      	mov	r3, r2
 80035fa:	80bb      	strh	r3, [r7, #4]
	if ((offset + data_size) < TX_BUFFER_MAX_LEN) {
 80035fc:	88ba      	ldrh	r2, [r7, #4]
 80035fe:	88fb      	ldrh	r3, [r7, #6]
 8003600:	4413      	add	r3, r2
 8003602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003606:	da24      	bge.n	8003652 <dwt_writetxdata+0x66>
		/* Directly write the data to the IC TX buffer */
		if (offset <= REG_DIRECT_OFFSET_MAX_LEN)
 8003608:	88bb      	ldrh	r3, [r7, #4]
 800360a:	2b7f      	cmp	r3, #127	@ 0x7f
 800360c:	d80a      	bhi.n	8003624 <dwt_writetxdata+0x38>
			dwt_xfer3000(TX_BUFFER_ID, offset, data_size, data,
 800360e:	88fa      	ldrh	r2, [r7, #6]
 8003610:	88b9      	ldrh	r1, [r7, #4]
 8003612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 800361e:	f7ff fae9 	bl	8002bf4 <dwt_xfer3000>
 8003622:	e014      	b.n	800364e <dwt_writetxdata+0x62>
					DW3000_SPI_WR_BIT);

		else {
			/* Program the indirect offset register A for specified offset to TX buffer */
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16));
 8003624:	2214      	movs	r2, #20
 8003626:	2100      	movs	r1, #0
 8003628:	480d      	ldr	r0, [pc, #52]	@ (8003660 <dwt_writetxdata+0x74>)
 800362a:	f7ff fc78 	bl	8002f1e <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, offset);
 800362e:	88bb      	ldrh	r3, [r7, #4]
 8003630:	461a      	mov	r2, r3
 8003632:	2100      	movs	r1, #0
 8003634:	480b      	ldr	r0, [pc, #44]	@ (8003664 <dwt_writetxdata+0x78>)
 8003636:	f7ff fc72 	bl	8002f1e <dwt_write32bitoffsetreg>

			/* Indirectly write the data to the IC TX buffer */
			dwt_xfer3000(INDIRECT_POINTER_A_ID, 0, data_size, data,
 800363a:	88fa      	ldrh	r2, [r7, #6]
 800363c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2100      	movs	r1, #0
 8003646:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 800364a:	f7ff fad3 	bl	8002bf4 <dwt_xfer3000>
					DW3000_SPI_WR_BIT);

		}
		return DWT_SUCCESS;
 800364e:	2300      	movs	r3, #0
 8003650:	e001      	b.n	8003656 <dwt_writetxdata+0x6a>
	} else
		return DWT_ERROR;
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	001f0004 	.word	0x001f0004
 8003664:	001f0008 	.word	0x001f0008

08003668 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset,
		uint8_t ranging) {
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	80fb      	strh	r3, [r7, #6]
 8003672:	460b      	mov	r3, r1
 8003674:	80bb      	strh	r3, [r7, #4]
 8003676:	4613      	mov	r3, r2
 8003678:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

	//DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
	//prior to writing the data
	if (txBufferOffset <= 127) {
 800367a:	88bb      	ldrh	r3, [r7, #4]
 800367c:	2b7f      	cmp	r3, #127	@ 0x7f
 800367e:	d80e      	bhi.n	800369e <dwt_writetxfctrl+0x36>
		// Write the frame length to the TX frame control register
		reg32 =
				txFrameLength
						| ((uint32_t) (txBufferOffset)
 8003680:	88fa      	ldrh	r2, [r7, #6]
 8003682:	88bb      	ldrh	r3, [r7, #4]
								<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 8003684:	041b      	lsls	r3, r3, #16
						| ((uint32_t) (txBufferOffset)
 8003686:	431a      	orrs	r2, r3
						| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 8003688:	78fb      	ldrb	r3, [r7, #3]
 800368a:	02db      	lsls	r3, r3, #11
		reg32 =
 800368c:	4313      	orrs	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4a10      	ldr	r2, [pc, #64]	@ (80036d4 <dwt_writetxfctrl+0x6c>)
 8003694:	2100      	movs	r1, #0
 8003696:	2024      	movs	r0, #36	@ 0x24
 8003698:	f7ff fc94 	bl	8002fc4 <dwt_modify32bitoffsetreg>
				~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK
						| TX_FCTRL_TXFLEN_BIT_MASK), reg32);
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
	}

} // end dwt_writetxfctrl()
 800369c:	e015      	b.n	80036ca <dwt_writetxfctrl+0x62>
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	88bb      	ldrh	r3, [r7, #4]
 80036a2:	3380      	adds	r3, #128	@ 0x80
						<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 80036a4:	041b      	lsls	r3, r3, #16
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 80036a6:	431a      	orrs	r2, r3
				| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	02db      	lsls	r3, r3, #11
		reg32 = txFrameLength
 80036ac:	4313      	orrs	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4a08      	ldr	r2, [pc, #32]	@ (80036d4 <dwt_writetxfctrl+0x6c>)
 80036b4:	2100      	movs	r1, #0
 80036b6:	2024      	movs	r0, #36	@ 0x24
 80036b8:	f7ff fc84 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 80036bc:	2100      	movs	r1, #0
 80036be:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80036c2:	f7ff fc1a 	bl	8002efa <dwt_read8bitoffsetreg>
 80036c6:	4603      	mov	r3, r0
 80036c8:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 80036ca:	bf00      	nop
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	fc00f400 	.word	0xfc00f400

080036d8 <dwt_setplenfine>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setplenfine(uint8_t preambleLength) {
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	71fb      	strb	r3, [r7, #7]
	dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 80036e2:	79fb      	ldrb	r3, [r7, #7]
 80036e4:	461a      	mov	r2, r3
 80036e6:	2101      	movs	r1, #1
 80036e8:	2028      	movs	r0, #40	@ 0x28
 80036ea:	f7ff fc59 	bl	8002fa0 <dwt_write8bitoffsetreg>
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <dwt_readrxdata>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset) {
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	807b      	strh	r3, [r7, #2]
 8003704:	4613      	mov	r3, r2
 8003706:	803b      	strh	r3, [r7, #0]
	uint32_t rx_buff_addr;

	if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1) //if the flag is 0x3 we are reading from RX_BUFFER_1
 8003708:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <dwt_readrxdata+0x78>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	7bdb      	ldrb	r3, [r3, #15]
 800370e:	2b03      	cmp	r3, #3
 8003710:	d103      	bne.n	800371a <dwt_readrxdata+0x22>
	{
		rx_buff_addr = RX_BUFFER_1_ID;
 8003712:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	e002      	b.n	8003720 <dwt_readrxdata+0x28>
	} else //reading from RX_BUFFER_0 - also when non-double buffer mode
	{
		rx_buff_addr = RX_BUFFER_0_ID;
 800371a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800371e:	60fb      	str	r3, [r7, #12]
	}

	if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN) {
 8003720:	883a      	ldrh	r2, [r7, #0]
 8003722:	887b      	ldrh	r3, [r7, #2]
 8003724:	4413      	add	r3, r2
 8003726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800372a:	da1d      	bge.n	8003768 <dwt_readrxdata+0x70>
		if (rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN) {
 800372c:	883b      	ldrh	r3, [r7, #0]
 800372e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003730:	d806      	bhi.n	8003740 <dwt_readrxdata+0x48>
			/* Directly read data from the IC to the buffer */
			dwt_readfromdevice(rx_buff_addr, rxBufferOffset, length, buffer);
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	8839      	ldrh	r1, [r7, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f7ff fb89 	bl	8002e50 <dwt_readfromdevice>

			/* Indirectly read data from the IC to the buffer */
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
		}
	}
}
 800373e:	e013      	b.n	8003768 <dwt_readrxdata+0x70>
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16));
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	461a      	mov	r2, r3
 8003746:	2100      	movs	r1, #0
 8003748:	480a      	ldr	r0, [pc, #40]	@ (8003774 <dwt_readrxdata+0x7c>)
 800374a:	f7ff fbe8 	bl	8002f1e <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, rxBufferOffset);
 800374e:	883b      	ldrh	r3, [r7, #0]
 8003750:	461a      	mov	r2, r3
 8003752:	2100      	movs	r1, #0
 8003754:	4808      	ldr	r0, [pc, #32]	@ (8003778 <dwt_readrxdata+0x80>)
 8003756:	f7ff fbe2 	bl	8002f1e <dwt_write32bitoffsetreg>
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 800375a:	887a      	ldrh	r2, [r7, #2]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2100      	movs	r1, #0
 8003760:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8003764:	f7ff fb74 	bl	8002e50 <dwt_readfromdevice>
}
 8003768:	bf00      	nop
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	200000ac 	.word	0x200000ac
 8003774:	001f0004 	.word	0x001f0004
 8003778:	001f0008 	.word	0x001f0008

0800377c <dwt_readrxtimestamp>:
 *
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8_t *timestamp) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
	switch (pdw3000local->dblbuffon) //check if in double buffer mode and if so which buffer host is currently accessing
 8003784:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <dwt_readrxtimestamp+0x4c>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	7bdb      	ldrb	r3, [r3, #15]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d009      	beq.n	80037a2 <dwt_readrxtimestamp+0x26>
 800378e:	2b03      	cmp	r3, #3
 8003790:	d10e      	bne.n	80037b0 <dwt_readrxtimestamp+0x34>
	{
	case DBL_BUFF_ACCESS_BUFFER_1:
		//!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
		dwt_readfromdevice(INDIRECT_POINTER_B_ID, BUF1_RX_TIME - BUF1_RX_FINFO,
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2205      	movs	r2, #5
 8003796:	2104      	movs	r1, #4
 8003798:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 800379c:	f7ff fb58 	bl	8002e50 <dwt_readfromdevice>
				RX_TIME_RX_STAMP_LEN, timestamp);
		break;
 80037a0:	e00d      	b.n	80037be <dwt_readrxtimestamp+0x42>
	case DBL_BUFF_ACCESS_BUFFER_0:
		dwt_readfromdevice(BUF0_RX_TIME, 0, RX_TIME_RX_STAMP_LEN, timestamp);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2205      	movs	r2, #5
 80037a6:	2100      	movs	r1, #0
 80037a8:	4808      	ldr	r0, [pc, #32]	@ (80037cc <dwt_readrxtimestamp+0x50>)
 80037aa:	f7ff fb51 	bl	8002e50 <dwt_readfromdevice>
		break;
 80037ae:	e006      	b.n	80037be <dwt_readrxtimestamp+0x42>
	default:
		dwt_readfromdevice(RX_TIME_0_ID, 0, RX_TIME_RX_STAMP_LEN, timestamp); // Get the adjusted time of arrival
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2205      	movs	r2, #5
 80037b4:	2100      	movs	r1, #0
 80037b6:	2064      	movs	r0, #100	@ 0x64
 80037b8:	f7ff fb4a 	bl	8002e50 <dwt_readfromdevice>
		break;
 80037bc:	bf00      	nop
	}
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	200000ac 	.word	0x200000ac
 80037cc:	00180004 	.word	0x00180004

080037d0 <dwt_aon_write>:
 * output parameters - None
 *
 * no return value
 *
 */
void dwt_aon_write(uint16_t aon_address, uint8_t aon_write_data) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	460a      	mov	r2, r1
 80037da:	80fb      	strh	r3, [r7, #6]
 80037dc:	4613      	mov	r3, r2
 80037de:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 80037e0:	2300      	movs	r3, #0
 80037e2:	73fb      	strb	r3, [r7, #15]
	if (aon_address >= 0x100)
 80037e4:	88fb      	ldrh	r3, [r7, #6]
 80037e6:	2bff      	cmp	r3, #255	@ 0xff
 80037e8:	d901      	bls.n	80037ee <dwt_aon_write+0x1e>
		temp = AON_CTRL_DCA_WRITE_HI_EN_BIT_MASK;
 80037ea:	2320      	movs	r3, #32
 80037ec:	73fb      	strb	r3, [r7, #15]
	dwt_write16bitoffsetreg(AON_ADDR_ID, 0x0, aon_address); // Set AON address for write
 80037ee:	88fb      	ldrh	r3, [r7, #6]
 80037f0:	461a      	mov	r2, r3
 80037f2:	2100      	movs	r1, #0
 80037f4:	480d      	ldr	r0, [pc, #52]	@ (800382c <dwt_aon_write+0x5c>)
 80037f6:	f7ff fbb8 	bl	8002f6a <dwt_write16bitoffsetreg>
	dwt_write8bitoffsetreg(AON_WDATA_ID, 0x0, aon_write_data); // Set write data
 80037fa:	797b      	ldrb	r3, [r7, #5]
 80037fc:	461a      	mov	r2, r3
 80037fe:	2100      	movs	r1, #0
 8003800:	480b      	ldr	r0, [pc, #44]	@ (8003830 <dwt_aon_write+0x60>)
 8003802:	f7ff fbcd 	bl	8002fa0 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0,
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	2100      	movs	r1, #0
 8003812:	4808      	ldr	r0, [pc, #32]	@ (8003834 <dwt_aon_write+0x64>)
 8003814:	f7ff fbc4 	bl	8002fa0 <dwt_write8bitoffsetreg>
			(temp | AON_CTRL_DCA_ENAB_BIT_MASK | AON_CTRL_DCA_WRITE_EN_BIT_MASK)); //Enable write
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0, 0x0); // Clear all enabled bits
 8003818:	2200      	movs	r2, #0
 800381a:	2100      	movs	r1, #0
 800381c:	4805      	ldr	r0, [pc, #20]	@ (8003834 <dwt_aon_write+0x64>)
 800381e:	f7ff fbbf 	bl	8002fa0 <dwt_write8bitoffsetreg>
}
 8003822:	bf00      	nop
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000a000c 	.word	0x000a000c
 8003830:	000a0010 	.word	0x000a0010
 8003834:	000a0004 	.word	0x000a0004

08003838 <_dwt_otpread>:
 *
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8003846:	2201      	movs	r2, #1
 8003848:	2100      	movs	r1, #0
 800384a:	480c      	ldr	r0, [pc, #48]	@ (800387c <_dwt_otpread+0x44>)
 800384c:	f7ff fb8d 	bl	8002f6a <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8003850:	88fb      	ldrh	r3, [r7, #6]
 8003852:	461a      	mov	r2, r3
 8003854:	2100      	movs	r1, #0
 8003856:	480a      	ldr	r0, [pc, #40]	@ (8003880 <_dwt_otpread+0x48>)
 8003858:	f7ff fb87 	bl	8002f6a <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 800385c:	2202      	movs	r2, #2
 800385e:	2100      	movs	r1, #0
 8003860:	4806      	ldr	r0, [pc, #24]	@ (800387c <_dwt_otpread+0x44>)
 8003862:	f7ff fb82 	bl	8002f6a <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8003866:	2100      	movs	r1, #0
 8003868:	4806      	ldr	r0, [pc, #24]	@ (8003884 <_dwt_otpread+0x4c>)
 800386a:	f7ff fb06 	bl	8002e7a <dwt_read32bitoffsetreg>
 800386e:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8003870:	68fb      	ldr	r3, [r7, #12]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	000b0008 	.word	0x000b0008
 8003880:	000b0004 	.word	0x000b0004
 8003884:	000b0010 	.word	0x000b0010

08003888 <dwt_configuresleepcnt>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleepcnt(uint16_t sleepcnt) {
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	80fb      	strh	r3, [r7, #6]

	dwt_aon_write(AON_SLPCNT_LO, (uint8_t) (sleepcnt));
 8003892:	88fb      	ldrh	r3, [r7, #6]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	4619      	mov	r1, r3
 8003898:	f44f 7081 	mov.w	r0, #258	@ 0x102
 800389c:	f7ff ff98 	bl	80037d0 <dwt_aon_write>
	dwt_aon_write(AON_SLPCNT_HI, (uint8_t) (sleepcnt >> 8));
 80038a0:	88fb      	ldrh	r3, [r7, #6]
 80038a2:	0a1b      	lsrs	r3, r3, #8
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	4619      	mov	r1, r3
 80038aa:	f240 1003 	movw	r0, #259	@ 0x103
 80038ae:	f7ff ff8f 	bl	80037d0 <dwt_aon_write>

}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <dwt_configuresleep>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleep(uint16_t mode, uint8_t wake) {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	460a      	mov	r2, r1
 80038c6:	80fb      	strh	r3, [r7, #6]
 80038c8:	4613      	mov	r3, r2
 80038ca:	717b      	strb	r3, [r7, #5]
	// Add predefined sleep settings before writing the mode
	pdw3000local->sleep_mode |= mode;
 80038cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003904 <dwt_configuresleep+0x48>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	8a19      	ldrh	r1, [r3, #16]
 80038d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003904 <dwt_configuresleep+0x48>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	88fa      	ldrh	r2, [r7, #6]
 80038d8:	430a      	orrs	r2, r1
 80038da:	b292      	uxth	r2, r2
 80038dc:	821a      	strh	r2, [r3, #16]
	dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, pdw3000local->sleep_mode);
 80038de:	4b09      	ldr	r3, [pc, #36]	@ (8003904 <dwt_configuresleep+0x48>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	8a1b      	ldrh	r3, [r3, #16]
 80038e4:	461a      	mov	r2, r3
 80038e6:	2100      	movs	r1, #0
 80038e8:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 80038ec:	f7ff fb3d 	bl	8002f6a <dwt_write16bitoffsetreg>

	dwt_write8bitoffsetreg(ANA_CFG_ID, 0, wake); //bit 0 - SLEEP_EN, bit 1 - DEEP_SLEEP=0/SLEEP=1, bit 3 wake on CS
 80038f0:	797b      	ldrb	r3, [r7, #5]
 80038f2:	461a      	mov	r2, r3
 80038f4:	2100      	movs	r1, #0
 80038f6:	4804      	ldr	r0, [pc, #16]	@ (8003908 <dwt_configuresleep+0x4c>)
 80038f8:	f7ff fb52 	bl	8002fa0 <dwt_write8bitoffsetreg>
}
 80038fc:	bf00      	nop
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	200000ac 	.word	0x200000ac
 8003908:	000a0014 	.word	0x000a0014

0800390c <dwt_check_dev_id>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void) {
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
	uint32_t dev_id;
	dev_id = dwt_readdevid();
 8003912:	f7ff fcb9 	bl	8003288 <dwt_readdevid>
 8003916:	6078      	str	r0, [r7, #4]

	if (!((DWT_C0_PDOA_DEV_ID == dev_id) || (DWT_C0_DEV_ID == dev_id))) {
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a07      	ldr	r2, [pc, #28]	@ (8003938 <dwt_check_dev_id+0x2c>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d006      	beq.n	800392e <dwt_check_dev_id+0x22>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a06      	ldr	r2, [pc, #24]	@ (800393c <dwt_check_dev_id+0x30>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d002      	beq.n	800392e <dwt_check_dev_id+0x22>
		return DWT_ERROR;
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
 800392c:	e000      	b.n	8003930 <dwt_check_dev_id+0x24>
	}

	return DWT_SUCCESS;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	deca0312 	.word	0xdeca0312
 800393c:	deca0302 	.word	0xdeca0302

08003940 <dwt_setrxaftertxdelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32_t rxDelayTime) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
	uint32_t val = dwt_read32bitreg(ACK_RESP_ID); // Read ACK_RESP_T_ID register
 8003948:	2100      	movs	r1, #0
 800394a:	480b      	ldr	r0, [pc, #44]	@ (8003978 <dwt_setrxaftertxdelay+0x38>)
 800394c:	f7ff fa95 	bl	8002e7a <dwt_read32bitoffsetreg>
 8003950:	60f8      	str	r0, [r7, #12]

	val &= (~ACK_RESP_W4R_TIM_BIT_MASK); // Clear the timer (19:0)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	0d1b      	lsrs	r3, r3, #20
 8003956:	051b      	lsls	r3, r3, #20
 8003958:	60fb      	str	r3, [r7, #12]

	val |= (rxDelayTime & ACK_RESP_W4R_TIM_BIT_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]

	dwt_write32bitoffsetreg(ACK_RESP_ID, 0, val);
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	2100      	movs	r1, #0
 800396a:	4803      	ldr	r0, [pc, #12]	@ (8003978 <dwt_setrxaftertxdelay+0x38>)
 800396c:	f7ff fad7 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 8003970:	bf00      	nop
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	00010008 	.word	0x00010008

0800397c <dwt_checkidlerc>:
 *
 * output parameters
 *
 * return value is 1 if the IDLE_RC bit is set and 0 otherwise
 */
uint8_t dwt_checkidlerc(void) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
	//HAL_Delay(2); /* wait 2 ms for DW IC to get into IDLE_RC state */
	/* Poll DW IC until IDLE_RC event set. This means that DW IC is in IDLE_RC state and ready */
	uint32_t reg = 0;
 8003982:	2300      	movs	r3, #0
 8003984:	607b      	str	r3, [r7, #4]
	reg = ((uint32_t) dwt_read16bitoffsetreg(SYS_STATUS_ID, 2) << 16);
 8003986:	2102      	movs	r1, #2
 8003988:	2044      	movs	r0, #68	@ 0x44
 800398a:	f7ff fa9c 	bl	8002ec6 <dwt_read16bitoffsetreg>
 800398e:	4603      	mov	r3, r0
 8003990:	041b      	lsls	r3, r3, #16
 8003992:	607b      	str	r3, [r7, #4]

	return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	bf14      	ite	ne
 800399e:	2301      	movne	r3, #1
 80039a0:	2300      	moveq	r3, #0
 80039a2:	b2db      	uxtb	r3, r3
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;
	if (mode & DWT_LEDS_ENABLE) {
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d030      	beq.n	8003a22 <dwt_setleds+0x76>
		// Set up MFIO for LED output.
		dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0,
 80039c0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80039c4:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 80039c8:	2100      	movs	r1, #0
 80039ca:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80039ce:	f7ff faf9 	bl	8002fc4 <dwt_modify32bitoffsetreg>
				~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK),
				(GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));

		// Enable LP Oscillator to run from counter and turn on de-bounce clock.
		dwt_or32bitoffsetreg(CLK_CTRL_ID, 0,
 80039d2:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 80039d6:	f04f 32ff 	mov.w	r2, #4294967295
 80039da:	2100      	movs	r1, #0
 80039dc:	481a      	ldr	r0, [pc, #104]	@ (8003a48 <dwt_setleds+0x9c>)
 80039de:	f7ff faf1 	bl	8002fc4 <dwt_modify32bitoffsetreg>
				(CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));

		// Enable LEDs to blink and set default blink time.
		reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 80039e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80039e6:	60fb      	str	r3, [r7, #12]
		// Make LEDs blink once if requested.
		if (mode & DWT_LEDS_INIT_BLINK) {
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <dwt_setleds+0x4e>
			reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 80039f8:	60fb      	str	r3, [r7, #12]
		}
		dwt_write32bitreg(LED_CTRL_ID, reg);
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	2100      	movs	r1, #0
 80039fe:	4813      	ldr	r0, [pc, #76]	@ (8003a4c <dwt_setleds+0xa0>)
 8003a00:	f7ff fa8d 	bl	8002f1e <dwt_write32bitoffsetreg>
		// Clear force blink bits if needed.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d018      	beq.n	8003a40 <dwt_setleds+0x94>
			reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8003a14:	60fb      	str	r3, [r7, #12]
			dwt_write32bitreg(LED_CTRL_ID, reg);
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	2100      	movs	r1, #0
 8003a1a:	480c      	ldr	r0, [pc, #48]	@ (8003a4c <dwt_setleds+0xa0>)
 8003a1c:	f7ff fa7f 	bl	8002f1e <dwt_write32bitoffsetreg>
				~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
				(uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
	}

}
 8003a20:	e00e      	b.n	8003a40 <dwt_setleds+0x94>
		dwt_and32bitoffsetreg(GPIO_MODE_ID, 0,
 8003a22:	2300      	movs	r3, #0
 8003a24:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003a28:	2100      	movs	r1, #0
 8003a2a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003a2e:	f7ff fac9 	bl	8002fc4 <dwt_modify32bitoffsetreg>
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
 8003a32:	2300      	movs	r3, #0
 8003a34:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4804      	ldr	r0, [pc, #16]	@ (8003a4c <dwt_setleds+0xa0>)
 8003a3c:	f7ff faf6 	bl	800302c <dwt_modify16bitoffsetreg>
}
 8003a40:	bf00      	nop
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	00110004 	.word	0x00110004
 8003a4c:	00110016 	.word	0x00110016

08003a50 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */

void dwt_force_clocks(int clocks) {
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]

	if (clocks == FORCE_CLK_SYS_TX) {
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d110      	bne.n	8003a80 <dwt_force_clocks+0x30>
		uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK
 8003a5e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003a62:	81fb      	strh	r3, [r7, #14]
				| CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;

		//SYS_CLK_SEL = PLL
		regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL)
 8003a64:	89fb      	ldrh	r3, [r7, #14]
 8003a66:	f043 0302 	orr.w	r3, r3, #2
 8003a6a:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;

		//TX_CLK_SEL = ON
		regvalue0 |= ((uint16_t) FORCE_CLK_PLL)
 8003a6c:	89fb      	ldrh	r3, [r7, #14]
 8003a6e:	f043 0320 	orr.w	r3, r3, #32
 8003a72:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;

		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8003a74:	89fb      	ldrh	r3, [r7, #14]
 8003a76:	461a      	mov	r2, r3
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4808      	ldr	r0, [pc, #32]	@ (8003a9c <dwt_force_clocks+0x4c>)
 8003a7c:	f7ff fa75 	bl	8002f6a <dwt_write16bitoffsetreg>

	}

	if (clocks == FORCE_CLK_AUTO) {
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b05      	cmp	r3, #5
 8003a84:	d105      	bne.n	8003a92 <dwt_force_clocks+0x42>
		//Restore auto clock mode
		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS); //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 8003a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	4803      	ldr	r0, [pc, #12]	@ (8003a9c <dwt_force_clocks+0x4c>)
 8003a8e:	f7ff fa6c 	bl	8002f6a <dwt_write16bitoffsetreg>
	}

} // end dwt_force_clocks()
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	00110004 	.word	0x00110004

08003aa0 <dwt_setdelayedtrxtime>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32_t starttime) {
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
	dwt_write32bitoffsetreg(DX_TIME_ID, 0, starttime); // Note: bit 0 of this register is ignored
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	2100      	movs	r1, #0
 8003aac:	202c      	movs	r0, #44	@ 0x2c
 8003aae:	f7ff fa36 	bl	8002f1e <dwt_write32bitoffsetreg>
} // end dwt_setdelayedtrxtime()
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
	...

08003abc <dwt_starttx>:
 *               if mode = DWT_START_TX_CCA  | DWT_RESPONSE_EXPECTED - Send the frame if no preamble detected within PTO time and then enable RX*
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */
int dwt_starttx(uint8_t mode) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	71fb      	strb	r3, [r7, #7]
	int retval = DWT_SUCCESS;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
	uint16_t checkTxOK = 0;
 8003aca:	2300      	movs	r3, #0
 8003acc:	827b      	strh	r3, [r7, #18]
	uint32_t sys_state;

	if ((mode & DWT_START_TX_DELAYED) || (mode & DWT_START_TX_DLY_REF)
 8003ace:	79fb      	ldrb	r3, [r7, #7]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10f      	bne.n	8003af8 <dwt_starttx+0x3c>
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10a      	bne.n	8003af8 <dwt_starttx+0x3c>
			|| (mode & DWT_START_TX_DLY_RS) || (mode & DWT_START_TX_DLY_TS)) {
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	f003 0308 	and.w	r3, r3, #8
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d105      	bne.n	8003af8 <dwt_starttx+0x3c>
 8003aec:	79fb      	ldrb	r3, [r7, #7]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 8085 	beq.w	8003c02 <dwt_starttx+0x146>
		if (mode & DWT_START_TX_DELAYED) //delayed TX
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d012      	beq.n	8003b28 <dwt_starttx+0x6c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d006      	beq.n	8003b1a <dwt_starttx+0x5e>
				dwt_writefastCMD(CMD_DTX_W4R);
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	200d      	movs	r0, #13
 8003b14:	f7ff f986 	bl	8002e24 <dwt_writetodevice>
 8003b18:	e048      	b.n	8003bac <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX);
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2100      	movs	r1, #0
 8003b20:	2003      	movs	r0, #3
 8003b22:	f7ff f97f 	bl	8002e24 <dwt_writetodevice>
 8003b26:	e041      	b.n	8003bac <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_RS) //delayed TX WRT RX timestamp
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d012      	beq.n	8003b58 <dwt_starttx+0x9c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d006      	beq.n	8003b4a <dwt_starttx+0x8e>
				dwt_writefastCMD(CMD_DTX_RS_W4R);
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2100      	movs	r1, #0
 8003b42:	200f      	movs	r0, #15
 8003b44:	f7ff f96e 	bl	8002e24 <dwt_writetodevice>
 8003b48:	e030      	b.n	8003bac <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_RS);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2100      	movs	r1, #0
 8003b50:	2007      	movs	r0, #7
 8003b52:	f7ff f967 	bl	8002e24 <dwt_writetodevice>
 8003b56:	e029      	b.n	8003bac <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_TS) //delayed TX WRT TX timestamp
 8003b58:	79fb      	ldrb	r3, [r7, #7]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d012      	beq.n	8003b88 <dwt_starttx+0xcc>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <dwt_starttx+0xbe>
				dwt_writefastCMD(CMD_DTX_TS_W4R);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2100      	movs	r1, #0
 8003b72:	200e      	movs	r0, #14
 8003b74:	f7ff f956 	bl	8002e24 <dwt_writetodevice>
 8003b78:	e018      	b.n	8003bac <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_TS);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2100      	movs	r1, #0
 8003b80:	2005      	movs	r0, #5
 8003b82:	f7ff f94f 	bl	8002e24 <dwt_writetodevice>
 8003b86:	e011      	b.n	8003bac <dwt_starttx+0xf0>
			}
		} else  //delayed TX WRT reference time
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d006      	beq.n	8003ba0 <dwt_starttx+0xe4>
				dwt_writefastCMD(CMD_DTX_REF_W4R);
 8003b92:	2300      	movs	r3, #0
 8003b94:	2200      	movs	r2, #0
 8003b96:	2100      	movs	r1, #0
 8003b98:	2010      	movs	r0, #16
 8003b9a:	f7ff f943 	bl	8002e24 <dwt_writetodevice>
 8003b9e:	e005      	b.n	8003bac <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_REF);
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	2009      	movs	r0, #9
 8003ba8:	f7ff f93c 	bl	8002e24 <dwt_writetodevice>
			}
		}

		checkTxOK = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8003bac:	2103      	movs	r1, #3
 8003bae:	2044      	movs	r0, #68	@ 0x44
 8003bb0:	f7ff f9a3 	bl	8002efa <dwt_read8bitoffsetreg>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	827b      	strh	r3, [r7, #18]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003bb8:	8a7b      	ldrh	r3, [r7, #18]
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d115      	bne.n	8003bee <dwt_starttx+0x132>
				{
			sys_state = dwt_read32bitreg(SYS_STATE_LO_ID);
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4826      	ldr	r0, [pc, #152]	@ (8003c60 <dwt_starttx+0x1a4>)
 8003bc6:	f7ff f958 	bl	8002e7a <dwt_read32bitoffsetreg>
 8003bca:	60f8      	str	r0, [r7, #12]
			if (sys_state == DW_SYS_STATE_TXERR) {
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 8003bd2:	d109      	bne.n	8003be8 <dwt_starttx+0x12c>
				//uart_transmit("TXE", 3);
				dwt_writefastCMD(CMD_TXRXOFF);
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2100      	movs	r1, #0
 8003bda:	2000      	movs	r0, #0
 8003bdc:	f7ff f922 	bl	8002e24 <dwt_writetodevice>
				retval = DWT_ERROR; // Failed !
 8003be0:	f04f 33ff 	mov.w	r3, #4294967295
 8003be4:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003be6:	e036      	b.n	8003c56 <dwt_starttx+0x19a>
			} else {
				retval = DWT_SUCCESS; // All okay
 8003be8:	2300      	movs	r3, #0
 8003bea:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003bec:	e033      	b.n	8003c56 <dwt_starttx+0x19a>
			}
		} else {
			//uart_transmit("HPDWARN", 7);
			dwt_writefastCMD(CMD_TXRXOFF);
 8003bee:	2300      	movs	r3, #0
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f7ff f915 	bl	8002e24 <dwt_writetodevice>
			retval = DWT_ERROR; // Failed !
 8003bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfe:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003c00:	e029      	b.n	8003c56 <dwt_starttx+0x19a>

			//optionally could return error, and still send the frame at indicated time
			//then if the application want to cancel the sending this can be done in a separate command.
		}
	} else if (mode & DWT_START_TX_CCA) {
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d012      	beq.n	8003c32 <dwt_starttx+0x176>
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003c0c:	79fb      	ldrb	r3, [r7, #7]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d006      	beq.n	8003c24 <dwt_starttx+0x168>
			dwt_writefastCMD(CMD_CCA_TX_W4R);
 8003c16:	2300      	movs	r3, #0
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	2011      	movs	r0, #17
 8003c1e:	f7ff f901 	bl	8002e24 <dwt_writetodevice>
 8003c22:	e018      	b.n	8003c56 <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_CCA_TX);
 8003c24:	2300      	movs	r3, #0
 8003c26:	2200      	movs	r2, #0
 8003c28:	2100      	movs	r1, #0
 8003c2a:	200b      	movs	r0, #11
 8003c2c:	f7ff f8fa 	bl	8002e24 <dwt_writetodevice>
 8003c30:	e011      	b.n	8003c56 <dwt_starttx+0x19a>
		}
	} else {
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d006      	beq.n	8003c4a <dwt_starttx+0x18e>
			dwt_writefastCMD(CMD_TX_W4R);
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	2200      	movs	r2, #0
 8003c40:	2100      	movs	r1, #0
 8003c42:	200c      	movs	r0, #12
 8003c44:	f7ff f8ee 	bl	8002e24 <dwt_writetodevice>
 8003c48:	e005      	b.n	8003c56 <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_TX);
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	2001      	movs	r0, #1
 8003c52:	f7ff f8e7 	bl	8002e24 <dwt_writetodevice>
		}
	}

	return (retval);
 8003c56:	697b      	ldr	r3, [r7, #20]

} // end dwt_starttx()
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	000f0030 	.word	0x000f0030

08003c64 <dwt_rxenable>:
 * e.g.
 * (DWT_START_RX_DELAYED | DWT_IDLE_ON_DLY_ERR) 0x03 used to disable re-enabling of receiver if delayed RX failed due to "late" error
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode) {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
	uint8_t temp1;

	if (mode == DWT_START_RX_IMMEDIATE) {
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <dwt_rxenable+0x1c>
		dwt_writefastCMD(CMD_RX);
 8003c72:	2300      	movs	r3, #0
 8003c74:	2200      	movs	r2, #0
 8003c76:	2100      	movs	r1, #0
 8003c78:	2002      	movs	r0, #2
 8003c7a:	f7ff f8d3 	bl	8002e24 <dwt_writetodevice>
 8003c7e:	e067      	b.n	8003d50 <dwt_rxenable+0xec>
	} else //delayed RX
	{
		switch (mode & ~DWT_IDLE_ON_DLY_ERR) {
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f023 0302 	bic.w	r3, r3, #2
 8003c86:	3b01      	subs	r3, #1
 8003c88:	2b0f      	cmp	r3, #15
 8003c8a:	d83f      	bhi.n	8003d0c <dwt_rxenable+0xa8>
 8003c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c94 <dwt_rxenable+0x30>)
 8003c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c92:	bf00      	nop
 8003c94:	08003cd5 	.word	0x08003cd5
 8003c98:	08003d0d 	.word	0x08003d0d
 8003c9c:	08003d0d 	.word	0x08003d0d
 8003ca0:	08003ce3 	.word	0x08003ce3
 8003ca4:	08003d0d 	.word	0x08003d0d
 8003ca8:	08003d0d 	.word	0x08003d0d
 8003cac:	08003d0d 	.word	0x08003d0d
 8003cb0:	08003cf1 	.word	0x08003cf1
 8003cb4:	08003d0d 	.word	0x08003d0d
 8003cb8:	08003d0d 	.word	0x08003d0d
 8003cbc:	08003d0d 	.word	0x08003d0d
 8003cc0:	08003d0d 	.word	0x08003d0d
 8003cc4:	08003d0d 	.word	0x08003d0d
 8003cc8:	08003d0d 	.word	0x08003d0d
 8003ccc:	08003d0d 	.word	0x08003d0d
 8003cd0:	08003cff 	.word	0x08003cff
		case DWT_START_RX_DELAYED:
			dwt_writefastCMD(CMD_DRX);
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2100      	movs	r1, #0
 8003cda:	2004      	movs	r0, #4
 8003cdc:	f7ff f8a2 	bl	8002e24 <dwt_writetodevice>
			break;
 8003ce0:	e017      	b.n	8003d12 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_REF:
			dwt_writefastCMD(CMD_DRX_REF);
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	200a      	movs	r0, #10
 8003cea:	f7ff f89b 	bl	8002e24 <dwt_writetodevice>
			break;
 8003cee:	e010      	b.n	8003d12 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_RS:
			dwt_writefastCMD(CMD_DRX_RS);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	2008      	movs	r0, #8
 8003cf8:	f7ff f894 	bl	8002e24 <dwt_writetodevice>
			break;
 8003cfc:	e009      	b.n	8003d12 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_TS:
			dwt_writefastCMD(CMD_DRX_TS);
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2200      	movs	r2, #0
 8003d02:	2100      	movs	r1, #0
 8003d04:	2006      	movs	r0, #6
 8003d06:	f7ff f88d 	bl	8002e24 <dwt_writetodevice>
			break;
 8003d0a:	e002      	b.n	8003d12 <dwt_rxenable+0xae>
		default:
			return DWT_ERROR; // return error
 8003d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d10:	e01f      	b.n	8003d52 <dwt_rxenable+0xee>
		}

		temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8003d12:	2103      	movs	r1, #3
 8003d14:	2044      	movs	r0, #68	@ 0x44
 8003d16:	f7ff f8f0 	bl	8002efa <dwt_read8bitoffsetreg>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	73fb      	strb	r3, [r7, #15]
		if ((temp1 & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d013      	beq.n	8003d50 <dwt_rxenable+0xec>
				{
			dwt_writefastCMD(CMD_TXRXOFF);
 8003d28:	2300      	movs	r3, #0
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	2000      	movs	r0, #0
 8003d30:	f7ff f878 	bl	8002e24 <dwt_writetodevice>

			if ((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d105      	bne.n	8003d4a <dwt_rxenable+0xe6>
					{
				dwt_writefastCMD(CMD_RX);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	2200      	movs	r2, #0
 8003d42:	2100      	movs	r1, #0
 8003d44:	2002      	movs	r0, #2
 8003d46:	f7ff f86d 	bl	8002e24 <dwt_writetodevice>
			}
			return DWT_ERROR; // return warning indication
 8003d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4e:	e000      	b.n	8003d52 <dwt_rxenable+0xee>
		}
	}

	return DWT_SUCCESS;
 8003d50:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop

08003d5c <dwt_setrxtimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint32_t time) {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	if (time > 0) {
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <dwt_setrxtimeout+0x2a>
		dwt_write32bitoffsetreg(RX_FWTO_ID, 0, time);
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	2034      	movs	r0, #52	@ 0x34
 8003d70:	f7ff f8d5 	bl	8002f1e <dwt_write32bitoffsetreg>

		dwt_or16bitoffsetreg(SYS_CFG_ID, 0, SYS_CFG_RXWTOE_BIT_MASK); //set the RX FWTO bit
 8003d74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	2010      	movs	r0, #16
 8003d80:	f7ff f954 	bl	800302c <dwt_modify16bitoffsetreg>
	} else {
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
				(uint16_t)(~SYS_CFG_RXWTOE_BIT_MASK)); //clear the RX FWTO bit
	}
} // end dwt_setrxtimeout()
 8003d84:	e006      	b.n	8003d94 <dwt_setrxtimeout+0x38>
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
 8003d86:	2300      	movs	r3, #0
 8003d88:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	2010      	movs	r0, #16
 8003d90:	f7ff f94c 	bl	800302c <dwt_modify16bitoffsetreg>
} // end dwt_setrxtimeout()
 8003d94:	bf00      	nop
 8003d96:	3708      	adds	r7, #8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <dwt_setpreambledetecttimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16_t timeout) {
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	80fb      	strh	r3, [r7, #6]
	dwt_write16bitoffsetreg(DTUNE1_ID, 0, timeout);
 8003da6:	88fb      	ldrh	r3, [r7, #6]
 8003da8:	461a      	mov	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	4803      	ldr	r0, [pc, #12]	@ (8003dbc <dwt_setpreambledetecttimeout+0x20>)
 8003dae:	f7ff f8dc 	bl	8002f6a <dwt_write16bitoffsetreg>
}
 8003db2:	bf00      	nop
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	00060004 	.word	0x00060004

08003dc0 <dwt_disable_rf_tx>:
 * output parameters
 * None
 *
 */
static
void dwt_disable_rf_tx(uint8_t switch_config) {
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
	//Turn off TX LDOs
	dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2100      	movs	r1, #0
 8003dce:	480b      	ldr	r0, [pc, #44]	@ (8003dfc <dwt_disable_rf_tx+0x3c>)
 8003dd0:	f7ff f8a5 	bl	8002f1e <dwt_write32bitoffsetreg>

	//Disable RF blocks for TX (configure RF_ENABLE_ID reg)
	dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003ddc:	f7ff f89f 	bl	8002f1e <dwt_write32bitoffsetreg>

	if (switch_config) {
 8003de0:	79fb      	ldrb	r3, [r7, #7]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <dwt_disable_rf_tx+0x32>
		//Restore the TXRX switch to auto
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8003de6:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8003dea:	2100      	movs	r1, #0
 8003dec:	4804      	ldr	r0, [pc, #16]	@ (8003e00 <dwt_disable_rf_tx+0x40>)
 8003dee:	f7ff f896 	bl	8002f1e <dwt_write32bitoffsetreg>
	}
}
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	00070048 	.word	0x00070048
 8003e00:	00070014 	.word	0x00070014

08003e04 <dwt_enable_rf_tx>:
 *
 * output parameters
 *
 */
static
void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	70fb      	strb	r3, [r7, #3]
	//Turn on TX LDOs
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003e10:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8003e14:	f04f 32ff 	mov.w	r2, #4294967295
 8003e18:	2100      	movs	r1, #0
 8003e1a:	4815      	ldr	r0, [pc, #84]	@ (8003e70 <dwt_enable_rf_tx+0x6c>)
 8003e1c:	f7ff f8d2 	bl	8002fc4 <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK | LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003e20:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8003e24:	f04f 32ff 	mov.w	r2, #4294967295
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4811      	ldr	r0, [pc, #68]	@ (8003e70 <dwt_enable_rf_tx+0x6c>)
 8003e2c:	f7ff f8ca 	bl	8002fc4 <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK | LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

	//Enable RF blocks for TX (configure RF_ENABLE_ID reg)
	if (channel == SEL_CHANNEL5) {
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b05      	cmp	r3, #5
 8003e34:	d108      	bne.n	8003e48 <dwt_enable_rf_tx+0x44>
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003e36:	4b0f      	ldr	r3, [pc, #60]	@ (8003e74 <dwt_enable_rf_tx+0x70>)
 8003e38:	f04f 32ff 	mov.w	r2, #4294967295
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003e42:	f7ff f8bf 	bl	8002fc4 <dwt_modify32bitoffsetreg>
 8003e46:	e007      	b.n	8003e58 <dwt_enable_rf_tx+0x54>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else {
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003e48:	4b0b      	ldr	r3, [pc, #44]	@ (8003e78 <dwt_enable_rf_tx+0x74>)
 8003e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4e:	2100      	movs	r1, #0
 8003e50:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003e54:	f7ff f8b6 	bl	8002fc4 <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}

	if (switch_control) {
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d004      	beq.n	8003e68 <dwt_enable_rf_tx+0x64>
		//configure the TXRX switch for TX mode
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8003e5e:	4a07      	ldr	r2, [pc, #28]	@ (8003e7c <dwt_enable_rf_tx+0x78>)
 8003e60:	2100      	movs	r1, #0
 8003e62:	4807      	ldr	r0, [pc, #28]	@ (8003e80 <dwt_enable_rf_tx+0x7c>)
 8003e64:	f7ff f85b 	bl	8002f1e <dwt_write32bitoffsetreg>
	}

}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	00070048 	.word	0x00070048
 8003e74:	02003c00 	.word	0x02003c00
 8003e78:	02001c00 	.word	0x02001c00
 8003e7c:	01011100 	.word	0x01011100
 8003e80:	00070014 	.word	0x00070014

08003e84 <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_enable_rftx_blocks(uint32_t channel) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
	if (channel == SEL_CHANNEL5) {
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b05      	cmp	r3, #5
 8003e90:	d107      	bne.n	8003ea2 <dwt_enable_rftx_blocks+0x1e>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003e92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec0 <dwt_enable_rftx_blocks+0x3c>)
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295
 8003e98:	2100      	movs	r1, #0
 8003e9a:	480a      	ldr	r0, [pc, #40]	@ (8003ec4 <dwt_enable_rftx_blocks+0x40>)
 8003e9c:	f7ff f892 	bl	8002fc4 <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else if (channel == SEL_CHANNEL9) {
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}
}
 8003ea0:	e009      	b.n	8003eb6 <dwt_enable_rftx_blocks+0x32>
	} else if (channel == SEL_CHANNEL9) {
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b09      	cmp	r3, #9
 8003ea6:	d106      	bne.n	8003eb6 <dwt_enable_rftx_blocks+0x32>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <dwt_enable_rftx_blocks+0x44>)
 8003eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8003eae:	2100      	movs	r1, #0
 8003eb0:	4804      	ldr	r0, [pc, #16]	@ (8003ec4 <dwt_enable_rftx_blocks+0x40>)
 8003eb2:	f7ff f887 	bl	8002fc4 <dwt_modify32bitoffsetreg>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	02003c00 	.word	0x02003c00
 8003ec4:	00070004 	.word	0x00070004
 8003ec8:	02001c00 	.word	0x02001c00

08003ecc <dwt_disable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_disable_rftx_blocks(void) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
	dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4802      	ldr	r0, [pc, #8]	@ (8003ee0 <dwt_disable_rftx_blocks+0x14>)
 8003ed6:	f7ff f822 	bl	8002f1e <dwt_write32bitoffsetreg>
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	00070004 	.word	0x00070004

08003ee4 <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, int channel) {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	4603      	mov	r3, r0
 8003eec:	6039      	str	r1, [r7, #0]
 8003eee:	80fb      	strh	r3, [r7, #6]
	// Force system clock to FOSC/4 and TX clocks on and enable RF blocks
	dwt_force_clocks(FORCE_CLK_SYS_TX);
 8003ef0:	2001      	movs	r0, #1
 8003ef2:	f7ff fdad 	bl	8003a50 <dwt_force_clocks>
	dwt_enable_rf_tx((uint32_t) channel, 0);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2100      	movs	r1, #0
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff ff82 	bl	8003e04 <dwt_enable_rf_tx>
	dwt_enable_rftx_blocks((uint32_t) channel);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff ffbe 	bl	8003e84 <dwt_enable_rftx_blocks>

	// Write to the PG target before kicking off PG auto-cal with given target value
	dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0,
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	461a      	mov	r2, r3
 8003f12:	2100      	movs	r1, #0
 8003f14:	4813      	ldr	r0, [pc, #76]	@ (8003f64 <dwt_calcbandwidthadj+0x80>)
 8003f16:	f7ff f828 	bl	8002f6a <dwt_write16bitoffsetreg>
			target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
	// Run PG count cal
	dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0,
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	22ff      	movs	r2, #255	@ 0xff
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4811      	ldr	r0, [pc, #68]	@ (8003f68 <dwt_calcbandwidthadj+0x84>)
 8003f22:	f7ff f8ae 	bl	8003082 <dwt_modify8bitoffsetreg>
			(uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
	// Wait for calibration to complete
	while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK)
 8003f26:	bf00      	nop
 8003f28:	2100      	movs	r1, #0
 8003f2a:	480f      	ldr	r0, [pc, #60]	@ (8003f68 <dwt_calcbandwidthadj+0x84>)
 8003f2c:	f7fe ffe5 	bl	8002efa <dwt_read8bitoffsetreg>
 8003f30:	4603      	mov	r3, r0
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f6      	bne.n	8003f28 <dwt_calcbandwidthadj+0x44>
		;

	//Restore clocks to AUTO and turn off TX blocks
	dwt_disable_rftx_blocks();
 8003f3a:	f7ff ffc7 	bl	8003ecc <dwt_disable_rftx_blocks>
	dwt_disable_rf_tx(0);
 8003f3e:	2000      	movs	r0, #0
 8003f40:	f7ff ff3e 	bl	8003dc0 <dwt_disable_rf_tx>
	dwt_force_clocks(FORCE_CLK_AUTO);
 8003f44:	2005      	movs	r0, #5
 8003f46:	f7ff fd83 	bl	8003a50 <dwt_force_clocks>

	return (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0)
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	4807      	ldr	r0, [pc, #28]	@ (8003f6c <dwt_calcbandwidthadj+0x88>)
 8003f4e:	f7fe ffd4 	bl	8002efa <dwt_read8bitoffsetreg>
 8003f52:	4603      	mov	r3, r0
			& TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8003f54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f58:	b2db      	uxtb	r3, r3
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	0008001c 	.word	0x0008001c
 8003f68:	00080010 	.word	0x00080010
 8003f6c:	0007001c 	.word	0x0007001c

08003f70 <write>:

 ===============================================================================================
 */

HAL_StatusTypeDef write(uint16_t headerLength, uint8_t *headerBuffer,
		uint32_t bodylength, uint8_t *bodyBuffer) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b0a0      	sub	sp, #128	@ 0x80
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	607a      	str	r2, [r7, #4]
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	uint8_t buf[100] = { 0 };
 8003f80:	2300      	movs	r3, #0
 8003f82:	613b      	str	r3, [r7, #16]
 8003f84:	f107 0314 	add.w	r3, r7, #20
 8003f88:	2260      	movs	r2, #96	@ 0x60
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f007 fea0 	bl	800bcd2 <memset>
	int i;
	int j;
	for (i = 0; i < headerLength; i++)
 8003f92:	2300      	movs	r3, #0
 8003f94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003f96:	e00c      	b.n	8003fb2 <write+0x42>
		buf[i] = headerBuffer[i];
 8003f98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	7819      	ldrb	r1, [r3, #0]
 8003fa0:	f107 0210 	add.w	r2, r7, #16
 8003fa4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fa6:	4413      	add	r3, r2
 8003fa8:	460a      	mov	r2, r1
 8003faa:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < headerLength; i++)
 8003fac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fae:	3301      	adds	r3, #1
 8003fb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003fb2:	89fb      	ldrh	r3, [r7, #14]
 8003fb4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	dbee      	blt.n	8003f98 <write+0x28>

	for (j = 0; j < bodylength; j++)
 8003fba:	2300      	movs	r3, #0
 8003fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fbe:	e00d      	b.n	8003fdc <write+0x6c>
		buf[i + j] = bodyBuffer[j];
 8003fc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	441a      	add	r2, r3
 8003fc6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003fc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fca:	440b      	add	r3, r1
 8003fcc:	7812      	ldrb	r2, [r2, #0]
 8003fce:	3380      	adds	r3, #128	@ 0x80
 8003fd0:	443b      	add	r3, r7
 8003fd2:	f803 2c70 	strb.w	r2, [r3, #-112]
	for (j = 0; j < bodylength; j++)
 8003fd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fd8:	3301      	adds	r3, #1
 8003fda:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d8ed      	bhi.n	8003fc0 <write+0x50>

	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <write+0xc4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <write+0xc4>)
 8003fea:	8911      	ldrh	r1, [r2, #8]
 8003fec:	2200      	movs	r2, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f001 fc98 	bl	8005924 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, buf, i + j, 0xffff);
 8003ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8004034 <write+0xc4>)
 8003ff6:	6818      	ldr	r0, [r3, #0]
 8003ff8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	4413      	add	r3, r2
 8004002:	b29a      	uxth	r2, r3
 8004004:	f107 0110 	add.w	r1, r7, #16
 8004008:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800400c:	f005 f9ce 	bl	80093ac <HAL_SPI_Transmit>
 8004010:	4603      	mov	r3, r0
 8004012:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8004016:	4b07      	ldr	r3, [pc, #28]	@ (8004034 <write+0xc4>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	4a06      	ldr	r2, [pc, #24]	@ (8004034 <write+0xc4>)
 800401c:	8911      	ldrh	r1, [r2, #8]
 800401e:	2201      	movs	r2, #1
 8004020:	4618      	mov	r0, r3
 8004022:	f001 fc7f 	bl	8005924 <HAL_GPIO_WritePin>

	return (res);
 8004026:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800402a:	4618      	mov	r0, r3
 800402c:	3780      	adds	r7, #128	@ 0x80
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	20000098 	.word	0x20000098

08004038 <read>:

HAL_StatusTypeDef read(uint16_t headerLength, const uint8_t *headerBuffer,
		uint32_t readlength, uint8_t *readBuffer) {
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
 8004042:	603b      	str	r3, [r7, #0]
 8004044:	4603      	mov	r3, r0
 8004046:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8004048:	4b16      	ldr	r3, [pc, #88]	@ (80040a4 <read+0x6c>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4a15      	ldr	r2, [pc, #84]	@ (80040a4 <read+0x6c>)
 800404e:	8911      	ldrh	r1, [r2, #8]
 8004050:	2200      	movs	r2, #0
 8004052:	4618      	mov	r0, r3
 8004054:	f001 fc66 	bl	8005924 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, (uint8_t*) headerBuffer, headerLength,
 8004058:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <read+0x6c>)
 800405a:	6818      	ldr	r0, [r3, #0]
 800405c:	89fa      	ldrh	r2, [r7, #14]
 800405e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	f005 f9a2 	bl	80093ac <HAL_SPI_Transmit>
 8004068:	4603      	mov	r3, r0
 800406a:	75fb      	strb	r3, [r7, #23]
			0xffff);
	if (res == HAL_OK)
 800406c:	7dfb      	ldrb	r3, [r7, #23]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10a      	bne.n	8004088 <read+0x50>
		res = HAL_SPI_Receive(hw.spi, readBuffer, readlength, 0xffff);
 8004072:	4b0c      	ldr	r3, [pc, #48]	@ (80040a4 <read+0x6c>)
 8004074:	6818      	ldr	r0, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	b29a      	uxth	r2, r3
 800407a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800407e:	6839      	ldr	r1, [r7, #0]
 8004080:	f005 fba4 	bl	80097cc <HAL_SPI_Receive>
 8004084:	4603      	mov	r3, r0
 8004086:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8004088:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <read+0x6c>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	4a05      	ldr	r2, [pc, #20]	@ (80040a4 <read+0x6c>)
 800408e:	8911      	ldrh	r1, [r2, #8]
 8004090:	2201      	movs	r2, #1
 8004092:	4618      	mov	r0, r3
 8004094:	f001 fc46 	bl	8005924 <HAL_GPIO_WritePin>
	return (res);
 8004098:	7dfb      	ldrb	r3, [r7, #23]
}
 800409a:	4618      	mov	r0, r3
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	20000098 	.word	0x20000098

080040a8 <get_rx_timestamp_u64>:
 *
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void) {
 80040a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
	uint8_t ts_tab[5];
	uint64_t ts = 0;
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int8_t i;
	dwt_readrxtimestamp(ts_tab);
 80040bc:	463b      	mov	r3, r7
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff fb5c 	bl	800377c <dwt_readrxtimestamp>
	for (i = 4; i >= 0; i--) {
 80040c4:	2304      	movs	r3, #4
 80040c6:	71fb      	strb	r3, [r7, #7]
 80040c8:	e023      	b.n	8004112 <get_rx_timestamp_u64+0x6a>
		ts <<= 8;
 80040ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040ce:	f04f 0200 	mov.w	r2, #0
 80040d2:	f04f 0300 	mov.w	r3, #0
 80040d6:	020b      	lsls	r3, r1, #8
 80040d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80040dc:	0202      	lsls	r2, r0, #8
 80040de:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ts |= ts_tab[i];
 80040e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e6:	3310      	adds	r3, #16
 80040e8:	443b      	add	r3, r7
 80040ea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2200      	movs	r2, #0
 80040f2:	461c      	mov	r4, r3
 80040f4:	4615      	mov	r5, r2
 80040f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040fa:	ea42 0804 	orr.w	r8, r2, r4
 80040fe:	ea43 0905 	orr.w	r9, r3, r5
 8004102:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for (i = 4; i >= 0; i--) {
 8004106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	3b01      	subs	r3, #1
 800410e:	b2db      	uxtb	r3, r3
 8004110:	71fb      	strb	r3, [r7, #7]
 8004112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004116:	2b00      	cmp	r3, #0
 8004118:	dad7      	bge.n	80040ca <get_rx_timestamp_u64+0x22>
	}
	return ts;
 800411a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800411e:	4610      	mov	r0, r2
 8004120:	4619      	mov	r1, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800412a <deca_usleep>:
	for (i = 0; i < RESP_MSG_TS_LEN; i++) {
		ts_field[i] = (uint8_t) (ts >> (i * 8));
	}
}

void deca_usleep(unsigned int usec) {
 800412a:	b480      	push	{r7}
 800412c:	b085      	sub	sp, #20
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
	unsigned int i;

	usec *= 12;
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	607b      	str	r3, [r7, #4]
	for (i = 0; i < usec; i++) {
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	e003      	b.n	800414c <deca_usleep+0x22>
		__NOP();
 8004144:	bf00      	nop
	for (i = 0; i < usec; i++) {
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	3301      	adds	r3, #1
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	429a      	cmp	r2, r3
 8004152:	d3f7      	bcc.n	8004144 <deca_usleep+0x1a>
	}
}
 8004154:	bf00      	nop
 8004156:	bf00      	nop
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
	...

08004164 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004164:	480d      	ldr	r0, [pc, #52]	@ (800419c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004166:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004168:	f7fe f96c 	bl	8002444 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800416c:	480c      	ldr	r0, [pc, #48]	@ (80041a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800416e:	490d      	ldr	r1, [pc, #52]	@ (80041a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004170:	4a0d      	ldr	r2, [pc, #52]	@ (80041a8 <LoopForever+0xe>)
  movs r3, #0
 8004172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004174:	e002      	b.n	800417c <LoopCopyDataInit>

08004176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800417a:	3304      	adds	r3, #4

0800417c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800417c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800417e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004180:	d3f9      	bcc.n	8004176 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004182:	4a0a      	ldr	r2, [pc, #40]	@ (80041ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8004184:	4c0a      	ldr	r4, [pc, #40]	@ (80041b0 <LoopForever+0x16>)
  movs r3, #0
 8004186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004188:	e001      	b.n	800418e <LoopFillZerobss>

0800418a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800418a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800418c:	3204      	adds	r2, #4

0800418e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800418e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004190:	d3fb      	bcc.n	800418a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004192:	f007 fe03 	bl	800bd9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004196:	f7fc feeb 	bl	8000f70 <main>

0800419a <LoopForever>:

LoopForever:
    b LoopForever
 800419a:	e7fe      	b.n	800419a <LoopForever>
  ldr   r0, =_estack
 800419c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80041a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041a4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80041a8:	0800cb24 	.word	0x0800cb24
  ldr r2, =_sbss
 80041ac:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80041b0:	200005b2 	.word	0x200005b2

080041b4 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80041b4:	e7fe      	b.n	80041b4 <ADC1_IRQHandler>
	...

080041b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041bc:	4b12      	ldr	r3, [pc, #72]	@ (8004208 <HAL_Init+0x50>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a11      	ldr	r2, [pc, #68]	@ (8004208 <HAL_Init+0x50>)
 80041c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041c8:	2003      	movs	r0, #3
 80041ca:	f000 f9f4 	bl	80045b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80041ce:	f003 ffe3 	bl	8008198 <HAL_RCC_GetSysClockFreq>
 80041d2:	4602      	mov	r2, r0
 80041d4:	4b0d      	ldr	r3, [pc, #52]	@ (800420c <HAL_Init+0x54>)
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f003 030f 	and.w	r3, r3, #15
 80041dc:	490c      	ldr	r1, [pc, #48]	@ (8004210 <HAL_Init+0x58>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
 80041e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004214 <HAL_Init+0x5c>)
 80041e6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80041e8:	2004      	movs	r0, #4
 80041ea:	f000 fa39 	bl	8004660 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041ee:	200f      	movs	r0, #15
 80041f0:	f000 f85a 	bl	80042a8 <HAL_InitTick>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e002      	b.n	8004204 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80041fe:	f7fd fded 	bl	8001ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40022000 	.word	0x40022000
 800420c:	46020c00 	.word	0x46020c00
 8004210:	0800c9c4 	.word	0x0800c9c4
 8004214:	20000010 	.word	0x20000010

08004218 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800421c:	4b18      	ldr	r3, [pc, #96]	@ (8004280 <HAL_DeInit+0x68>)
 800421e:	4a19      	ldr	r2, [pc, #100]	@ (8004284 <HAL_DeInit+0x6c>)
 8004220:	675a      	str	r2, [r3, #116]	@ 0x74
 8004222:	4b17      	ldr	r3, [pc, #92]	@ (8004280 <HAL_DeInit+0x68>)
 8004224:	4a18      	ldr	r2, [pc, #96]	@ (8004288 <HAL_DeInit+0x70>)
 8004226:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8004228:	4b15      	ldr	r3, [pc, #84]	@ (8004280 <HAL_DeInit+0x68>)
 800422a:	2200      	movs	r2, #0
 800422c:	675a      	str	r2, [r3, #116]	@ 0x74
 800422e:	4b14      	ldr	r3, [pc, #80]	@ (8004280 <HAL_DeInit+0x68>)
 8004230:	2200      	movs	r2, #0
 8004232:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8004234:	4b12      	ldr	r3, [pc, #72]	@ (8004280 <HAL_DeInit+0x68>)
 8004236:	4a15      	ldr	r2, [pc, #84]	@ (800428c <HAL_DeInit+0x74>)
 8004238:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 800423a:	4b11      	ldr	r3, [pc, #68]	@ (8004280 <HAL_DeInit+0x68>)
 800423c:	2200      	movs	r2, #0
 800423e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 8004240:	4b0f      	ldr	r3, [pc, #60]	@ (8004280 <HAL_DeInit+0x68>)
 8004242:	4a13      	ldr	r2, [pc, #76]	@ (8004290 <HAL_DeInit+0x78>)
 8004244:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8004246:	4b0e      	ldr	r3, [pc, #56]	@ (8004280 <HAL_DeInit+0x68>)
 8004248:	2200      	movs	r2, #0
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 800424c:	4b0c      	ldr	r3, [pc, #48]	@ (8004280 <HAL_DeInit+0x68>)
 800424e:	4a11      	ldr	r2, [pc, #68]	@ (8004294 <HAL_DeInit+0x7c>)
 8004250:	665a      	str	r2, [r3, #100]	@ 0x64
 8004252:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <HAL_DeInit+0x68>)
 8004254:	f240 1211 	movw	r2, #273	@ 0x111
 8004258:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 800425a:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <HAL_DeInit+0x68>)
 800425c:	2200      	movs	r2, #0
 800425e:	665a      	str	r2, [r3, #100]	@ 0x64
 8004260:	4b07      	ldr	r3, [pc, #28]	@ (8004280 <HAL_DeInit+0x68>)
 8004262:	2200      	movs	r2, #0
 8004264:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 8004266:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <HAL_DeInit+0x68>)
 8004268:	f240 6261 	movw	r2, #1633	@ 0x661
 800426c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 800426e:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_DeInit+0x68>)
 8004270:	2200      	movs	r2, #0
 8004272:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8004274:	f000 f810 	bl	8004298 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	46020c00 	.word	0x46020c00
 8004284:	027e403f 	.word	0x027e403f
 8004288:	00800222 	.word	0x00800222
 800428c:	00677800 	.word	0x00677800
 8004290:	0007100f 	.word	0x0007100f
 8004294:	19bf55ff 	.word	0x19bf55ff

08004298 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 800429c:	bf00      	nop
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80042b4:	4b33      	ldr	r3, [pc, #204]	@ (8004384 <HAL_InitTick+0xdc>)
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e05c      	b.n	800437a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80042c0:	4b31      	ldr	r3, [pc, #196]	@ (8004388 <HAL_InitTick+0xe0>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d10c      	bne.n	80042e6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80042cc:	4b2f      	ldr	r3, [pc, #188]	@ (800438c <HAL_InitTick+0xe4>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b2c      	ldr	r3, [pc, #176]	@ (8004384 <HAL_InitTick+0xdc>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	4619      	mov	r1, r3
 80042d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042da:	fbb3 f3f1 	udiv	r3, r3, r1
 80042de:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	e037      	b.n	8004356 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80042e6:	f000 fa13 	bl	8004710 <HAL_SYSTICK_GetCLKSourceConfig>
 80042ea:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d023      	beq.n	800433a <HAL_InitTick+0x92>
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d82d      	bhi.n	8004354 <HAL_InitTick+0xac>
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_InitTick+0x5e>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d00d      	beq.n	8004320 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004304:	e026      	b.n	8004354 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8004306:	4b21      	ldr	r3, [pc, #132]	@ (800438c <HAL_InitTick+0xe4>)
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4b1e      	ldr	r3, [pc, #120]	@ (8004384 <HAL_InitTick+0xdc>)
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	4619      	mov	r1, r3
 8004310:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004314:	fbb3 f3f1 	udiv	r3, r3, r1
 8004318:	fbb2 f3f3 	udiv	r3, r2, r3
 800431c:	60fb      	str	r3, [r7, #12]
        break;
 800431e:	e01a      	b.n	8004356 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004320:	4b18      	ldr	r3, [pc, #96]	@ (8004384 <HAL_InitTick+0xdc>)
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800432a:	fbb3 f3f2 	udiv	r3, r3, r2
 800432e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8004332:	fbb2 f3f3 	udiv	r3, r2, r3
 8004336:	60fb      	str	r3, [r7, #12]
        break;
 8004338:	e00d      	b.n	8004356 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800433a:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <HAL_InitTick+0xdc>)
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	461a      	mov	r2, r3
 8004340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004344:	fbb3 f3f2 	udiv	r3, r3, r2
 8004348:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800434c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004350:	60fb      	str	r3, [r7, #12]
        break;
 8004352:	e000      	b.n	8004356 <HAL_InitTick+0xae>
        break;
 8004354:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f960 	bl	800461c <HAL_SYSTICK_Config>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e009      	b.n	800437a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004366:	2200      	movs	r2, #0
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	f04f 30ff 	mov.w	r0, #4294967295
 800436e:	f000 f92d 	bl	80045cc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004372:	4a07      	ldr	r2, [pc, #28]	@ (8004390 <HAL_InitTick+0xe8>)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000018 	.word	0x20000018
 8004388:	e000e010 	.word	0xe000e010
 800438c:	20000010 	.word	0x20000010
 8004390:	20000014 	.word	0x20000014

08004394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004398:	4b06      	ldr	r3, [pc, #24]	@ (80043b4 <HAL_IncTick+0x20>)
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <HAL_IncTick+0x24>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4413      	add	r3, r2
 80043a4:	4a04      	ldr	r2, [pc, #16]	@ (80043b8 <HAL_IncTick+0x24>)
 80043a6:	6013      	str	r3, [r2, #0]
}
 80043a8:	bf00      	nop
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	20000018 	.word	0x20000018
 80043b8:	20000464 	.word	0x20000464

080043bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  return uwTick;
 80043c0:	4b03      	ldr	r3, [pc, #12]	@ (80043d0 <HAL_GetTick+0x14>)
 80043c2:	681b      	ldr	r3, [r3, #0]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	20000464 	.word	0x20000464

080043d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043dc:	f7ff ffee 	bl	80043bc <HAL_GetTick>
 80043e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d005      	beq.n	80043fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <HAL_Delay+0x44>)
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80043fa:	bf00      	nop
 80043fc:	f7ff ffde 	bl	80043bc <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	429a      	cmp	r2, r3
 800440a:	d8f7      	bhi.n	80043fc <HAL_Delay+0x28>
  {
  }
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000018 	.word	0x20000018

0800441c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004420:	4b05      	ldr	r3, [pc, #20]	@ (8004438 <HAL_SuspendTick+0x1c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a04      	ldr	r2, [pc, #16]	@ (8004438 <HAL_SuspendTick+0x1c>)
 8004426:	f023 0302 	bic.w	r3, r3, #2
 800442a:	6013      	str	r3, [r2, #0]
}
 800442c:	bf00      	nop
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	e000e010 	.word	0xe000e010

0800443c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004440:	4b05      	ldr	r3, [pc, #20]	@ (8004458 <HAL_ResumeTick+0x1c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a04      	ldr	r2, [pc, #16]	@ (8004458 <HAL_ResumeTick+0x1c>)
 8004446:	f043 0302 	orr.w	r3, r3, #2
 800444a:	6013      	str	r3, [r2, #0]
}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	e000e010 	.word	0xe000e010

0800445c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800446c:	4b0c      	ldr	r3, [pc, #48]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004478:	4013      	ands	r3, r2
 800447a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800448c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800448e:	4a04      	ldr	r2, [pc, #16]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	60d3      	str	r3, [r2, #12]
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000ed00 	.word	0xe000ed00

080044a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044a8:	4b04      	ldr	r3, [pc, #16]	@ (80044bc <__NVIC_GetPriorityGrouping+0x18>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	0a1b      	lsrs	r3, r3, #8
 80044ae:	f003 0307 	and.w	r3, r3, #7
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	db0b      	blt.n	80044ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	f003 021f 	and.w	r2, r3, #31
 80044d8:	4907      	ldr	r1, [pc, #28]	@ (80044f8 <__NVIC_EnableIRQ+0x38>)
 80044da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	2001      	movs	r0, #1
 80044e2:	fa00 f202 	lsl.w	r2, r0, r2
 80044e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	e000e100 	.word	0xe000e100

080044fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	6039      	str	r1, [r7, #0]
 8004506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450c:	2b00      	cmp	r3, #0
 800450e:	db0a      	blt.n	8004526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	b2da      	uxtb	r2, r3
 8004514:	490c      	ldr	r1, [pc, #48]	@ (8004548 <__NVIC_SetPriority+0x4c>)
 8004516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451a:	0112      	lsls	r2, r2, #4
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	440b      	add	r3, r1
 8004520:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004524:	e00a      	b.n	800453c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	4908      	ldr	r1, [pc, #32]	@ (800454c <__NVIC_SetPriority+0x50>)
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	3b04      	subs	r3, #4
 8004534:	0112      	lsls	r2, r2, #4
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	440b      	add	r3, r1
 800453a:	761a      	strb	r2, [r3, #24]
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	e000e100 	.word	0xe000e100
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004550:	b480      	push	{r7}
 8004552:	b089      	sub	sp, #36	@ 0x24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f1c3 0307 	rsb	r3, r3, #7
 800456a:	2b04      	cmp	r3, #4
 800456c:	bf28      	it	cs
 800456e:	2304      	movcs	r3, #4
 8004570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3304      	adds	r3, #4
 8004576:	2b06      	cmp	r3, #6
 8004578:	d902      	bls.n	8004580 <NVIC_EncodePriority+0x30>
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	3b03      	subs	r3, #3
 800457e:	e000      	b.n	8004582 <NVIC_EncodePriority+0x32>
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004584:	f04f 32ff 	mov.w	r2, #4294967295
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43da      	mvns	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	401a      	ands	r2, r3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004598:	f04f 31ff 	mov.w	r1, #4294967295
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	fa01 f303 	lsl.w	r3, r1, r3
 80045a2:	43d9      	mvns	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045a8:	4313      	orrs	r3, r2
         );
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3724      	adds	r7, #36	@ 0x24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7ff ff4c 	bl	800445c <__NVIC_SetPriorityGrouping>
}
 80045c4:	bf00      	nop
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80045da:	f7ff ff63 	bl	80044a4 <__NVIC_GetPriorityGrouping>
 80045de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	68b9      	ldr	r1, [r7, #8]
 80045e4:	6978      	ldr	r0, [r7, #20]
 80045e6:	f7ff ffb3 	bl	8004550 <NVIC_EncodePriority>
 80045ea:	4602      	mov	r2, r0
 80045ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff ff82 	bl	80044fc <__NVIC_SetPriority>
}
 80045f8:	bf00      	nop
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800460a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff ff56 	bl	80044c0 <__NVIC_EnableIRQ>
}
 8004614:	bf00      	nop
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3b01      	subs	r3, #1
 8004628:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800462c:	d301      	bcc.n	8004632 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800462e:	2301      	movs	r3, #1
 8004630:	e00d      	b.n	800464e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004632:	4a0a      	ldr	r2, [pc, #40]	@ (800465c <HAL_SYSTICK_Config+0x40>)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3b01      	subs	r3, #1
 8004638:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800463a:	4b08      	ldr	r3, [pc, #32]	@ (800465c <HAL_SYSTICK_Config+0x40>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004640:	4b06      	ldr	r3, [pc, #24]	@ (800465c <HAL_SYSTICK_Config+0x40>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a05      	ldr	r2, [pc, #20]	@ (800465c <HAL_SYSTICK_Config+0x40>)
 8004646:	f043 0303 	orr.w	r3, r3, #3
 800464a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	e000e010 	.word	0xe000e010

08004660 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b04      	cmp	r3, #4
 800466c:	d844      	bhi.n	80046f8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800466e:	a201      	add	r2, pc, #4	@ (adr r2, 8004674 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004674:	08004697 	.word	0x08004697
 8004678:	080046b5 	.word	0x080046b5
 800467c:	080046d7 	.word	0x080046d7
 8004680:	080046f9 	.word	0x080046f9
 8004684:	08004689 	.word	0x08004689
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004688:	4b1f      	ldr	r3, [pc, #124]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a1e      	ldr	r2, [pc, #120]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800468e:	f043 0304 	orr.w	r3, r3, #4
 8004692:	6013      	str	r3, [r2, #0]
      break;
 8004694:	e031      	b.n	80046fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004696:	4b1c      	ldr	r3, [pc, #112]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1b      	ldr	r2, [pc, #108]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800469c:	f023 0304 	bic.w	r3, r3, #4
 80046a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80046a2:	4b1a      	ldr	r3, [pc, #104]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046a8:	4a18      	ldr	r2, [pc, #96]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046aa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80046ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80046b2:	e022      	b.n	80046fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80046b4:	4b14      	ldr	r3, [pc, #80]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a13      	ldr	r2, [pc, #76]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046ba:	f023 0304 	bic.w	r3, r3, #4
 80046be:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80046c0:	4b12      	ldr	r3, [pc, #72]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046c6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80046ca:	4a10      	ldr	r2, [pc, #64]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80046d4:	e011      	b.n	80046fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80046d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a0b      	ldr	r2, [pc, #44]	@ (8004708 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046dc:	f023 0304 	bic.w	r3, r3, #4
 80046e0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80046e2:	4b0a      	ldr	r3, [pc, #40]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046e8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80046ec:	4a07      	ldr	r2, [pc, #28]	@ (800470c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80046ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80046f6:	e000      	b.n	80046fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80046f8:	bf00      	nop
  }
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	e000e010 	.word	0xe000e010
 800470c:	46020c00 	.word	0x46020c00

08004710 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8004716:	4b19      	ldr	r3, [pc, #100]	@ (800477c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0304 	and.w	r3, r3, #4
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004722:	2304      	movs	r3, #4
 8004724:	607b      	str	r3, [r7, #4]
 8004726:	e021      	b.n	800476c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8004728:	4b15      	ldr	r3, [pc, #84]	@ (8004780 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800472a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800472e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004732:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800473a:	d011      	beq.n	8004760 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004742:	d810      	bhi.n	8004766 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d004      	beq.n	8004754 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004750:	d003      	beq.n	800475a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8004752:	e008      	b.n	8004766 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004754:	2300      	movs	r3, #0
 8004756:	607b      	str	r3, [r7, #4]
        break;
 8004758:	e008      	b.n	800476c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800475a:	2301      	movs	r3, #1
 800475c:	607b      	str	r3, [r7, #4]
        break;
 800475e:	e005      	b.n	800476c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004760:	2302      	movs	r3, #2
 8004762:	607b      	str	r3, [r7, #4]
        break;
 8004764:	e002      	b.n	800476c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004766:	2300      	movs	r3, #0
 8004768:	607b      	str	r3, [r7, #4]
        break;
 800476a:	bf00      	nop
    }
  }
  return systick_source;
 800476c:	687b      	ldr	r3, [r7, #4]
}
 800476e:	4618      	mov	r0, r3
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	e000e010 	.word	0xe000e010
 8004780:	46020c00 	.word	0x46020c00

08004784 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 800478c:	f7ff fe16 	bl	80043bc <HAL_GetTick>
 8004790:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d101      	bne.n	800479c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e0db      	b.n	8004954 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a6e      	ldr	r2, [pc, #440]	@ (800495c <HAL_DMA_Init+0x1d8>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	f000 809f 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a6c      	ldr	r2, [pc, #432]	@ (8004960 <HAL_DMA_Init+0x1dc>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	f000 8099 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a6a      	ldr	r2, [pc, #424]	@ (8004964 <HAL_DMA_Init+0x1e0>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	f000 8093 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a68      	ldr	r2, [pc, #416]	@ (8004968 <HAL_DMA_Init+0x1e4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	f000 808d 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a66      	ldr	r2, [pc, #408]	@ (800496c <HAL_DMA_Init+0x1e8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	f000 8087 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a64      	ldr	r2, [pc, #400]	@ (8004970 <HAL_DMA_Init+0x1ec>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	f000 8081 	beq.w	80048e6 <HAL_DMA_Init+0x162>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a62      	ldr	r2, [pc, #392]	@ (8004974 <HAL_DMA_Init+0x1f0>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d07b      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a61      	ldr	r2, [pc, #388]	@ (8004978 <HAL_DMA_Init+0x1f4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d076      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a5f      	ldr	r2, [pc, #380]	@ (800497c <HAL_DMA_Init+0x1f8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d071      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a5e      	ldr	r2, [pc, #376]	@ (8004980 <HAL_DMA_Init+0x1fc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d06c      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a5c      	ldr	r2, [pc, #368]	@ (8004984 <HAL_DMA_Init+0x200>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d067      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a5b      	ldr	r2, [pc, #364]	@ (8004988 <HAL_DMA_Init+0x204>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d062      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a59      	ldr	r2, [pc, #356]	@ (800498c <HAL_DMA_Init+0x208>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d05d      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a58      	ldr	r2, [pc, #352]	@ (8004990 <HAL_DMA_Init+0x20c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d058      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a56      	ldr	r2, [pc, #344]	@ (8004994 <HAL_DMA_Init+0x210>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d053      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a55      	ldr	r2, [pc, #340]	@ (8004998 <HAL_DMA_Init+0x214>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d04e      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a53      	ldr	r2, [pc, #332]	@ (800499c <HAL_DMA_Init+0x218>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d049      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a52      	ldr	r2, [pc, #328]	@ (80049a0 <HAL_DMA_Init+0x21c>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d044      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a50      	ldr	r2, [pc, #320]	@ (80049a4 <HAL_DMA_Init+0x220>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d03f      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a4f      	ldr	r2, [pc, #316]	@ (80049a8 <HAL_DMA_Init+0x224>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d03a      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a4d      	ldr	r2, [pc, #308]	@ (80049ac <HAL_DMA_Init+0x228>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d035      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a4c      	ldr	r2, [pc, #304]	@ (80049b0 <HAL_DMA_Init+0x22c>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d030      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a4a      	ldr	r2, [pc, #296]	@ (80049b4 <HAL_DMA_Init+0x230>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d02b      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a49      	ldr	r2, [pc, #292]	@ (80049b8 <HAL_DMA_Init+0x234>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d026      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a47      	ldr	r2, [pc, #284]	@ (80049bc <HAL_DMA_Init+0x238>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d021      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a46      	ldr	r2, [pc, #280]	@ (80049c0 <HAL_DMA_Init+0x23c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d01c      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a44      	ldr	r2, [pc, #272]	@ (80049c4 <HAL_DMA_Init+0x240>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d017      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a43      	ldr	r2, [pc, #268]	@ (80049c8 <HAL_DMA_Init+0x244>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d012      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a41      	ldr	r2, [pc, #260]	@ (80049cc <HAL_DMA_Init+0x248>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00d      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a40      	ldr	r2, [pc, #256]	@ (80049d0 <HAL_DMA_Init+0x24c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d008      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a3e      	ldr	r2, [pc, #248]	@ (80049d4 <HAL_DMA_Init+0x250>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <HAL_DMA_Init+0x162>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a3d      	ldr	r2, [pc, #244]	@ (80049d8 <HAL_DMA_Init+0x254>)
 80048e4:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695a      	ldr	r2, [r3, #20]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0206 	orr.w	r2, r2, #6
 8004904:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004906:	e00f      	b.n	8004928 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004908:	f7ff fd58 	bl	80043bc <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b05      	cmp	r3, #5
 8004914:	d908      	bls.n	8004928 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2210      	movs	r2, #16
 800491a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2203      	movs	r2, #3
 8004920:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e015      	b.n	8004954 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1e8      	bne.n	8004908 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fa9c 	bl	8004e74 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40020050 	.word	0x40020050
 8004960:	50020050 	.word	0x50020050
 8004964:	400200d0 	.word	0x400200d0
 8004968:	500200d0 	.word	0x500200d0
 800496c:	40020150 	.word	0x40020150
 8004970:	50020150 	.word	0x50020150
 8004974:	400201d0 	.word	0x400201d0
 8004978:	500201d0 	.word	0x500201d0
 800497c:	40020250 	.word	0x40020250
 8004980:	50020250 	.word	0x50020250
 8004984:	400202d0 	.word	0x400202d0
 8004988:	500202d0 	.word	0x500202d0
 800498c:	40020350 	.word	0x40020350
 8004990:	50020350 	.word	0x50020350
 8004994:	400203d0 	.word	0x400203d0
 8004998:	500203d0 	.word	0x500203d0
 800499c:	40020450 	.word	0x40020450
 80049a0:	50020450 	.word	0x50020450
 80049a4:	400204d0 	.word	0x400204d0
 80049a8:	500204d0 	.word	0x500204d0
 80049ac:	40020550 	.word	0x40020550
 80049b0:	50020550 	.word	0x50020550
 80049b4:	400205d0 	.word	0x400205d0
 80049b8:	500205d0 	.word	0x500205d0
 80049bc:	40020650 	.word	0x40020650
 80049c0:	50020650 	.word	0x50020650
 80049c4:	400206d0 	.word	0x400206d0
 80049c8:	500206d0 	.word	0x500206d0
 80049cc:	40020750 	.word	0x40020750
 80049d0:	50020750 	.word	0x50020750
 80049d4:	400207d0 	.word	0x400207d0
 80049d8:	500207d0 	.word	0x500207d0

080049dc <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
 80049e8:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e04f      	b.n	8004a94 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d101      	bne.n	8004a02 <HAL_DMA_Start_IT+0x26>
 80049fe:	2302      	movs	r3, #2
 8004a00:	e048      	b.n	8004a94 <HAL_DMA_Start_IT+0xb8>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d136      	bne.n	8004a84 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	68b9      	ldr	r1, [r7, #8]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 f9fc 	bl	8004e28 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695a      	ldr	r2, [r3, #20]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8004a3e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d007      	beq.n	8004a58 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695a      	ldr	r2, [r3, #20]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a56:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d007      	beq.n	8004a70 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695a      	ldr	r2, [r3, #20]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a6e:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e007      	b.n	8004a94 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2240      	movs	r2, #64	@ 0x40
 8004a88:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e019      	b.n	8004ae2 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d004      	beq.n	8004ac4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2220      	movs	r2, #32
 8004abe:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e00e      	b.n	8004ae2 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2204      	movs	r2, #4
 8004ac8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6812      	ldr	r2, [r2, #0]
 8004ad6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004ada:	f043 0304 	orr.w	r3, r3, #4
 8004ade:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b086      	sub	sp, #24
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004afe:	f023 030f 	bic.w	r3, r3, #15
 8004b02:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b0c:	3b50      	subs	r3, #80	@ 0x50
 8004b0e:	09db      	lsrs	r3, r3, #7
 8004b10:	f003 031f 	and.w	r3, r3, #31
 8004b14:	2201      	movs	r2, #1
 8004b16:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1a:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4013      	ands	r3, r2
 8004b24:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 813b 	beq.w	8004da4 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d011      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00a      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b52:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b58:	f043 0201 	orr.w	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d011      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b84:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8a:	f043 0202 	orr.w	r2, r3, #2
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d011      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004bb6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bbc:	f043 0204 	orr.w	r2, r3, #4
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d011      	beq.n	8004bf6 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00a      	beq.n	8004bf6 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004be8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	f043 0208 	orr.w	r2, r3, #8
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d013      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00c      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c1a:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d04c      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d045      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c50:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d12e      	bne.n	8004cbc <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695a      	ldr	r2, [r3, #20]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c6c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695a      	ldr	r2, [r3, #20]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f042 0202 	orr.w	r2, r2, #2
 8004c7c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d007      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c96:	2201      	movs	r2, #1
 8004c98:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d07a      	beq.n	8004da8 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	4798      	blx	r3
        }

        return;
 8004cba:	e075      	b.n	8004da8 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2205      	movs	r2, #5
 8004cc0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d003      	beq.n	8004cd4 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d039      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d032      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d012      	beq.n	8004d22 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d116      	bne.n	8004d34 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d111      	bne.n	8004d34 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	731a      	strb	r2, [r3, #12]
 8004d20:	e008      	b.n	8004d34 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d103      	bne.n	8004d34 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004d3c:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d025      	beq.n	8004daa <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f042 0202 	orr.w	r2, r2, #2
 8004d6c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d86:	2201      	movs	r2, #1
 8004d88:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	4798      	blx	r3
 8004da2:	e002      	b.n	8004daa <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8004da4:	bf00      	nop
 8004da6:	e000      	b.n	8004daa <HAL_DMA_IRQHandler+0x2bc>
        return;
 8004da8:	bf00      	nop
    }
  }
}
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e02b      	b.n	8004e1c <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004dcc:	f023 030f 	bic.w	r3, r3, #15
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dda:	3b50      	subs	r3, #80	@ 0x50
 8004ddc:	09db      	lsrs	r3, r3, #7
 8004dde:	f003 031f 	and.w	r3, r3, #31
 8004de2:	2201      	movs	r2, #1
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	f003 0310 	and.w	r3, r3, #16
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d012      	beq.n	8004e1a <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	f003 0311 	and.w	r3, r3, #17
 8004dfa:	2b11      	cmp	r3, #17
 8004dfc:	d106      	bne.n	8004e0c <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	431a      	orrs	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	605a      	str	r2, [r3, #4]
 8004e0a:	e006      	b.n	8004e1a <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	43db      	mvns	r3, r3
 8004e14:	401a      	ands	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	041b      	lsls	r3, r3, #16
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	b291      	uxth	r1, r2
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	6812      	ldr	r2, [r2, #0]
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004e54:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004e66:	bf00      	nop
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
	...

08004e74 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695a      	ldr	r2, [r3, #20]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	431a      	orrs	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a53      	ldr	r2, [pc, #332]	@ (8005000 <DMA_Init+0x18c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	f000 80a0 	beq.w	8004ffa <DMA_Init+0x186>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a51      	ldr	r2, [pc, #324]	@ (8005004 <DMA_Init+0x190>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	f000 809a 	beq.w	8004ffa <DMA_Init+0x186>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a4f      	ldr	r2, [pc, #316]	@ (8005008 <DMA_Init+0x194>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	f000 8094 	beq.w	8004ffa <DMA_Init+0x186>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a4d      	ldr	r2, [pc, #308]	@ (800500c <DMA_Init+0x198>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	f000 808e 	beq.w	8004ffa <DMA_Init+0x186>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a4b      	ldr	r2, [pc, #300]	@ (8005010 <DMA_Init+0x19c>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	f000 8088 	beq.w	8004ffa <DMA_Init+0x186>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a49      	ldr	r2, [pc, #292]	@ (8005014 <DMA_Init+0x1a0>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	f000 8082 	beq.w	8004ffa <DMA_Init+0x186>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a47      	ldr	r2, [pc, #284]	@ (8005018 <DMA_Init+0x1a4>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d07c      	beq.n	8004ffa <DMA_Init+0x186>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a45      	ldr	r2, [pc, #276]	@ (800501c <DMA_Init+0x1a8>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d077      	beq.n	8004ffa <DMA_Init+0x186>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a44      	ldr	r2, [pc, #272]	@ (8005020 <DMA_Init+0x1ac>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d072      	beq.n	8004ffa <DMA_Init+0x186>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a42      	ldr	r2, [pc, #264]	@ (8005024 <DMA_Init+0x1b0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d06d      	beq.n	8004ffa <DMA_Init+0x186>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a41      	ldr	r2, [pc, #260]	@ (8005028 <DMA_Init+0x1b4>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d068      	beq.n	8004ffa <DMA_Init+0x186>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a3f      	ldr	r2, [pc, #252]	@ (800502c <DMA_Init+0x1b8>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d063      	beq.n	8004ffa <DMA_Init+0x186>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a3e      	ldr	r2, [pc, #248]	@ (8005030 <DMA_Init+0x1bc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d05e      	beq.n	8004ffa <DMA_Init+0x186>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a3c      	ldr	r2, [pc, #240]	@ (8005034 <DMA_Init+0x1c0>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d059      	beq.n	8004ffa <DMA_Init+0x186>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a3b      	ldr	r2, [pc, #236]	@ (8005038 <DMA_Init+0x1c4>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d054      	beq.n	8004ffa <DMA_Init+0x186>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a39      	ldr	r2, [pc, #228]	@ (800503c <DMA_Init+0x1c8>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d04f      	beq.n	8004ffa <DMA_Init+0x186>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a38      	ldr	r2, [pc, #224]	@ (8005040 <DMA_Init+0x1cc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d04a      	beq.n	8004ffa <DMA_Init+0x186>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a36      	ldr	r2, [pc, #216]	@ (8005044 <DMA_Init+0x1d0>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d045      	beq.n	8004ffa <DMA_Init+0x186>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a35      	ldr	r2, [pc, #212]	@ (8005048 <DMA_Init+0x1d4>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d040      	beq.n	8004ffa <DMA_Init+0x186>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a33      	ldr	r2, [pc, #204]	@ (800504c <DMA_Init+0x1d8>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d03b      	beq.n	8004ffa <DMA_Init+0x186>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a32      	ldr	r2, [pc, #200]	@ (8005050 <DMA_Init+0x1dc>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d036      	beq.n	8004ffa <DMA_Init+0x186>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a30      	ldr	r2, [pc, #192]	@ (8005054 <DMA_Init+0x1e0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d031      	beq.n	8004ffa <DMA_Init+0x186>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a2f      	ldr	r2, [pc, #188]	@ (8005058 <DMA_Init+0x1e4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d02c      	beq.n	8004ffa <DMA_Init+0x186>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800505c <DMA_Init+0x1e8>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d027      	beq.n	8004ffa <DMA_Init+0x186>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a2c      	ldr	r2, [pc, #176]	@ (8005060 <DMA_Init+0x1ec>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d022      	beq.n	8004ffa <DMA_Init+0x186>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8005064 <DMA_Init+0x1f0>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d01d      	beq.n	8004ffa <DMA_Init+0x186>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a29      	ldr	r2, [pc, #164]	@ (8005068 <DMA_Init+0x1f4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d018      	beq.n	8004ffa <DMA_Init+0x186>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a27      	ldr	r2, [pc, #156]	@ (800506c <DMA_Init+0x1f8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d013      	beq.n	8004ffa <DMA_Init+0x186>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a26      	ldr	r2, [pc, #152]	@ (8005070 <DMA_Init+0x1fc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d00e      	beq.n	8004ffa <DMA_Init+0x186>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a24      	ldr	r2, [pc, #144]	@ (8005074 <DMA_Init+0x200>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d009      	beq.n	8004ffa <DMA_Init+0x186>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a23      	ldr	r2, [pc, #140]	@ (8005078 <DMA_Init+0x204>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d004      	beq.n	8004ffa <DMA_Init+0x186>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a21      	ldr	r2, [pc, #132]	@ (800507c <DMA_Init+0x208>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d142      	bne.n	8005080 <DMA_Init+0x20c>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e041      	b.n	8005082 <DMA_Init+0x20e>
 8004ffe:	bf00      	nop
 8005000:	40020050 	.word	0x40020050
 8005004:	50020050 	.word	0x50020050
 8005008:	400200d0 	.word	0x400200d0
 800500c:	500200d0 	.word	0x500200d0
 8005010:	40020150 	.word	0x40020150
 8005014:	50020150 	.word	0x50020150
 8005018:	400201d0 	.word	0x400201d0
 800501c:	500201d0 	.word	0x500201d0
 8005020:	40020250 	.word	0x40020250
 8005024:	50020250 	.word	0x50020250
 8005028:	400202d0 	.word	0x400202d0
 800502c:	500202d0 	.word	0x500202d0
 8005030:	40020350 	.word	0x40020350
 8005034:	50020350 	.word	0x50020350
 8005038:	400203d0 	.word	0x400203d0
 800503c:	500203d0 	.word	0x500203d0
 8005040:	40020450 	.word	0x40020450
 8005044:	50020450 	.word	0x50020450
 8005048:	400204d0 	.word	0x400204d0
 800504c:	500204d0 	.word	0x500204d0
 8005050:	40020550 	.word	0x40020550
 8005054:	50020550 	.word	0x50020550
 8005058:	400205d0 	.word	0x400205d0
 800505c:	500205d0 	.word	0x500205d0
 8005060:	40020650 	.word	0x40020650
 8005064:	50020650 	.word	0x50020650
 8005068:	400206d0 	.word	0x400206d0
 800506c:	500206d0 	.word	0x500206d0
 8005070:	40020750 	.word	0x40020750
 8005074:	50020750 	.word	0x50020750
 8005078:	400207d0 	.word	0x400207d0
 800507c:	500207d0 	.word	0x500207d0
 8005080:	2300      	movs	r3, #0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800508e:	3b01      	subs	r3, #1
 8005090:	051b      	lsls	r3, r3, #20
 8005092:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8005096:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509c:	3b01      	subs	r3, #1
 800509e:	011b      	lsls	r3, r3, #4
 80050a0:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80050a4:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	430a      	orrs	r2, r1
 80050be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050de:	f040 80b0 	bne.w	8005242 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a82      	ldr	r2, [pc, #520]	@ (80052f0 <DMA_Init+0x47c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	f000 80a0 	beq.w	800522e <DMA_Init+0x3ba>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a80      	ldr	r2, [pc, #512]	@ (80052f4 <DMA_Init+0x480>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	f000 809a 	beq.w	800522e <DMA_Init+0x3ba>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a7e      	ldr	r2, [pc, #504]	@ (80052f8 <DMA_Init+0x484>)
 8005100:	4293      	cmp	r3, r2
 8005102:	f000 8094 	beq.w	800522e <DMA_Init+0x3ba>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a7c      	ldr	r2, [pc, #496]	@ (80052fc <DMA_Init+0x488>)
 800510c:	4293      	cmp	r3, r2
 800510e:	f000 808e 	beq.w	800522e <DMA_Init+0x3ba>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a7a      	ldr	r2, [pc, #488]	@ (8005300 <DMA_Init+0x48c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	f000 8088 	beq.w	800522e <DMA_Init+0x3ba>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a78      	ldr	r2, [pc, #480]	@ (8005304 <DMA_Init+0x490>)
 8005124:	4293      	cmp	r3, r2
 8005126:	f000 8082 	beq.w	800522e <DMA_Init+0x3ba>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a76      	ldr	r2, [pc, #472]	@ (8005308 <DMA_Init+0x494>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d07c      	beq.n	800522e <DMA_Init+0x3ba>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a74      	ldr	r2, [pc, #464]	@ (800530c <DMA_Init+0x498>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d077      	beq.n	800522e <DMA_Init+0x3ba>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a73      	ldr	r2, [pc, #460]	@ (8005310 <DMA_Init+0x49c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d072      	beq.n	800522e <DMA_Init+0x3ba>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a71      	ldr	r2, [pc, #452]	@ (8005314 <DMA_Init+0x4a0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d06d      	beq.n	800522e <DMA_Init+0x3ba>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a70      	ldr	r2, [pc, #448]	@ (8005318 <DMA_Init+0x4a4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d068      	beq.n	800522e <DMA_Init+0x3ba>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a6e      	ldr	r2, [pc, #440]	@ (800531c <DMA_Init+0x4a8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d063      	beq.n	800522e <DMA_Init+0x3ba>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a6d      	ldr	r2, [pc, #436]	@ (8005320 <DMA_Init+0x4ac>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d05e      	beq.n	800522e <DMA_Init+0x3ba>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a6b      	ldr	r2, [pc, #428]	@ (8005324 <DMA_Init+0x4b0>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d059      	beq.n	800522e <DMA_Init+0x3ba>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a6a      	ldr	r2, [pc, #424]	@ (8005328 <DMA_Init+0x4b4>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d054      	beq.n	800522e <DMA_Init+0x3ba>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a68      	ldr	r2, [pc, #416]	@ (800532c <DMA_Init+0x4b8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d04f      	beq.n	800522e <DMA_Init+0x3ba>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a67      	ldr	r2, [pc, #412]	@ (8005330 <DMA_Init+0x4bc>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d04a      	beq.n	800522e <DMA_Init+0x3ba>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a65      	ldr	r2, [pc, #404]	@ (8005334 <DMA_Init+0x4c0>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d045      	beq.n	800522e <DMA_Init+0x3ba>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a64      	ldr	r2, [pc, #400]	@ (8005338 <DMA_Init+0x4c4>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d040      	beq.n	800522e <DMA_Init+0x3ba>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a62      	ldr	r2, [pc, #392]	@ (800533c <DMA_Init+0x4c8>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d03b      	beq.n	800522e <DMA_Init+0x3ba>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a61      	ldr	r2, [pc, #388]	@ (8005340 <DMA_Init+0x4cc>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d036      	beq.n	800522e <DMA_Init+0x3ba>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a5f      	ldr	r2, [pc, #380]	@ (8005344 <DMA_Init+0x4d0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d031      	beq.n	800522e <DMA_Init+0x3ba>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a5e      	ldr	r2, [pc, #376]	@ (8005348 <DMA_Init+0x4d4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d02c      	beq.n	800522e <DMA_Init+0x3ba>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a5c      	ldr	r2, [pc, #368]	@ (800534c <DMA_Init+0x4d8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d027      	beq.n	800522e <DMA_Init+0x3ba>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a5b      	ldr	r2, [pc, #364]	@ (8005350 <DMA_Init+0x4dc>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d022      	beq.n	800522e <DMA_Init+0x3ba>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a59      	ldr	r2, [pc, #356]	@ (8005354 <DMA_Init+0x4e0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d01d      	beq.n	800522e <DMA_Init+0x3ba>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a58      	ldr	r2, [pc, #352]	@ (8005358 <DMA_Init+0x4e4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d018      	beq.n	800522e <DMA_Init+0x3ba>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a56      	ldr	r2, [pc, #344]	@ (800535c <DMA_Init+0x4e8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d013      	beq.n	800522e <DMA_Init+0x3ba>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a55      	ldr	r2, [pc, #340]	@ (8005360 <DMA_Init+0x4ec>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00e      	beq.n	800522e <DMA_Init+0x3ba>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a53      	ldr	r2, [pc, #332]	@ (8005364 <DMA_Init+0x4f0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d009      	beq.n	800522e <DMA_Init+0x3ba>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a52      	ldr	r2, [pc, #328]	@ (8005368 <DMA_Init+0x4f4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d004      	beq.n	800522e <DMA_Init+0x3ba>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a50      	ldr	r2, [pc, #320]	@ (800536c <DMA_Init+0x4f8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d101      	bne.n	8005232 <DMA_Init+0x3be>
 800522e:	2301      	movs	r3, #1
 8005230:	e000      	b.n	8005234 <DMA_Init+0x3c0>
 8005232:	2300      	movs	r3, #0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00d      	beq.n	8005254 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	e008      	b.n	8005254 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800524a:	d103      	bne.n	8005254 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005252:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800525a:	4b45      	ldr	r3, [pc, #276]	@ (8005370 <DMA_Init+0x4fc>)
 800525c:	4013      	ands	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6812      	ldr	r2, [r2, #0]
 8005262:	68f9      	ldr	r1, [r7, #12]
 8005264:	430b      	orrs	r3, r1
 8005266:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2200      	movs	r2, #0
 800526e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a36      	ldr	r2, [pc, #216]	@ (8005350 <DMA_Init+0x4dc>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d022      	beq.n	80052c0 <DMA_Init+0x44c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a35      	ldr	r2, [pc, #212]	@ (8005354 <DMA_Init+0x4e0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d01d      	beq.n	80052c0 <DMA_Init+0x44c>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a33      	ldr	r2, [pc, #204]	@ (8005358 <DMA_Init+0x4e4>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d018      	beq.n	80052c0 <DMA_Init+0x44c>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a32      	ldr	r2, [pc, #200]	@ (800535c <DMA_Init+0x4e8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d013      	beq.n	80052c0 <DMA_Init+0x44c>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a30      	ldr	r2, [pc, #192]	@ (8005360 <DMA_Init+0x4ec>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d00e      	beq.n	80052c0 <DMA_Init+0x44c>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005364 <DMA_Init+0x4f0>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d009      	beq.n	80052c0 <DMA_Init+0x44c>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005368 <DMA_Init+0x4f4>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d004      	beq.n	80052c0 <DMA_Init+0x44c>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a2c      	ldr	r2, [pc, #176]	@ (800536c <DMA_Init+0x4f8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d101      	bne.n	80052c4 <DMA_Init+0x450>
 80052c0:	2301      	movs	r3, #1
 80052c2:	e000      	b.n	80052c6 <DMA_Init+0x452>
 80052c4:	2300      	movs	r3, #0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2200      	movs	r2, #0
 80052d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2200      	movs	r2, #0
 80052d8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2200      	movs	r2, #0
 80052e0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40020050 	.word	0x40020050
 80052f4:	50020050 	.word	0x50020050
 80052f8:	400200d0 	.word	0x400200d0
 80052fc:	500200d0 	.word	0x500200d0
 8005300:	40020150 	.word	0x40020150
 8005304:	50020150 	.word	0x50020150
 8005308:	400201d0 	.word	0x400201d0
 800530c:	500201d0 	.word	0x500201d0
 8005310:	40020250 	.word	0x40020250
 8005314:	50020250 	.word	0x50020250
 8005318:	400202d0 	.word	0x400202d0
 800531c:	500202d0 	.word	0x500202d0
 8005320:	40020350 	.word	0x40020350
 8005324:	50020350 	.word	0x50020350
 8005328:	400203d0 	.word	0x400203d0
 800532c:	500203d0 	.word	0x500203d0
 8005330:	40020450 	.word	0x40020450
 8005334:	50020450 	.word	0x50020450
 8005338:	400204d0 	.word	0x400204d0
 800533c:	500204d0 	.word	0x500204d0
 8005340:	40020550 	.word	0x40020550
 8005344:	50020550 	.word	0x50020550
 8005348:	400205d0 	.word	0x400205d0
 800534c:	500205d0 	.word	0x500205d0
 8005350:	40020650 	.word	0x40020650
 8005354:	50020650 	.word	0x50020650
 8005358:	400206d0 	.word	0x400206d0
 800535c:	500206d0 	.word	0x500206d0
 8005360:	40020750 	.word	0x40020750
 8005364:	50020750 	.word	0x50020750
 8005368:	400207d0 	.word	0x400207d0
 800536c:	500207d0 	.word	0x500207d0
 8005370:	3cc03180 	.word	0x3cc03180

08005374 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_DMAEx_List_Start_IT+0x16>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e082      	b.n	8005494 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005394:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053a0:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80053a2:	7dfb      	ldrb	r3, [r7, #23]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d005      	beq.n	80053b4 <HAL_DMAEx_List_Start_IT+0x40>
 80053a8:	7dfb      	ldrb	r3, [r7, #23]
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d16a      	bne.n	8005484 <HAL_DMAEx_List_Start_IT+0x110>
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d067      	beq.n	8005484 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d157      	bne.n	8005470 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d101      	bne.n	80053ce <HAL_DMAEx_List_Start_IT+0x5a>
 80053ca:	2302      	movs	r3, #2
 80053cc:	e062      	b.n	8005494 <HAL_DMAEx_List_Start_IT+0x120>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2202      	movs	r2, #2
 80053da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053e2:	2202      	movs	r2, #2
 80053e4:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053f0:	2200      	movs	r2, #0
 80053f2:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	695a      	ldr	r2, [r3, #20]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8005402:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005408:	2b00      	cmp	r3, #0
 800540a:	d007      	beq.n	800541c <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	695a      	ldr	r2, [r3, #20]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800541a:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005420:	2b00      	cmp	r3, #0
 8005422:	d007      	beq.n	8005434 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695a      	ldr	r2, [r3, #20]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005432:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f107 010c 	add.w	r1, r7, #12
 800543e:	2200      	movs	r2, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 f82b 	bl	800549c <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4619      	mov	r1, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	0c0b      	lsrs	r3, r1, #16
 8005454:	041b      	lsls	r3, r3, #16
 8005456:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	461a      	mov	r2, r3
 8005460:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8005464:	4013      	ands	r3, r2
 8005466:	68f9      	ldr	r1, [r7, #12]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	430b      	orrs	r3, r1
 800546e:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	695a      	ldr	r2, [r3, #20]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 0201 	orr.w	r2, r2, #1
 800547e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8005480:	2300      	movs	r3, #0
 8005482:	e007      	b.n	8005494 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2240      	movs	r2, #64	@ 0x40
 8005488:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
}
 8005494:	4618      	mov	r0, r3
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00c      	beq.n	80054ce <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	4a0d      	ldr	r2, [pc, #52]	@ (80054f4 <DMA_List_GetCLLRNodeInfo+0x58>)
 80054be:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00f      	beq.n	80054e6 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2207      	movs	r2, #7
 80054ca:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80054cc:	e00b      	b.n	80054e6 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	4a08      	ldr	r2, [pc, #32]	@ (80054f8 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80054d8:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d002      	beq.n	80054e6 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2205      	movs	r2, #5
 80054e4:	601a      	str	r2, [r3, #0]
}
 80054e6:	bf00      	nop
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	fe010000 	.word	0xfe010000
 80054f8:	f8010000 	.word	0xf8010000

080054fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8005506:	4b0b      	ldr	r3, [pc, #44]	@ (8005534 <HAL_FLASH_Unlock+0x38>)
 8005508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550a:	2b00      	cmp	r3, #0
 800550c:	da0b      	bge.n	8005526 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800550e:	4b09      	ldr	r3, [pc, #36]	@ (8005534 <HAL_FLASH_Unlock+0x38>)
 8005510:	4a09      	ldr	r2, [pc, #36]	@ (8005538 <HAL_FLASH_Unlock+0x3c>)
 8005512:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8005514:	4b07      	ldr	r3, [pc, #28]	@ (8005534 <HAL_FLASH_Unlock+0x38>)
 8005516:	4a09      	ldr	r2, [pc, #36]	@ (800553c <HAL_FLASH_Unlock+0x40>)
 8005518:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800551a:	4b06      	ldr	r3, [pc, #24]	@ (8005534 <HAL_FLASH_Unlock+0x38>)
 800551c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551e:	2b00      	cmp	r3, #0
 8005520:	da01      	bge.n	8005526 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8005526:	79fb      	ldrb	r3, [r7, #7]
}
 8005528:	4618      	mov	r0, r3
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	40022000 	.word	0x40022000
 8005538:	45670123 	.word	0x45670123
 800553c:	cdef89ab 	.word	0xcdef89ab

08005540 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 800554a:	4b09      	ldr	r3, [pc, #36]	@ (8005570 <HAL_FLASH_Lock+0x30>)
 800554c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554e:	4a08      	ldr	r2, [pc, #32]	@ (8005570 <HAL_FLASH_Lock+0x30>)
 8005550:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005554:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8005556:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <HAL_FLASH_Lock+0x30>)
 8005558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555a:	2b00      	cmp	r3, #0
 800555c:	da01      	bge.n	8005562 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8005562:	79fb      	ldrb	r3, [r7, #7]
}
 8005564:	4618      	mov	r0, r3
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	40022000 	.word	0x40022000

08005574 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005574:	b480      	push	{r7}
 8005576:	b089      	sub	sp, #36	@ 0x24
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800557e:	2300      	movs	r3, #0
 8005580:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005586:	e1ba      	b.n	80058fe <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	2101      	movs	r1, #1
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	fa01 f303 	lsl.w	r3, r1, r3
 8005594:	4013      	ands	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 81aa 	beq.w	80058f8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a55      	ldr	r2, [pc, #340]	@ (80056fc <HAL_GPIO_Init+0x188>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d15d      	bne.n	8005668 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80055b2:	2201      	movs	r2, #1
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ba:	43db      	mvns	r3, r3
 80055bc:	69fa      	ldr	r2, [r7, #28]
 80055be:	4013      	ands	r3, r2
 80055c0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f003 0201 	and.w	r2, r3, #1
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	69fa      	ldr	r2, [r7, #28]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	69fa      	ldr	r2, [r7, #28]
 80055da:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80055dc:	4a48      	ldr	r2, [pc, #288]	@ (8005700 <HAL_GPIO_Init+0x18c>)
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80055e4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80055e6:	4a46      	ldr	r2, [pc, #280]	@ (8005700 <HAL_GPIO_Init+0x18c>)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	4413      	add	r3, r2
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	08da      	lsrs	r2, r3, #3
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	3208      	adds	r2, #8
 80055fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055fe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	220f      	movs	r2, #15
 800560a:	fa02 f303 	lsl.w	r3, r2, r3
 800560e:	43db      	mvns	r3, r3
 8005610:	69fa      	ldr	r2, [r7, #28]
 8005612:	4013      	ands	r3, r2
 8005614:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	220b      	movs	r2, #11
 8005620:	fa02 f303 	lsl.w	r3, r2, r3
 8005624:	69fa      	ldr	r2, [r7, #28]
 8005626:	4313      	orrs	r3, r2
 8005628:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	08da      	lsrs	r2, r3, #3
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	3208      	adds	r2, #8
 8005632:	69f9      	ldr	r1, [r7, #28]
 8005634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	2203      	movs	r2, #3
 8005644:	fa02 f303 	lsl.w	r3, r2, r3
 8005648:	43db      	mvns	r3, r3
 800564a:	69fa      	ldr	r2, [r7, #28]
 800564c:	4013      	ands	r3, r2
 800564e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	005b      	lsls	r3, r3, #1
 8005654:	2202      	movs	r2, #2
 8005656:	fa02 f303 	lsl.w	r3, r2, r3
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	4313      	orrs	r3, r2
 800565e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	69fa      	ldr	r2, [r7, #28]
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	e067      	b.n	8005738 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b02      	cmp	r3, #2
 800566e:	d003      	beq.n	8005678 <HAL_GPIO_Init+0x104>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	2b12      	cmp	r3, #18
 8005676:	d145      	bne.n	8005704 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	08da      	lsrs	r2, r3, #3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	3208      	adds	r2, #8
 8005680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005684:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	220f      	movs	r2, #15
 8005690:	fa02 f303 	lsl.w	r3, r2, r3
 8005694:	43db      	mvns	r3, r3
 8005696:	69fa      	ldr	r2, [r7, #28]
 8005698:	4013      	ands	r3, r2
 800569a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f003 020f 	and.w	r2, r3, #15
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	fa02 f303 	lsl.w	r3, r2, r3
 80056b0:	69fa      	ldr	r2, [r7, #28]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	08da      	lsrs	r2, r3, #3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	3208      	adds	r2, #8
 80056be:	69f9      	ldr	r1, [r7, #28]
 80056c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	2203      	movs	r2, #3
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	43db      	mvns	r3, r3
 80056d6:	69fa      	ldr	r2, [r7, #28]
 80056d8:	4013      	ands	r3, r2
 80056da:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 0203 	and.w	r2, r3, #3
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	005b      	lsls	r3, r3, #1
 80056e8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ec:	69fa      	ldr	r2, [r7, #28]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	69fa      	ldr	r2, [r7, #28]
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	e01e      	b.n	8005738 <HAL_GPIO_Init+0x1c4>
 80056fa:	bf00      	nop
 80056fc:	46020000 	.word	0x46020000
 8005700:	0800ca24 	.word	0x0800ca24
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	005b      	lsls	r3, r3, #1
 800570e:	2203      	movs	r2, #3
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43db      	mvns	r3, r3
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	4013      	ands	r3, r2
 800571a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f003 0203 	and.w	r2, r3, #3
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	4313      	orrs	r3, r2
 8005730:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d00b      	beq.n	8005758 <HAL_GPIO_Init+0x1e4>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	2b02      	cmp	r3, #2
 8005746:	d007      	beq.n	8005758 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800574c:	2b11      	cmp	r3, #17
 800574e:	d003      	beq.n	8005758 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2b12      	cmp	r3, #18
 8005756:	d130      	bne.n	80057ba <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	2203      	movs	r2, #3
 8005764:	fa02 f303 	lsl.w	r3, r2, r3
 8005768:	43db      	mvns	r3, r3
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	4013      	ands	r3, r2
 800576e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	68da      	ldr	r2, [r3, #12]
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	fa02 f303 	lsl.w	r3, r2, r3
 800577c:	69fa      	ldr	r2, [r7, #28]
 800577e:	4313      	orrs	r3, r2
 8005780:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	69fa      	ldr	r2, [r7, #28]
 8005786:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800578e:	2201      	movs	r2, #1
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	fa02 f303 	lsl.w	r3, r2, r3
 8005796:	43db      	mvns	r3, r3
 8005798:	69fa      	ldr	r2, [r7, #28]
 800579a:	4013      	ands	r3, r2
 800579c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	091b      	lsrs	r3, r3, #4
 80057a4:	f003 0201 	and.w	r2, r3, #1
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	69fa      	ldr	r2, [r7, #28]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	69fa      	ldr	r2, [r7, #28]
 80057b8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d017      	beq.n	80057f2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	005b      	lsls	r3, r3, #1
 80057cc:	2203      	movs	r2, #3
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	43db      	mvns	r3, r3
 80057d4:	69fa      	ldr	r2, [r7, #28]
 80057d6:	4013      	ands	r3, r2
 80057d8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	005b      	lsls	r3, r3, #1
 80057e2:	fa02 f303 	lsl.w	r3, r2, r3
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d07c      	beq.n	80058f8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80057fe:	4a47      	ldr	r2, [pc, #284]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	089b      	lsrs	r3, r3, #2
 8005804:	3318      	adds	r3, #24
 8005806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800580a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f003 0303 	and.w	r3, r3, #3
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	220f      	movs	r2, #15
 8005816:	fa02 f303 	lsl.w	r3, r2, r3
 800581a:	43db      	mvns	r3, r3
 800581c:	69fa      	ldr	r2, [r7, #28]
 800581e:	4013      	ands	r3, r2
 8005820:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	0a9a      	lsrs	r2, r3, #10
 8005826:	4b3e      	ldr	r3, [pc, #248]	@ (8005920 <HAL_GPIO_Init+0x3ac>)
 8005828:	4013      	ands	r3, r2
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	f002 0203 	and.w	r2, r2, #3
 8005830:	00d2      	lsls	r2, r2, #3
 8005832:	4093      	lsls	r3, r2
 8005834:	69fa      	ldr	r2, [r7, #28]
 8005836:	4313      	orrs	r3, r2
 8005838:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800583a:	4938      	ldr	r1, [pc, #224]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	089b      	lsrs	r3, r3, #2
 8005840:	3318      	adds	r3, #24
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005848:	4b34      	ldr	r3, [pc, #208]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	43db      	mvns	r3, r3
 8005852:	69fa      	ldr	r2, [r7, #28]
 8005854:	4013      	ands	r3, r2
 8005856:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d003      	beq.n	800586c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8005864:	69fa      	ldr	r2, [r7, #28]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	4313      	orrs	r3, r2
 800586a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800586c:	4a2b      	ldr	r2, [pc, #172]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005872:	4b2a      	ldr	r3, [pc, #168]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	43db      	mvns	r3, r3
 800587c:	69fa      	ldr	r2, [r7, #28]
 800587e:	4013      	ands	r3, r2
 8005880:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800588e:	69fa      	ldr	r2, [r7, #28]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8005896:	4a21      	ldr	r2, [pc, #132]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800589c:	4b1f      	ldr	r3, [pc, #124]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 800589e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	43db      	mvns	r3, r3
 80058a8:	69fa      	ldr	r2, [r7, #28]
 80058aa:	4013      	ands	r3, r2
 80058ac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80058ba:	69fa      	ldr	r2, [r7, #28]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4313      	orrs	r3, r2
 80058c0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80058c2:	4a16      	ldr	r2, [pc, #88]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80058ca:	4b14      	ldr	r3, [pc, #80]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 80058cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	43db      	mvns	r3, r3
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	4013      	ands	r3, r2
 80058da:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80058e8:	69fa      	ldr	r2, [r7, #28]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80058f0:	4a0a      	ldr	r2, [pc, #40]	@ (800591c <HAL_GPIO_Init+0x3a8>)
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	3301      	adds	r3, #1
 80058fc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	fa22 f303 	lsr.w	r3, r2, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	f47f ae3d 	bne.w	8005588 <HAL_GPIO_Init+0x14>
  }
}
 800590e:	bf00      	nop
 8005910:	bf00      	nop
 8005912:	3724      	adds	r7, #36	@ 0x24
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	46022000 	.word	0x46022000
 8005920:	002f7f7f 	.word	0x002f7f7f

08005924 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	460b      	mov	r3, r1
 800592e:	807b      	strh	r3, [r7, #2]
 8005930:	4613      	mov	r3, r2
 8005932:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005934:	787b      	ldrb	r3, [r7, #1]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800593a:	887a      	ldrh	r2, [r7, #2]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005940:	e002      	b.n	8005948 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8005942:	887a      	ldrh	r2, [r7, #2]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	4603      	mov	r3, r0
 800595c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800595e:	4b0f      	ldr	r3, [pc, #60]	@ (800599c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	88fb      	ldrh	r3, [r7, #6]
 8005964:	4013      	ands	r3, r2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d006      	beq.n	8005978 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800596a:	4a0c      	ldr	r2, [pc, #48]	@ (800599c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800596c:	88fb      	ldrh	r3, [r7, #6]
 800596e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005970:	88fb      	ldrh	r3, [r7, #6]
 8005972:	4618      	mov	r0, r3
 8005974:	f7fc f9a4 	bl	8001cc0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8005978:	4b08      	ldr	r3, [pc, #32]	@ (800599c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800597a:	691a      	ldr	r2, [r3, #16]
 800597c:	88fb      	ldrh	r3, [r7, #6]
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d006      	beq.n	8005992 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8005984:	4a05      	ldr	r2, [pc, #20]	@ (800599c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800598a:	88fb      	ldrh	r3, [r7, #6]
 800598c:	4618      	mov	r0, r3
 800598e:	f7fc f987 	bl	8001ca0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8005992:	bf00      	nop
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	46022000 	.word	0x46022000

080059a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e08d      	b.n	8005ace <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fc fa22 	bl	8001e10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2224      	movs	r2, #36	@ 0x24
 80059d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0201 	bic.w	r2, r2, #1
 80059e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80059f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d107      	bne.n	8005a1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a16:	609a      	str	r2, [r3, #8]
 8005a18:	e006      	b.n	8005a28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689a      	ldr	r2, [r3, #8]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005a26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d108      	bne.n	8005a42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a3e:	605a      	str	r2, [r3, #4]
 8005a40:	e007      	b.n	8005a52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	691a      	ldr	r2, [r3, #16]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	69d9      	ldr	r1, [r3, #28]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1a      	ldr	r2, [r3, #32]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f042 0201 	orr.w	r2, r2, #1
 8005aae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b088      	sub	sp, #32
 8005adc:	af02      	add	r7, sp, #8
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	607a      	str	r2, [r7, #4]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	817b      	strh	r3, [r7, #10]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	f040 80da 	bne.w	8005cae <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_I2C_Master_Transmit+0x30>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e0d3      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b10:	f7fe fc54 	bl	80043bc <HAL_GetTick>
 8005b14:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	2319      	movs	r3, #25
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 fa5e 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e0be      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2221      	movs	r2, #33	@ 0x21
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2210      	movs	r2, #16
 8005b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	893a      	ldrh	r2, [r7, #8]
 8005b52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2bff      	cmp	r3, #255	@ 0xff
 8005b62:	d90e      	bls.n	8005b82 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	22ff      	movs	r2, #255	@ 0xff
 8005b68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b6e:	b2da      	uxtb	r2, r3
 8005b70:	8979      	ldrh	r1, [r7, #10]
 8005b72:	4b51      	ldr	r3, [pc, #324]	@ (8005cb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 fbf6 	bl	800636c <I2C_TransferConfig>
 8005b80:	e06c      	b.n	8005c5c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	8979      	ldrh	r1, [r7, #10]
 8005b94:	4b48      	ldr	r3, [pc, #288]	@ (8005cb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 fbe5 	bl	800636c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005ba2:	e05b      	b.n	8005c5c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	6a39      	ldr	r1, [r7, #32]
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 fa74 	bl	8006096 <I2C_WaitOnTXISFlagUntilTimeout>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e07b      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbc:	781a      	ldrb	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d034      	beq.n	8005c5c <HAL_I2C_Master_Transmit+0x184>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d130      	bne.n	8005c5c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	2200      	movs	r2, #0
 8005c02:	2180      	movs	r1, #128	@ 0x80
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f000 f9ed 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e04d      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2bff      	cmp	r3, #255	@ 0xff
 8005c1c:	d90e      	bls.n	8005c3c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	22ff      	movs	r2, #255	@ 0xff
 8005c22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	8979      	ldrh	r1, [r7, #10]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fb99 	bl	800636c <I2C_TransferConfig>
 8005c3a:	e00f      	b.n	8005c5c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	8979      	ldrh	r1, [r7, #10]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f000 fb88 	bl	800636c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d19e      	bne.n	8005ba4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	6a39      	ldr	r1, [r7, #32]
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f000 fa5a 	bl	8006124 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e01a      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6859      	ldr	r1, [r3, #4]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005cbc <HAL_I2C_Master_Transmit+0x1e4>)
 8005c8e:	400b      	ands	r3, r1
 8005c90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2220      	movs	r2, #32
 8005c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005caa:	2300      	movs	r3, #0
 8005cac:	e000      	b.n	8005cb0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005cae:	2302      	movs	r3, #2
  }
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3718      	adds	r7, #24
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	80002000 	.word	0x80002000
 8005cbc:	fe00e800 	.word	0xfe00e800

08005cc0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	4608      	mov	r0, r1
 8005cca:	4611      	mov	r1, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	817b      	strh	r3, [r7, #10]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	813b      	strh	r3, [r7, #8]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	2b20      	cmp	r3, #32
 8005ce4:	f040 80fd 	bne.w	8005ee2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <HAL_I2C_Mem_Read+0x34>
 8005cee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d105      	bne.n	8005d00 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cfa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e0f1      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d101      	bne.n	8005d0e <HAL_I2C_Mem_Read+0x4e>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e0ea      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d16:	f7fe fb51 	bl	80043bc <HAL_GetTick>
 8005d1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	2319      	movs	r3, #25
 8005d22:	2201      	movs	r2, #1
 8005d24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 f95b 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0d5      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2222      	movs	r2, #34	@ 0x22
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2240      	movs	r2, #64	@ 0x40
 8005d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a3a      	ldr	r2, [r7, #32]
 8005d52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d60:	88f8      	ldrh	r0, [r7, #6]
 8005d62:	893a      	ldrh	r2, [r7, #8]
 8005d64:	8979      	ldrh	r1, [r7, #10]
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	9301      	str	r3, [sp, #4]
 8005d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	4603      	mov	r3, r0
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 f8bf 	bl	8005ef4 <I2C_RequestMemoryRead>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e0ad      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2bff      	cmp	r3, #255	@ 0xff
 8005d90:	d90e      	bls.n	8005db0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	22ff      	movs	r2, #255	@ 0xff
 8005d96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	8979      	ldrh	r1, [r7, #10]
 8005da0:	4b52      	ldr	r3, [pc, #328]	@ (8005eec <HAL_I2C_Mem_Read+0x22c>)
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 fadf 	bl	800636c <I2C_TransferConfig>
 8005dae:	e00f      	b.n	8005dd0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	8979      	ldrh	r1, [r7, #10]
 8005dc2:	4b4a      	ldr	r3, [pc, #296]	@ (8005eec <HAL_I2C_Mem_Read+0x22c>)
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f000 face 	bl	800636c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	2104      	movs	r1, #4
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 f902 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e07c      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e06:	3b01      	subs	r3, #1
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	3b01      	subs	r3, #1
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d034      	beq.n	8005e90 <HAL_I2C_Mem_Read+0x1d0>
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d130      	bne.n	8005e90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e34:	2200      	movs	r2, #0
 8005e36:	2180      	movs	r1, #128	@ 0x80
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 f8d3 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e04d      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	2bff      	cmp	r3, #255	@ 0xff
 8005e50:	d90e      	bls.n	8005e70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	22ff      	movs	r2, #255	@ 0xff
 8005e56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	8979      	ldrh	r1, [r7, #10]
 8005e60:	2300      	movs	r3, #0
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 fa7f 	bl	800636c <I2C_TransferConfig>
 8005e6e:	e00f      	b.n	8005e90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	8979      	ldrh	r1, [r7, #10]
 8005e82:	2300      	movs	r3, #0
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f000 fa6e 	bl	800636c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d19a      	bne.n	8005dd0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f000 f940 	bl	8006124 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e01a      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6859      	ldr	r1, [r3, #4]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef0 <HAL_I2C_Mem_Read+0x230>)
 8005ec2:	400b      	ands	r3, r1
 8005ec4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e000      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005ee2:	2302      	movs	r3, #2
  }
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	80002400 	.word	0x80002400
 8005ef0:	fe00e800 	.word	0xfe00e800

08005ef4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af02      	add	r7, sp, #8
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	4608      	mov	r0, r1
 8005efe:	4611      	mov	r1, r2
 8005f00:	461a      	mov	r2, r3
 8005f02:	4603      	mov	r3, r0
 8005f04:	817b      	strh	r3, [r7, #10]
 8005f06:	460b      	mov	r3, r1
 8005f08:	813b      	strh	r3, [r7, #8]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005f0e:	88fb      	ldrh	r3, [r7, #6]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	8979      	ldrh	r1, [r7, #10]
 8005f14:	4b20      	ldr	r3, [pc, #128]	@ (8005f98 <I2C_RequestMemoryRead+0xa4>)
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	2300      	movs	r3, #0
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f000 fa26 	bl	800636c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	69b9      	ldr	r1, [r7, #24]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f8b6 	bl	8006096 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d001      	beq.n	8005f34 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e02c      	b.n	8005f8e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f34:	88fb      	ldrh	r3, [r7, #6]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d105      	bne.n	8005f46 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f3a:	893b      	ldrh	r3, [r7, #8]
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f44:	e015      	b.n	8005f72 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f46:	893b      	ldrh	r3, [r7, #8]
 8005f48:	0a1b      	lsrs	r3, r3, #8
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	69b9      	ldr	r1, [r7, #24]
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 f89c 	bl	8006096 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e012      	b.n	8005f8e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f68:	893b      	ldrh	r3, [r7, #8]
 8005f6a:	b2da      	uxtb	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2140      	movs	r1, #64	@ 0x40
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f000 f831 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d001      	beq.n	8005f8c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e000      	b.n	8005f8e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	80002000 	.word	0x80002000

08005f9c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d103      	bne.n	8005fba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d007      	beq.n	8005fd8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	699a      	ldr	r2, [r3, #24]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	619a      	str	r2, [r3, #24]
  }
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ff4:	e03b      	b.n	800606e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ff6:	69ba      	ldr	r2, [r7, #24]
 8005ff8:	6839      	ldr	r1, [r7, #0]
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f000 f8d6 	bl	80061ac <I2C_IsErrorOccurred>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d001      	beq.n	800600a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e041      	b.n	800608e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006010:	d02d      	beq.n	800606e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006012:	f7fe f9d3 	bl	80043bc <HAL_GetTick>
 8006016:	4602      	mov	r2, r0
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	683a      	ldr	r2, [r7, #0]
 800601e:	429a      	cmp	r2, r3
 8006020:	d302      	bcc.n	8006028 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d122      	bne.n	800606e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699a      	ldr	r2, [r3, #24]
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4013      	ands	r3, r2
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	429a      	cmp	r2, r3
 8006036:	bf0c      	ite	eq
 8006038:	2301      	moveq	r3, #1
 800603a:	2300      	movne	r3, #0
 800603c:	b2db      	uxtb	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	79fb      	ldrb	r3, [r7, #7]
 8006042:	429a      	cmp	r2, r3
 8006044:	d113      	bne.n	800606e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800604a:	f043 0220 	orr.w	r2, r3, #32
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2220      	movs	r2, #32
 8006056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e00f      	b.n	800608e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	699a      	ldr	r2, [r3, #24]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	4013      	ands	r3, r2
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	429a      	cmp	r2, r3
 800607c:	bf0c      	ite	eq
 800607e:	2301      	moveq	r3, #1
 8006080:	2300      	movne	r3, #0
 8006082:	b2db      	uxtb	r3, r3
 8006084:	461a      	mov	r2, r3
 8006086:	79fb      	ldrb	r3, [r7, #7]
 8006088:	429a      	cmp	r2, r3
 800608a:	d0b4      	beq.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060a2:	e033      	b.n	800610c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	68b9      	ldr	r1, [r7, #8]
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f000 f87f 	bl	80061ac <I2C_IsErrorOccurred>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e031      	b.n	800611c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060be:	d025      	beq.n	800610c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c0:	f7fe f97c 	bl	80043bc <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d302      	bcc.n	80060d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d11a      	bne.n	800610c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	699b      	ldr	r3, [r3, #24]
 80060dc:	f003 0302 	and.w	r3, r3, #2
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d013      	beq.n	800610c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e8:	f043 0220 	orr.w	r2, r3, #32
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e007      	b.n	800611c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b02      	cmp	r3, #2
 8006118:	d1c4      	bne.n	80060a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006130:	e02f      	b.n	8006192 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 f838 	bl	80061ac <I2C_IsErrorOccurred>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e02d      	b.n	80061a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006146:	f7fe f939 	bl	80043bc <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	429a      	cmp	r2, r3
 8006154:	d302      	bcc.n	800615c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d11a      	bne.n	8006192 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b20      	cmp	r3, #32
 8006168:	d013      	beq.n	8006192 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616e:	f043 0220 	orr.w	r2, r3, #32
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2220      	movs	r2, #32
 800617a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e007      	b.n	80061a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b20      	cmp	r3, #32
 800619e:	d1c8      	bne.n	8006132 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08a      	sub	sp, #40	@ 0x28
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061b8:	2300      	movs	r3, #0
 80061ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80061c6:	2300      	movs	r3, #0
 80061c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	f003 0310 	and.w	r3, r3, #16
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d068      	beq.n	80062aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2210      	movs	r2, #16
 80061de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061e0:	e049      	b.n	8006276 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d045      	beq.n	8006276 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061ea:	f7fe f8e7 	bl	80043bc <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d302      	bcc.n	8006200 <I2C_IsErrorOccurred+0x54>
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d13a      	bne.n	8006276 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800620a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006212:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800621e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006222:	d121      	bne.n	8006268 <I2C_IsErrorOccurred+0xbc>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800622a:	d01d      	beq.n	8006268 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800622c:	7cfb      	ldrb	r3, [r7, #19]
 800622e:	2b20      	cmp	r3, #32
 8006230:	d01a      	beq.n	8006268 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006240:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006242:	f7fe f8bb 	bl	80043bc <HAL_GetTick>
 8006246:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006248:	e00e      	b.n	8006268 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800624a:	f7fe f8b7 	bl	80043bc <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	2b19      	cmp	r3, #25
 8006256:	d907      	bls.n	8006268 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	f043 0320 	orr.w	r3, r3, #32
 800625e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006266:	e006      	b.n	8006276 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b20      	cmp	r3, #32
 8006274:	d1e9      	bne.n	800624a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	f003 0320 	and.w	r3, r3, #32
 8006280:	2b20      	cmp	r3, #32
 8006282:	d003      	beq.n	800628c <I2C_IsErrorOccurred+0xe0>
 8006284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0aa      	beq.n	80061e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800628c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006290:	2b00      	cmp	r3, #0
 8006292:	d103      	bne.n	800629c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2220      	movs	r2, #32
 800629a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	f043 0304 	orr.w	r3, r3, #4
 80062a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00b      	beq.n	80062d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00b      	beq.n	80062f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	f043 0308 	orr.w	r3, r3, #8
 80062e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00b      	beq.n	8006318 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	f043 0302 	orr.w	r3, r3, #2
 8006306:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006310:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006318:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800631c:	2b00      	cmp	r3, #0
 800631e:	d01c      	beq.n	800635a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f7ff fe3b 	bl	8005f9c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	6859      	ldr	r1, [r3, #4]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	4b0d      	ldr	r3, [pc, #52]	@ (8006368 <I2C_IsErrorOccurred+0x1bc>)
 8006332:	400b      	ands	r3, r1
 8006334:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	431a      	orrs	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800635a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800635e:	4618      	mov	r0, r3
 8006360:	3728      	adds	r7, #40	@ 0x28
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	fe00e800 	.word	0xfe00e800

0800636c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	607b      	str	r3, [r7, #4]
 8006376:	460b      	mov	r3, r1
 8006378:	817b      	strh	r3, [r7, #10]
 800637a:	4613      	mov	r3, r2
 800637c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800637e:	897b      	ldrh	r3, [r7, #10]
 8006380:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006384:	7a7b      	ldrb	r3, [r7, #9]
 8006386:	041b      	lsls	r3, r3, #16
 8006388:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800638c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	4313      	orrs	r3, r2
 8006396:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800639a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	0d5b      	lsrs	r3, r3, #21
 80063a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80063aa:	4b08      	ldr	r3, [pc, #32]	@ (80063cc <I2C_TransferConfig+0x60>)
 80063ac:	430b      	orrs	r3, r1
 80063ae:	43db      	mvns	r3, r3
 80063b0:	ea02 0103 	and.w	r1, r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	03ff63ff 	.word	0x03ff63ff

080063d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d138      	bne.n	8006458 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d101      	bne.n	80063f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063f0:	2302      	movs	r3, #2
 80063f2:	e032      	b.n	800645a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2224      	movs	r2, #36	@ 0x24
 8006400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0201 	bic.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006422:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6819      	ldr	r1, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0201 	orr.w	r2, r2, #1
 8006442:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006454:	2300      	movs	r3, #0
 8006456:	e000      	b.n	800645a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006458:	2302      	movs	r3, #2
  }
}
 800645a:	4618      	mov	r0, r3
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006466:	b480      	push	{r7}
 8006468:	b085      	sub	sp, #20
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
 800646e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b20      	cmp	r3, #32
 800647a:	d139      	bne.n	80064f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006482:	2b01      	cmp	r3, #1
 8006484:	d101      	bne.n	800648a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006486:	2302      	movs	r3, #2
 8006488:	e033      	b.n	80064f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2224      	movs	r2, #36	@ 0x24
 8006496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 0201 	bic.w	r2, r2, #1
 80064a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80064b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	021b      	lsls	r3, r3, #8
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0201 	orr.w	r2, r2, #1
 80064da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2220      	movs	r2, #32
 80064e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	e000      	b.n	80064f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064f0:	2302      	movs	r3, #2
  }
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
	...

08006500 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e0e7      	b.n	80066e2 <HAL_LPTIM_Init+0x1e2>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b00      	cmp	r3, #0
 8006522:	d106      	bne.n	8006532 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f7fb fcd7 	bl	8001ee0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2202      	movs	r2, #2
 8006536:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0201 	orr.w	r2, r2, #1
 8006548:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006552:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800655c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 800655e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fb44 	bl	8006bf0 <LPTIM_WaitForFlag>
 8006568:	4603      	mov	r3, r0
 800656a:	2b03      	cmp	r3, #3
 800656c:	d101      	bne.n	8006572 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e0b7      	b.n	80066e2 <HAL_LPTIM_Init+0x1e2>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2210      	movs	r2, #16
 8006578:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	6a12      	ldr	r2, [r2, #32]
 8006582:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006584:	2110      	movs	r1, #16
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fb32 	bl	8006bf0 <LPTIM_WaitForFlag>
 800658c:	4603      	mov	r3, r0
 800658e:	2b03      	cmp	r3, #3
 8006590:	d101      	bne.n	8006596 <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e0a5      	b.n	80066e2 <HAL_LPTIM_Init+0x1e2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10e      	bne.n	80065c2 <HAL_LPTIM_Init+0xc2>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d107      	bne.n	80065c2 <HAL_LPTIM_Init+0xc2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	691a      	ldr	r2, [r3, #16]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f022 0201 	bic.w	r2, r2, #1
 80065c0:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d004      	beq.n	80065dc <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065da:	d103      	bne.n	80065e4 <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f023 031e 	bic.w	r3, r3, #30
 80065e2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d005      	beq.n	80065fc <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80065f6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80065fa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4b3b      	ldr	r3, [pc, #236]	@ (80066ec <HAL_LPTIM_Init+0x1ec>)
 8006600:	4013      	ands	r3, r2
 8006602:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800660c:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 8006612:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006618:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	4313      	orrs	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d107      	bne.n	8006638 <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006630:	4313      	orrs	r3, r2
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d004      	beq.n	800664a <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006644:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006648:	d107      	bne.n	800665a <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006652:	4313      	orrs	r3, r2
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4313      	orrs	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006662:	4293      	cmp	r3, r2
 8006664:	d00a      	beq.n	800667c <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800666e:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8006674:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4313      	orrs	r3, r2
 800667a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a19      	ldr	r2, [pc, #100]	@ (80066f0 <HAL_LPTIM_Init+0x1f0>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d004      	beq.n	8006698 <HAL_LPTIM_Init+0x198>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a18      	ldr	r2, [pc, #96]	@ (80066f4 <HAL_LPTIM_Init+0x1f4>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d108      	bne.n	80066aa <HAL_LPTIM_Init+0x1aa>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80066a8:	e00e      	b.n	80066c8 <HAL_LPTIM_Init+0x1c8>
  }
  else
  {
    if ((hlptim->Instance == LPTIM3) || (hlptim->Instance == LPTIM4))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a12      	ldr	r2, [pc, #72]	@ (80066f8 <HAL_LPTIM_Init+0x1f8>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d004      	beq.n	80066be <HAL_LPTIM_Init+0x1be>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a10      	ldr	r2, [pc, #64]	@ (80066fc <HAL_LPTIM_Init+0x1fc>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d104      	bne.n	80066c8 <HAL_LPTIM_Init+0x1c8>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80066c6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	ff39f1fe 	.word	0xff39f1fe
 80066f0:	46004400 	.word	0x46004400
 80066f4:	40009400 	.word	0x40009400
 80066f8:	46004800 	.word	0x46004800
 80066fc:	46004c00 	.word	0x46004c00

08006700 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Timeout)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2202      	movs	r2, #2
 800670e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006720:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	691a      	ldr	r2, [r3, #16]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f042 0201 	orr.w	r2, r2, #1
 8006730:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800673a:	605a      	str	r2, [r3, #4]

  /* Enable Compare match CH1 interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC1);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689a      	ldr	r2, [r3, #8]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0201 	orr.w	r2, r2, #1
 800674a:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800674c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fa4d 	bl	8006bf0 <LPTIM_WaitForFlag>
 8006756:	4603      	mov	r3, r0
 8006758:	2b03      	cmp	r3, #3
 800675a:	d101      	bne.n	8006760 <HAL_LPTIM_TimeOut_Start_IT+0x60>
  {
    return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e01d      	b.n	800679c <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2208      	movs	r2, #8
 8006766:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, Timeout);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8006770:	2108      	movs	r1, #8
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fa3c 	bl	8006bf0 <LPTIM_WaitForFlag>
 8006778:	4603      	mov	r3, r0
 800677a:	2b03      	cmp	r3, #3
 800677c:	d101      	bne.n	8006782 <HAL_LPTIM_TimeOut_Start_IT+0x82>
  {
    return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e00c      	b.n	800679c <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0204 	orr.w	r2, r2, #4
 8006790:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2202      	movs	r2, #2
 80067b0:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10e      	bne.n	80067e0 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d107      	bne.n	80067e0 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	691a      	ldr	r2, [r3, #16]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	691a      	ldr	r2, [r3, #16]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0201 	orr.w	r2, r2, #1
 80067ee:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80067f8:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 8006808:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800680a:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f9ee 	bl	8006bf0 <LPTIM_WaitForFlag>
 8006814:	4603      	mov	r3, r0
 8006816:	2b03      	cmp	r3, #3
 8006818:	d101      	bne.n	800681e <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e01a      	b.n	8006854 <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10e      	bne.n	800684a <HAL_LPTIM_Counter_Stop_IT+0xa6>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d107      	bne.n	800684a <HAL_LPTIM_Counter_Stop_IT+0xa6>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	691a      	ldr	r2, [r3, #16]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0201 	bic.w	r2, r2, #1
 8006848:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b01      	cmp	r3, #1
 8006870:	d120      	bne.n	80068b4 <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b01      	cmp	r3, #1
 800687e:	d119      	bne.n	80068b4 <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2201      	movs	r2, #1
 8006886:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d003      	beq.n	80068a6 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f992 	bl	8006bc8 <HAL_LPTIM_IC_CaptureCallback>
 80068a4:	e002      	b.n	80068ac <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7fb f9a8 	bl	8001bfc <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068c2:	d122      	bne.n	800690a <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068d2:	d11a      	bne.n	800690a <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068dc:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f967 	bl	8006bc8 <HAL_LPTIM_IC_CaptureCallback>
 80068fa:	e002      	b.n	8006902 <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7fb f97d 	bl	8001bfc <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006918:	d117      	bne.n	800694a <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006924:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006928:	d10f      	bne.n	800694a <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006932:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f94d 	bl	8006bdc <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006958:	d117      	bne.n	800698a <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006964:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006968:	d10f      	bne.n	800698a <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006972:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f92d 	bl	8006bdc <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b02      	cmp	r3, #2
 8006996:	d10d      	bne.n	80069b4 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d106      	bne.n	80069b4 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2202      	movs	r2, #2
 80069ac:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f8ba 	bl	8006b28 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0304 	and.w	r3, r3, #4
 80069be:	2b04      	cmp	r3, #4
 80069c0:	d10d      	bne.n	80069de <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d106      	bne.n	80069de <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2204      	movs	r2, #4
 80069d6:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 f8af 	bl	8006b3c <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0308 	and.w	r3, r3, #8
 80069e8:	2b08      	cmp	r3, #8
 80069ea:	d111      	bne.n	8006a10 <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f003 0308 	and.w	r3, r3, #8
 80069f6:	2b08      	cmp	r3, #8
 80069f8:	d10a      	bne.n	8006a10 <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2208      	movs	r2, #8
 8006a00:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f8a0 	bl	8006b50 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a1a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006a1e:	d113      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a2a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006a2e:	d10b      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006a38:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f884 	bl	8006b50 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0310 	and.w	r3, r3, #16
 8006a52:	2b10      	cmp	r3, #16
 8006a54:	d10d      	bne.n	8006a72 <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f003 0310 	and.w	r3, r3, #16
 8006a60:	2b10      	cmp	r3, #16
 8006a62:	d106      	bne.n	8006a72 <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2210      	movs	r2, #16
 8006a6a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f879 	bl	8006b64 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0320 	and.w	r3, r3, #32
 8006a7c:	2b20      	cmp	r3, #32
 8006a7e:	d10d      	bne.n	8006a9c <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 0320 	and.w	r3, r3, #32
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d106      	bne.n	8006a9c <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2220      	movs	r2, #32
 8006a94:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 f86e 	bl	8006b78 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa6:	2b40      	cmp	r3, #64	@ 0x40
 8006aa8:	d10d      	bne.n	8006ac6 <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab4:	2b40      	cmp	r3, #64	@ 0x40
 8006ab6:	d106      	bne.n	8006ac6 <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2240      	movs	r2, #64	@ 0x40
 8006abe:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f863 	bl	8006b8c <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad0:	2b80      	cmp	r3, #128	@ 0x80
 8006ad2:	d10d      	bne.n	8006af0 <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ade:	2b80      	cmp	r3, #128	@ 0x80
 8006ae0:	d106      	bne.n	8006af0 <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2280      	movs	r2, #128	@ 0x80
 8006ae8:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 f858 	bl	8006ba0 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006afe:	d10f      	bne.n	8006b20 <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b0e:	d107      	bne.n	8006b20 <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b18:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f84a 	bl	8006bb4 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b20:	bf00      	nop
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006bfe:	4b12      	ldr	r3, [pc, #72]	@ (8006c48 <LPTIM_WaitForFlag+0x58>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a12      	ldr	r2, [pc, #72]	@ (8006c4c <LPTIM_WaitForFlag+0x5c>)
 8006c04:	fba2 2303 	umull	r2, r3, r2, r3
 8006c08:	0b9b      	lsrs	r3, r3, #14
 8006c0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006c20:	2303      	movs	r3, #3
 8006c22:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d002      	beq.n	8006c3a <LPTIM_WaitForFlag+0x4a>
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1ec      	bne.n	8006c14 <LPTIM_WaitForFlag+0x24>

  return result;
 8006c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3714      	adds	r7, #20
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr
 8006c48:	20000010 	.word	0x20000010
 8006c4c:	d1b71759 	.word	0xd1b71759

08006c50 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
 8006c50:	b480      	push	{r7}
 8006c52:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 8006c54:	4b05      	ldr	r3, [pc, #20]	@ (8006c6c <HAL_PWR_DisablePVD+0x1c>)
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	4a04      	ldr	r2, [pc, #16]	@ (8006c6c <HAL_PWR_DisablePVD+0x1c>)
 8006c5a:	f023 0310 	bic.w	r3, r3, #16
 8006c5e:	6113      	str	r3, [r2, #16]
}
 8006c60:	bf00      	nop
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	46020800 	.word	0x46020800

08006c70 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 8006c78:	4b06      	ldr	r3, [pc, #24]	@ (8006c94 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006c7a:	695a      	ldr	r2, [r3, #20]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	43db      	mvns	r3, r3
 8006c82:	4904      	ldr	r1, [pc, #16]	@ (8006c94 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006c84:	4013      	ands	r3, r2
 8006c86:	614b      	str	r3, [r1, #20]
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	46020800 	.word	0x46020800

08006c98 <HAL_PWR_EnterSTOPMode>:
  *                                                  no clear of pending event before.
  * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 8006ca4:	4b11      	ldr	r3, [pc, #68]	@ (8006cec <HAL_PWR_EnterSTOPMode+0x54>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a10      	ldr	r2, [pc, #64]	@ (8006cec <HAL_PWR_EnterSTOPMode+0x54>)
 8006caa:	f023 0307 	bic.w	r3, r3, #7
 8006cae:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf0 <HAL_PWR_EnterSTOPMode+0x58>)
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	4a0e      	ldr	r2, [pc, #56]	@ (8006cf0 <HAL_PWR_EnterSTOPMode+0x58>)
 8006cb6:	f043 0304 	orr.w	r3, r3, #4
 8006cba:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
 8006cbc:	78fb      	ldrb	r3, [r7, #3]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d101      	bne.n	8006cc6 <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
 8006cc2:	bf30      	wfi
 8006cc4:	e005      	b.n	8006cd2 <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 8006cc6:	78fb      	ldrb	r3, [r7, #3]
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d001      	beq.n	8006cd0 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
 8006ccc:	bf40      	sev
      __WFE();
 8006cce:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
 8006cd0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006cd2:	4b07      	ldr	r3, [pc, #28]	@ (8006cf0 <HAL_PWR_EnterSTOPMode+0x58>)
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	4a06      	ldr	r2, [pc, #24]	@ (8006cf0 <HAL_PWR_EnterSTOPMode+0x58>)
 8006cd8:	f023 0304 	bic.w	r3, r3, #4
 8006cdc:	6113      	str	r3, [r2, #16]
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	46020800 	.word	0x46020800
 8006cf0:	e000ed00 	.word	0xe000ed00

08006cf4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006cfc:	4b39      	ldr	r3, [pc, #228]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d04:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006d06:	68ba      	ldr	r2, [r7, #8]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d10b      	bne.n	8006d26 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d14:	d905      	bls.n	8006d22 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006d16:	4b33      	ldr	r3, [pc, #204]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	4a32      	ldr	r2, [pc, #200]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d20:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e057      	b.n	8006dd6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d2c:	d90a      	bls.n	8006d44 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8006d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d40:	60d3      	str	r3, [r2, #12]
 8006d42:	e007      	b.n	8006d54 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006d44:	4b27      	ldr	r3, [pc, #156]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006d4c:	4925      	ldr	r1, [pc, #148]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006d54:	4b24      	ldr	r3, [pc, #144]	@ (8006de8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a24      	ldr	r2, [pc, #144]	@ (8006dec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5e:	099b      	lsrs	r3, r3, #6
 8006d60:	2232      	movs	r2, #50	@ 0x32
 8006d62:	fb02 f303 	mul.w	r3, r2, r3
 8006d66:	4a21      	ldr	r2, [pc, #132]	@ (8006dec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006d68:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6c:	099b      	lsrs	r3, r3, #6
 8006d6e:	3301      	adds	r3, #1
 8006d70:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006d72:	e002      	b.n	8006d7a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3b01      	subs	r3, #1
 8006d78:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d102      	bne.n	8006d8c <HAL_PWREx_ControlVoltageScaling+0x98>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d1f3      	bne.n	8006d74 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d01b      	beq.n	8006dca <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006d92:	4b15      	ldr	r3, [pc, #84]	@ (8006de8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a15      	ldr	r2, [pc, #84]	@ (8006dec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006d98:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9c:	099b      	lsrs	r3, r3, #6
 8006d9e:	2232      	movs	r2, #50	@ 0x32
 8006da0:	fb02 f303 	mul.w	r3, r2, r3
 8006da4:	4a11      	ldr	r2, [pc, #68]	@ (8006dec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006da6:	fba2 2303 	umull	r2, r3, r2, r3
 8006daa:	099b      	lsrs	r3, r3, #6
 8006dac:	3301      	adds	r3, #1
 8006dae:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006db0:	e002      	b.n	8006db8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3b01      	subs	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006db8:	4b0a      	ldr	r3, [pc, #40]	@ (8006de4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d102      	bne.n	8006dca <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1f3      	bne.n	8006db2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d101      	bne.n	8006dd4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e000      	b.n	8006dd6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3714      	adds	r7, #20
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	46020800 	.word	0x46020800
 8006de8:	20000010 	.word	0x20000010
 8006dec:	10624dd3 	.word	0x10624dd3

08006df0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006df4:	4b04      	ldr	r3, [pc, #16]	@ (8006e08 <HAL_PWREx_GetVoltageRange+0x18>)
 8006df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006df8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	46020800 	.word	0x46020800

08006e0c <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8006e12:	f7fd fad3 	bl	80043bc <HAL_GetTick>
 8006e16:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
 8006e18:	4b71      	ldr	r3, [pc, #452]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a70      	ldr	r2, [pc, #448]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006e24:	e008      	b.n	8006e38 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e26:	f7fd fac9 	bl	80043bc <HAL_GetTick>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d901      	bls.n	8006e38 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e0cf      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006e38:	4b69      	ldr	r3, [pc, #420]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d0f0      	beq.n	8006e26 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
 8006e44:	4b66      	ldr	r3, [pc, #408]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006e4c:	4a64      	ldr	r2, [pc, #400]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e4e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e52:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
 8006e54:	4b62      	ldr	r3, [pc, #392]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e56:	4a63      	ldr	r2, [pc, #396]	@ (8006fe4 <HAL_RCC_DeInit+0x1d8>)
 8006e58:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
 8006e5a:	4b61      	ldr	r3, [pc, #388]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006e62:	4a5f      	ldr	r2, [pc, #380]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e68:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
 8006e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	4a5c      	ldr	r2, [pc, #368]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006e74:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8006e76:	f7fd faa1 	bl	80043bc <HAL_GetTick>
 8006e7a:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8006e7c:	4b58      	ldr	r3, [pc, #352]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 8006e82:	4b57      	ldr	r3, [pc, #348]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006e88:	e00a      	b.n	8006ea0 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e8a:	f7fd fa97 	bl	80043bc <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d901      	bls.n	8006ea0 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e09b      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006ea0:	4b4f      	ldr	r3, [pc, #316]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006ea2:	69db      	ldr	r3, [r3, #28]
 8006ea4:	f003 030c 	and.w	r3, r3, #12
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1ee      	bne.n	8006e8a <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
 8006eac:	4b4c      	ldr	r3, [pc, #304]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	494b      	ldr	r1, [pc, #300]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006eb2:	4b4d      	ldr	r3, [pc, #308]	@ (8006fe8 <HAL_RCC_DeInit+0x1dc>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
 8006eb8:	4b49      	ldr	r3, [pc, #292]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a48      	ldr	r2, [pc, #288]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006ebe:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8006ec2:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
 8006ec4:	f7fd fa7a 	bl	80043bc <HAL_GetTick>
 8006ec8:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8006eca:	4b45      	ldr	r3, [pc, #276]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a44      	ldr	r2, [pc, #272]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ed4:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ed8:	f7fd fa70 	bl	80043bc <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e076      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006eea:	4b3d      	ldr	r3, [pc, #244]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
 8006ef6:	f7fd fa61 	bl	80043bc <HAL_GetTick>
 8006efa:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8006efc:	4b38      	ldr	r3, [pc, #224]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a37      	ldr	r2, [pc, #220]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f06:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006f08:	e008      	b.n	8006f1c <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f0a:	f7fd fa57 	bl	80043bc <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d901      	bls.n	8006f1c <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e05d      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006f1c:	4b30      	ldr	r3, [pc, #192]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1f0      	bne.n	8006f0a <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
 8006f28:	f7fd fa48 	bl	80043bc <HAL_GetTick>
 8006f2c:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8006f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a2b      	ldr	r2, [pc, #172]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f38:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006f3a:	e008      	b.n	8006f4e <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f3c:	f7fd fa3e 	bl	80043bc <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d901      	bls.n	8006f4e <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e044      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006f4e:	4b24      	ldr	r3, [pc, #144]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1f0      	bne.n	8006f3c <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 8006f5a:	4b21      	ldr	r3, [pc, #132]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
 8006f60:	4b1f      	ldr	r3, [pc, #124]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f62:	4a22      	ldr	r2, [pc, #136]	@ (8006fec <HAL_RCC_DeInit+0x1e0>)
 8006f64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8006f66:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f68:	2200      	movs	r2, #0
 8006f6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 8006f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f6e:	2200      	movs	r2, #0
 8006f70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
 8006f72:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f74:	4a1d      	ldr	r2, [pc, #116]	@ (8006fec <HAL_RCC_DeInit+0x1e0>)
 8006f76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8006f78:	4b19      	ldr	r3, [pc, #100]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 8006f7e:	4b18      	ldr	r3, [pc, #96]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
 8006f84:	4b16      	ldr	r3, [pc, #88]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f86:	4a19      	ldr	r2, [pc, #100]	@ (8006fec <HAL_RCC_DeInit+0x1e0>)
 8006f88:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 8006f8a:	4b15      	ldr	r3, [pc, #84]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8006f90:	4b13      	ldr	r3, [pc, #76]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8006f96:	4b12      	ldr	r3, [pc, #72]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006f98:	f04f 32ff 	mov.w	r2, #4294967295
 8006f9c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8006f9e:	4b10      	ldr	r3, [pc, #64]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006fa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8006fe0 <HAL_RCC_DeInit+0x1d4>)
 8006fa6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006faa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8006fae:	4b10      	ldr	r3, [pc, #64]	@ (8006ff0 <HAL_RCC_DeInit+0x1e4>)
 8006fb0:	4a10      	ldr	r2, [pc, #64]	@ (8006ff4 <HAL_RCC_DeInit+0x1e8>)
 8006fb2:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8006fb4:	4b10      	ldr	r3, [pc, #64]	@ (8006ff8 <HAL_RCC_DeInit+0x1ec>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8006ff8 <HAL_RCC_DeInit+0x1ec>)
 8006fba:	f023 030f 	bic.w	r3, r3, #15
 8006fbe:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8006fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <HAL_RCC_DeInit+0x1ec>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 030f 	and.w	r3, r3, #15
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d001      	beq.n	8006fd0 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e003      	b.n	8006fd8 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
 8006fd0:	200f      	movs	r0, #15
 8006fd2:	f7fd f969 	bl	80042a8 <HAL_InitTick>
 8006fd6:	4603      	mov	r3, r0

}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3708      	adds	r7, #8
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	46020c00 	.word	0x46020c00
 8006fe4:	00084210 	.word	0x00084210
 8006fe8:	eaf6ac2d 	.word	0xeaf6ac2d
 8006fec:	01010280 	.word	0x01010280
 8006ff0:	20000010 	.word	0x20000010
 8006ff4:	003d0900 	.word	0x003d0900
 8006ff8:	40022000 	.word	0x40022000

08006ffc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b08e      	sub	sp, #56	@ 0x38
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8007004:	2300      	movs	r3, #0
 8007006:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d102      	bne.n	8007016 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	f000 bec8 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007016:	4b99      	ldr	r3, [pc, #612]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f003 030c 	and.w	r3, r3, #12
 800701e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007020:	4b96      	ldr	r3, [pc, #600]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007024:	f003 0303 	and.w	r3, r3, #3
 8007028:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0310 	and.w	r3, r3, #16
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 816c 	beq.w	8007310 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703a:	2b00      	cmp	r3, #0
 800703c:	d007      	beq.n	800704e <HAL_RCC_OscConfig+0x52>
 800703e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007040:	2b0c      	cmp	r3, #12
 8007042:	f040 80de 	bne.w	8007202 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007048:	2b01      	cmp	r3, #1
 800704a:	f040 80da 	bne.w	8007202 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d102      	bne.n	800705c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	f000 bea5 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007060:	4b86      	ldr	r3, [pc, #536]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d004      	beq.n	8007076 <HAL_RCC_OscConfig+0x7a>
 800706c:	4b83      	ldr	r3, [pc, #524]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007074:	e005      	b.n	8007082 <HAL_RCC_OscConfig+0x86>
 8007076:	4b81      	ldr	r3, [pc, #516]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007078:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800707c:	041b      	lsls	r3, r3, #16
 800707e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007082:	4293      	cmp	r3, r2
 8007084:	d255      	bcs.n	8007132 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10a      	bne.n	80070a2 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007090:	4618      	mov	r0, r3
 8007092:	f001 f99d 	bl	80083d0 <RCC_SetFlashLatencyFromMSIRange>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	f000 be82 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80070a2:	4b76      	ldr	r3, [pc, #472]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	4a75      	ldr	r2, [pc, #468]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80070ac:	6093      	str	r3, [r2, #8]
 80070ae:	4b73      	ldr	r3, [pc, #460]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ba:	4970      	ldr	r1, [pc, #448]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070bc:	4313      	orrs	r3, r2
 80070be:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80070c8:	d309      	bcc.n	80070de <HAL_RCC_OscConfig+0xe2>
 80070ca:	4b6c      	ldr	r3, [pc, #432]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	f023 021f 	bic.w	r2, r3, #31
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	4969      	ldr	r1, [pc, #420]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	60cb      	str	r3, [r1, #12]
 80070dc:	e07e      	b.n	80071dc <HAL_RCC_OscConfig+0x1e0>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	da0a      	bge.n	80070fc <HAL_RCC_OscConfig+0x100>
 80070e6:	4b65      	ldr	r3, [pc, #404]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	015b      	lsls	r3, r3, #5
 80070f4:	4961      	ldr	r1, [pc, #388]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60cb      	str	r3, [r1, #12]
 80070fa:	e06f      	b.n	80071dc <HAL_RCC_OscConfig+0x1e0>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007104:	d30a      	bcc.n	800711c <HAL_RCC_OscConfig+0x120>
 8007106:	4b5d      	ldr	r3, [pc, #372]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	029b      	lsls	r3, r3, #10
 8007114:	4959      	ldr	r1, [pc, #356]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007116:	4313      	orrs	r3, r2
 8007118:	60cb      	str	r3, [r1, #12]
 800711a:	e05f      	b.n	80071dc <HAL_RCC_OscConfig+0x1e0>
 800711c:	4b57      	ldr	r3, [pc, #348]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	03db      	lsls	r3, r3, #15
 800712a:	4954      	ldr	r1, [pc, #336]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800712c:	4313      	orrs	r3, r2
 800712e:	60cb      	str	r3, [r1, #12]
 8007130:	e054      	b.n	80071dc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007132:	4b52      	ldr	r3, [pc, #328]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	4a51      	ldr	r2, [pc, #324]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007138:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800713c:	6093      	str	r3, [r2, #8]
 800713e:	4b4f      	ldr	r3, [pc, #316]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714a:	494c      	ldr	r1, [pc, #304]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800714c:	4313      	orrs	r3, r2
 800714e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007154:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007158:	d309      	bcc.n	800716e <HAL_RCC_OscConfig+0x172>
 800715a:	4b48      	ldr	r3, [pc, #288]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	f023 021f 	bic.w	r2, r3, #31
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	4945      	ldr	r1, [pc, #276]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007168:	4313      	orrs	r3, r2
 800716a:	60cb      	str	r3, [r1, #12]
 800716c:	e028      	b.n	80071c0 <HAL_RCC_OscConfig+0x1c4>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007172:	2b00      	cmp	r3, #0
 8007174:	da0a      	bge.n	800718c <HAL_RCC_OscConfig+0x190>
 8007176:	4b41      	ldr	r3, [pc, #260]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a1b      	ldr	r3, [r3, #32]
 8007182:	015b      	lsls	r3, r3, #5
 8007184:	493d      	ldr	r1, [pc, #244]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007186:	4313      	orrs	r3, r2
 8007188:	60cb      	str	r3, [r1, #12]
 800718a:	e019      	b.n	80071c0 <HAL_RCC_OscConfig+0x1c4>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007194:	d30a      	bcc.n	80071ac <HAL_RCC_OscConfig+0x1b0>
 8007196:	4b39      	ldr	r3, [pc, #228]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	029b      	lsls	r3, r3, #10
 80071a4:	4935      	ldr	r1, [pc, #212]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60cb      	str	r3, [r1, #12]
 80071aa:	e009      	b.n	80071c0 <HAL_RCC_OscConfig+0x1c4>
 80071ac:	4b33      	ldr	r3, [pc, #204]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	03db      	lsls	r3, r3, #15
 80071ba:	4930      	ldr	r1, [pc, #192]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 80071bc:	4313      	orrs	r3, r2
 80071be:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80071c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10a      	bne.n	80071dc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ca:	4618      	mov	r0, r3
 80071cc:	f001 f900 	bl	80083d0 <RCC_SetFlashLatencyFromMSIRange>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d002      	beq.n	80071dc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	f000 bde5 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80071dc:	f001 f8de 	bl	800839c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80071e0:	4b27      	ldr	r3, [pc, #156]	@ (8007280 <HAL_RCC_OscConfig+0x284>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fd f85f 	bl	80042a8 <HAL_InitTick>
 80071ea:	4603      	mov	r3, r0
 80071ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80071f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 808a 	beq.w	800730e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80071fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071fe:	f000 bdd2 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d066      	beq.n	80072d8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800720a:	4b1c      	ldr	r3, [pc, #112]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a1b      	ldr	r2, [pc, #108]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007210:	f043 0301 	orr.w	r3, r3, #1
 8007214:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007216:	f7fd f8d1 	bl	80043bc <HAL_GetTick>
 800721a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800721c:	e009      	b.n	8007232 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800721e:	f7fd f8cd 	bl	80043bc <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d902      	bls.n	8007232 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	f000 bdba 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 0304 	and.w	r3, r3, #4
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0ef      	beq.n	800721e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800723e:	4b0f      	ldr	r3, [pc, #60]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	4a0e      	ldr	r2, [pc, #56]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007244:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007248:	6093      	str	r3, [r2, #8]
 800724a:	4b0c      	ldr	r3, [pc, #48]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007256:	4909      	ldr	r1, [pc, #36]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007258:	4313      	orrs	r3, r2
 800725a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007264:	d30e      	bcc.n	8007284 <HAL_RCC_OscConfig+0x288>
 8007266:	4b05      	ldr	r3, [pc, #20]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	f023 021f 	bic.w	r2, r3, #31
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a1b      	ldr	r3, [r3, #32]
 8007272:	4902      	ldr	r1, [pc, #8]	@ (800727c <HAL_RCC_OscConfig+0x280>)
 8007274:	4313      	orrs	r3, r2
 8007276:	60cb      	str	r3, [r1, #12]
 8007278:	e04a      	b.n	8007310 <HAL_RCC_OscConfig+0x314>
 800727a:	bf00      	nop
 800727c:	46020c00 	.word	0x46020c00
 8007280:	20000014 	.word	0x20000014
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007288:	2b00      	cmp	r3, #0
 800728a:	da0a      	bge.n	80072a2 <HAL_RCC_OscConfig+0x2a6>
 800728c:	4b98      	ldr	r3, [pc, #608]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	015b      	lsls	r3, r3, #5
 800729a:	4995      	ldr	r1, [pc, #596]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800729c:	4313      	orrs	r3, r2
 800729e:	60cb      	str	r3, [r1, #12]
 80072a0:	e036      	b.n	8007310 <HAL_RCC_OscConfig+0x314>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072aa:	d30a      	bcc.n	80072c2 <HAL_RCC_OscConfig+0x2c6>
 80072ac:	4b90      	ldr	r3, [pc, #576]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a1b      	ldr	r3, [r3, #32]
 80072b8:	029b      	lsls	r3, r3, #10
 80072ba:	498d      	ldr	r1, [pc, #564]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	60cb      	str	r3, [r1, #12]
 80072c0:	e026      	b.n	8007310 <HAL_RCC_OscConfig+0x314>
 80072c2:	4b8b      	ldr	r3, [pc, #556]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	03db      	lsls	r3, r3, #15
 80072d0:	4987      	ldr	r1, [pc, #540]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	60cb      	str	r3, [r1, #12]
 80072d6:	e01b      	b.n	8007310 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80072d8:	4b85      	ldr	r3, [pc, #532]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a84      	ldr	r2, [pc, #528]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80072de:	f023 0301 	bic.w	r3, r3, #1
 80072e2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80072e4:	f7fd f86a 	bl	80043bc <HAL_GetTick>
 80072e8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80072ea:	e009      	b.n	8007300 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072ec:	f7fd f866 	bl	80043bc <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d902      	bls.n	8007300 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	f000 bd53 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007300:	4b7b      	ldr	r3, [pc, #492]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1ef      	bne.n	80072ec <HAL_RCC_OscConfig+0x2f0>
 800730c:	e000      	b.n	8007310 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800730e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	2b00      	cmp	r3, #0
 800731a:	f000 808b 	beq.w	8007434 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800731e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007320:	2b08      	cmp	r3, #8
 8007322:	d005      	beq.n	8007330 <HAL_RCC_OscConfig+0x334>
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	2b0c      	cmp	r3, #12
 8007328:	d109      	bne.n	800733e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800732a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732c:	2b03      	cmp	r3, #3
 800732e:	d106      	bne.n	800733e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d17d      	bne.n	8007434 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	f000 bd34 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007346:	d106      	bne.n	8007356 <HAL_RCC_OscConfig+0x35a>
 8007348:	4b69      	ldr	r3, [pc, #420]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a68      	ldr	r2, [pc, #416]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800734e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007352:	6013      	str	r3, [r2, #0]
 8007354:	e041      	b.n	80073da <HAL_RCC_OscConfig+0x3de>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800735e:	d112      	bne.n	8007386 <HAL_RCC_OscConfig+0x38a>
 8007360:	4b63      	ldr	r3, [pc, #396]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a62      	ldr	r2, [pc, #392]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007366:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	4b60      	ldr	r3, [pc, #384]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a5f      	ldr	r2, [pc, #380]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007372:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007376:	6013      	str	r3, [r2, #0]
 8007378:	4b5d      	ldr	r3, [pc, #372]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a5c      	ldr	r2, [pc, #368]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800737e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	e029      	b.n	80073da <HAL_RCC_OscConfig+0x3de>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800738e:	d112      	bne.n	80073b6 <HAL_RCC_OscConfig+0x3ba>
 8007390:	4b57      	ldr	r3, [pc, #348]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a56      	ldr	r2, [pc, #344]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007396:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800739a:	6013      	str	r3, [r2, #0]
 800739c:	4b54      	ldr	r3, [pc, #336]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a53      	ldr	r2, [pc, #332]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	4b51      	ldr	r3, [pc, #324]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a50      	ldr	r2, [pc, #320]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b2:	6013      	str	r3, [r2, #0]
 80073b4:	e011      	b.n	80073da <HAL_RCC_OscConfig+0x3de>
 80073b6:	4b4e      	ldr	r3, [pc, #312]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a4d      	ldr	r2, [pc, #308]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	4b4b      	ldr	r3, [pc, #300]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a4a      	ldr	r2, [pc, #296]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	4b48      	ldr	r3, [pc, #288]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a47      	ldr	r2, [pc, #284]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80073d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80073d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d014      	beq.n	800740c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80073e2:	f7fc ffeb 	bl	80043bc <HAL_GetTick>
 80073e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073e8:	e009      	b.n	80073fe <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073ea:	f7fc ffe7 	bl	80043bc <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b64      	cmp	r3, #100	@ 0x64
 80073f6:	d902      	bls.n	80073fe <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	f000 bcd4 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073fe:	4b3c      	ldr	r3, [pc, #240]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0ef      	beq.n	80073ea <HAL_RCC_OscConfig+0x3ee>
 800740a:	e013      	b.n	8007434 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800740c:	f7fc ffd6 	bl	80043bc <HAL_GetTick>
 8007410:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007412:	e009      	b.n	8007428 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007414:	f7fc ffd2 	bl	80043bc <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b64      	cmp	r3, #100	@ 0x64
 8007420:	d902      	bls.n	8007428 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	f000 bcbf 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007428:	4b31      	ldr	r3, [pc, #196]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1ef      	bne.n	8007414 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b00      	cmp	r3, #0
 800743e:	d05f      	beq.n	8007500 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007442:	2b04      	cmp	r3, #4
 8007444:	d005      	beq.n	8007452 <HAL_RCC_OscConfig+0x456>
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	2b0c      	cmp	r3, #12
 800744a:	d114      	bne.n	8007476 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800744c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744e:	2b02      	cmp	r3, #2
 8007450:	d111      	bne.n	8007476 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d102      	bne.n	8007460 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	f000 bca3 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007460:	4b23      	ldr	r3, [pc, #140]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	041b      	lsls	r3, r3, #16
 800746e:	4920      	ldr	r1, [pc, #128]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007470:	4313      	orrs	r3, r2
 8007472:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007474:	e044      	b.n	8007500 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d024      	beq.n	80074c8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800747e:	4b1c      	ldr	r3, [pc, #112]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a1b      	ldr	r2, [pc, #108]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 8007484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007488:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800748a:	f7fc ff97 	bl	80043bc <HAL_GetTick>
 800748e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007490:	e009      	b.n	80074a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007492:	f7fc ff93 	bl	80043bc <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d902      	bls.n	80074a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	f000 bc80 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074a6:	4b12      	ldr	r3, [pc, #72]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0ef      	beq.n	8007492 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80074b2:	4b0f      	ldr	r3, [pc, #60]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	041b      	lsls	r3, r3, #16
 80074c0:	490b      	ldr	r1, [pc, #44]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	610b      	str	r3, [r1, #16]
 80074c6:	e01b      	b.n	8007500 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80074c8:	4b09      	ldr	r3, [pc, #36]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a08      	ldr	r2, [pc, #32]	@ (80074f0 <HAL_RCC_OscConfig+0x4f4>)
 80074ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80074d4:	f7fc ff72 	bl	80043bc <HAL_GetTick>
 80074d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074da:	e00b      	b.n	80074f4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074dc:	f7fc ff6e 	bl	80043bc <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d904      	bls.n	80074f4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	f000 bc5b 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
 80074f0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074f4:	4baf      	ldr	r3, [pc, #700]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1ed      	bne.n	80074dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0308 	and.w	r3, r3, #8
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 80c8 	beq.w	800769e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800750e:	2300      	movs	r3, #0
 8007510:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007514:	4ba7      	ldr	r3, [pc, #668]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	d111      	bne.n	8007546 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007522:	4ba4      	ldr	r3, [pc, #656]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007524:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007528:	4aa2      	ldr	r2, [pc, #648]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800752a:	f043 0304 	orr.w	r3, r3, #4
 800752e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007532:	4ba0      	ldr	r3, [pc, #640]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007538:	f003 0304 	and.w	r3, r3, #4
 800753c:	617b      	str	r3, [r7, #20]
 800753e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007540:	2301      	movs	r3, #1
 8007542:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007546:	4b9c      	ldr	r3, [pc, #624]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 8007548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d119      	bne.n	8007586 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007552:	4b99      	ldr	r3, [pc, #612]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 8007554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007556:	4a98      	ldr	r2, [pc, #608]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 8007558:	f043 0301 	orr.w	r3, r3, #1
 800755c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800755e:	f7fc ff2d 	bl	80043bc <HAL_GetTick>
 8007562:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007564:	e009      	b.n	800757a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007566:	f7fc ff29 	bl	80043bc <HAL_GetTick>
 800756a:	4602      	mov	r2, r0
 800756c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	2b02      	cmp	r3, #2
 8007572:	d902      	bls.n	800757a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	f000 bc16 	b.w	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800757a:	4b8f      	ldr	r3, [pc, #572]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 800757c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757e:	f003 0301 	and.w	r3, r3, #1
 8007582:	2b00      	cmp	r3, #0
 8007584:	d0ef      	beq.n	8007566 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d05f      	beq.n	800764e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800758e:	4b89      	ldr	r3, [pc, #548]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007594:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	699a      	ldr	r2, [r3, #24]
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d037      	beq.n	8007614 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80075a4:	6a3b      	ldr	r3, [r7, #32]
 80075a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d006      	beq.n	80075bc <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e3f4      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d01b      	beq.n	80075fe <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80075c6:	4b7b      	ldr	r3, [pc, #492]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80075c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075cc:	4a79      	ldr	r2, [pc, #484]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80075ce:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80075d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80075d6:	f7fc fef1 	bl	80043bc <HAL_GetTick>
 80075da:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075dc:	e008      	b.n	80075f0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075de:	f7fc feed 	bl	80043bc <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	2b05      	cmp	r3, #5
 80075ea:	d901      	bls.n	80075f0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80075ec:	2303      	movs	r3, #3
 80075ee:	e3da      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075f0:	4b70      	ldr	r3, [pc, #448]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80075f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1ef      	bne.n	80075de <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80075fe:	4b6d      	ldr	r3, [pc, #436]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007600:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007604:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	4969      	ldr	r1, [pc, #420]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800760e:	4313      	orrs	r3, r2
 8007610:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8007614:	4b67      	ldr	r3, [pc, #412]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007616:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800761a:	4a66      	ldr	r2, [pc, #408]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800761c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007620:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007624:	f7fc feca 	bl	80043bc <HAL_GetTick>
 8007628:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800762a:	e008      	b.n	800763e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800762c:	f7fc fec6 	bl	80043bc <HAL_GetTick>
 8007630:	4602      	mov	r2, r0
 8007632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	2b05      	cmp	r3, #5
 8007638:	d901      	bls.n	800763e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e3b3      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800763e:	4b5d      	ldr	r3, [pc, #372]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007644:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d0ef      	beq.n	800762c <HAL_RCC_OscConfig+0x630>
 800764c:	e01b      	b.n	8007686 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800764e:	4b59      	ldr	r3, [pc, #356]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007650:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007654:	4a57      	ldr	r2, [pc, #348]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007656:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800765a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800765e:	f7fc fead 	bl	80043bc <HAL_GetTick>
 8007662:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007664:	e008      	b.n	8007678 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007666:	f7fc fea9 	bl	80043bc <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	2b05      	cmp	r3, #5
 8007672:	d901      	bls.n	8007678 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8007674:	2303      	movs	r3, #3
 8007676:	e396      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007678:	4b4e      	ldr	r3, [pc, #312]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800767a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800767e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1ef      	bne.n	8007666 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007686:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800768a:	2b01      	cmp	r3, #1
 800768c:	d107      	bne.n	800769e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800768e:	4b49      	ldr	r3, [pc, #292]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007690:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007694:	4a47      	ldr	r2, [pc, #284]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007696:	f023 0304 	bic.w	r3, r3, #4
 800769a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0304 	and.w	r3, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 8111 	beq.w	80078ce <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076b2:	4b40      	ldr	r3, [pc, #256]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80076b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076b8:	f003 0304 	and.w	r3, r3, #4
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d111      	bne.n	80076e4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076c0:	4b3c      	ldr	r3, [pc, #240]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80076c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076c6:	4a3b      	ldr	r2, [pc, #236]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80076c8:	f043 0304 	orr.w	r3, r3, #4
 80076cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80076d0:	4b38      	ldr	r3, [pc, #224]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 80076d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076d6:	f003 0304 	and.w	r3, r3, #4
 80076da:	613b      	str	r3, [r7, #16]
 80076dc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80076de:	2301      	movs	r3, #1
 80076e0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80076e4:	4b34      	ldr	r3, [pc, #208]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 80076e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d118      	bne.n	8007722 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80076f0:	4b31      	ldr	r3, [pc, #196]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 80076f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f4:	4a30      	ldr	r2, [pc, #192]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 80076f6:	f043 0301 	orr.w	r3, r3, #1
 80076fa:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076fc:	f7fc fe5e 	bl	80043bc <HAL_GetTick>
 8007700:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007704:	f7fc fe5a 	bl	80043bc <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e347      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007716:	4b28      	ldr	r3, [pc, #160]	@ (80077b8 <HAL_RCC_OscConfig+0x7bc>)
 8007718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0f0      	beq.n	8007704 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01f      	beq.n	800776e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 0304 	and.w	r3, r3, #4
 8007736:	2b00      	cmp	r3, #0
 8007738:	d010      	beq.n	800775c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800773a:	4b1e      	ldr	r3, [pc, #120]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800773c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007740:	4a1c      	ldr	r2, [pc, #112]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007742:	f043 0304 	orr.w	r3, r3, #4
 8007746:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800774a:	4b1a      	ldr	r3, [pc, #104]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800774c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007750:	4a18      	ldr	r2, [pc, #96]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007752:	f043 0301 	orr.w	r3, r3, #1
 8007756:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800775a:	e018      	b.n	800778e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800775c:	4b15      	ldr	r3, [pc, #84]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 800775e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007762:	4a14      	ldr	r2, [pc, #80]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007764:	f043 0301 	orr.w	r3, r3, #1
 8007768:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800776c:	e00f      	b.n	800778e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800776e:	4b11      	ldr	r3, [pc, #68]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007774:	4a0f      	ldr	r2, [pc, #60]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007776:	f023 0301 	bic.w	r3, r3, #1
 800777a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800777e:	4b0d      	ldr	r3, [pc, #52]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007784:	4a0b      	ldr	r2, [pc, #44]	@ (80077b4 <HAL_RCC_OscConfig+0x7b8>)
 8007786:	f023 0304 	bic.w	r3, r3, #4
 800778a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d057      	beq.n	8007846 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8007796:	f7fc fe11 	bl	80043bc <HAL_GetTick>
 800779a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800779c:	e00e      	b.n	80077bc <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800779e:	f7fc fe0d 	bl	80043bc <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d905      	bls.n	80077bc <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80077b0:	2303      	movs	r3, #3
 80077b2:	e2f8      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
 80077b4:	46020c00 	.word	0x46020c00
 80077b8:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077bc:	4b9c      	ldr	r3, [pc, #624]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80077be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d0e9      	beq.n	800779e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d01b      	beq.n	800780e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80077d6:	4b96      	ldr	r3, [pc, #600]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80077d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077dc:	4a94      	ldr	r2, [pc, #592]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80077de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80077e6:	e00a      	b.n	80077fe <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077e8:	f7fc fde8 	bl	80043bc <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d901      	bls.n	80077fe <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e2d3      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80077fe:	4b8c      	ldr	r3, [pc, #560]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007800:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007804:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0ed      	beq.n	80077e8 <HAL_RCC_OscConfig+0x7ec>
 800780c:	e053      	b.n	80078b6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800780e:	4b88      	ldr	r3, [pc, #544]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007814:	4a86      	ldr	r2, [pc, #536]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800781a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800781e:	e00a      	b.n	8007836 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007820:	f7fc fdcc 	bl	80043bc <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800782e:	4293      	cmp	r3, r2
 8007830:	d901      	bls.n	8007836 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	e2b7      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007836:	4b7e      	ldr	r3, [pc, #504]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800783c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1ed      	bne.n	8007820 <HAL_RCC_OscConfig+0x824>
 8007844:	e037      	b.n	80078b6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8007846:	f7fc fdb9 	bl	80043bc <HAL_GetTick>
 800784a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800784c:	e00a      	b.n	8007864 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800784e:	f7fc fdb5 	bl	80043bc <HAL_GetTick>
 8007852:	4602      	mov	r2, r0
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800785c:	4293      	cmp	r3, r2
 800785e:	d901      	bls.n	8007864 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e2a0      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007864:	4b72      	ldr	r3, [pc, #456]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007866:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1ed      	bne.n	800784e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8007872:	4b6f      	ldr	r3, [pc, #444]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007874:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787c:	2b00      	cmp	r3, #0
 800787e:	d01a      	beq.n	80078b6 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007880:	4b6b      	ldr	r3, [pc, #428]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007886:	4a6a      	ldr	r2, [pc, #424]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007888:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800788c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007890:	e00a      	b.n	80078a8 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007892:	f7fc fd93 	bl	80043bc <HAL_GetTick>
 8007896:	4602      	mov	r2, r0
 8007898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d901      	bls.n	80078a8 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80078a4:	2303      	movs	r3, #3
 80078a6:	e27e      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80078a8:	4b61      	ldr	r3, [pc, #388]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80078aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1ed      	bne.n	8007892 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80078b6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d107      	bne.n	80078ce <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078be:	4b5c      	ldr	r3, [pc, #368]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80078c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078c4:	4a5a      	ldr	r2, [pc, #360]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80078c6:	f023 0304 	bic.w	r3, r3, #4
 80078ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d036      	beq.n	8007948 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d019      	beq.n	8007916 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80078e2:	4b53      	ldr	r3, [pc, #332]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a52      	ldr	r2, [pc, #328]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80078e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80078ec:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078ee:	f7fc fd65 	bl	80043bc <HAL_GetTick>
 80078f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80078f4:	e008      	b.n	8007908 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80078f6:	f7fc fd61 	bl	80043bc <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e24e      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007908:	4b49      	ldr	r3, [pc, #292]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d0f0      	beq.n	80078f6 <HAL_RCC_OscConfig+0x8fa>
 8007914:	e018      	b.n	8007948 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8007916:	4b46      	ldr	r3, [pc, #280]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a45      	ldr	r2, [pc, #276]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 800791c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007920:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007922:	f7fc fd4b 	bl	80043bc <HAL_GetTick>
 8007926:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007928:	e008      	b.n	800793c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800792a:	f7fc fd47 	bl	80043bc <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	2b02      	cmp	r3, #2
 8007936:	d901      	bls.n	800793c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e234      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800793c:	4b3c      	ldr	r3, [pc, #240]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1f0      	bne.n	800792a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007950:	2b00      	cmp	r3, #0
 8007952:	d036      	beq.n	80079c2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007958:	2b00      	cmp	r3, #0
 800795a:	d019      	beq.n	8007990 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 800795c:	4b34      	ldr	r3, [pc, #208]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a33      	ldr	r2, [pc, #204]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007962:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007966:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007968:	f7fc fd28 	bl	80043bc <HAL_GetTick>
 800796c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800796e:	e008      	b.n	8007982 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007970:	f7fc fd24 	bl	80043bc <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	2b02      	cmp	r3, #2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e211      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007982:	4b2b      	ldr	r3, [pc, #172]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0f0      	beq.n	8007970 <HAL_RCC_OscConfig+0x974>
 800798e:	e018      	b.n	80079c2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8007990:	4b27      	ldr	r3, [pc, #156]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a26      	ldr	r2, [pc, #152]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007996:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800799a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800799c:	f7fc fd0e 	bl	80043bc <HAL_GetTick>
 80079a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80079a4:	f7fc fd0a 	bl	80043bc <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e1f7      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80079b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1f0      	bne.n	80079a4 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d07f      	beq.n	8007ace <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d062      	beq.n	8007a9c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80079d6:	4b16      	ldr	r3, [pc, #88]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	4a15      	ldr	r2, [pc, #84]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80079dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80079e0:	6093      	str	r3, [r2, #8]
 80079e2:	4b13      	ldr	r3, [pc, #76]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ee:	4910      	ldr	r1, [pc, #64]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80079fc:	d309      	bcc.n	8007a12 <HAL_RCC_OscConfig+0xa16>
 80079fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	f023 021f 	bic.w	r2, r3, #31
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	4909      	ldr	r1, [pc, #36]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	60cb      	str	r3, [r1, #12]
 8007a10:	e02a      	b.n	8007a68 <HAL_RCC_OscConfig+0xa6c>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da0c      	bge.n	8007a34 <HAL_RCC_OscConfig+0xa38>
 8007a1a:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	015b      	lsls	r3, r3, #5
 8007a28:	4901      	ldr	r1, [pc, #4]	@ (8007a30 <HAL_RCC_OscConfig+0xa34>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	60cb      	str	r3, [r1, #12]
 8007a2e:	e01b      	b.n	8007a68 <HAL_RCC_OscConfig+0xa6c>
 8007a30:	46020c00 	.word	0x46020c00
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a3c:	d30a      	bcc.n	8007a54 <HAL_RCC_OscConfig+0xa58>
 8007a3e:	4ba1      	ldr	r3, [pc, #644]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	029b      	lsls	r3, r3, #10
 8007a4c:	499d      	ldr	r1, [pc, #628]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	60cb      	str	r3, [r1, #12]
 8007a52:	e009      	b.n	8007a68 <HAL_RCC_OscConfig+0xa6c>
 8007a54:	4b9b      	ldr	r3, [pc, #620]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a1b      	ldr	r3, [r3, #32]
 8007a60:	03db      	lsls	r3, r3, #15
 8007a62:	4998      	ldr	r1, [pc, #608]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a64:	4313      	orrs	r3, r2
 8007a66:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8007a68:	4b96      	ldr	r3, [pc, #600]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a95      	ldr	r2, [pc, #596]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a6e:	f043 0310 	orr.w	r3, r3, #16
 8007a72:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007a74:	f7fc fca2 	bl	80043bc <HAL_GetTick>
 8007a78:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007a7c:	f7fc fc9e 	bl	80043bc <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e18b      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007a8e:	4b8d      	ldr	r3, [pc, #564]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 0320 	and.w	r3, r3, #32
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0f0      	beq.n	8007a7c <HAL_RCC_OscConfig+0xa80>
 8007a9a:	e018      	b.n	8007ace <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8007a9c:	4b89      	ldr	r3, [pc, #548]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a88      	ldr	r2, [pc, #544]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007aa2:	f023 0310 	bic.w	r3, r3, #16
 8007aa6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007aa8:	f7fc fc88 	bl	80043bc <HAL_GetTick>
 8007aac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007aae:	e008      	b.n	8007ac2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007ab0:	f7fc fc84 	bl	80043bc <HAL_GetTick>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d901      	bls.n	8007ac2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e171      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007ac2:	4b80      	ldr	r3, [pc, #512]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0320 	and.w	r3, r3, #32
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1f0      	bne.n	8007ab0 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f000 8166 	beq.w	8007da4 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ade:	4b79      	ldr	r3, [pc, #484]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007ae0:	69db      	ldr	r3, [r3, #28]
 8007ae2:	f003 030c 	and.w	r3, r3, #12
 8007ae6:	2b0c      	cmp	r3, #12
 8007ae8:	f000 80f2 	beq.w	8007cd0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	f040 80c5 	bne.w	8007c80 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007af6:	4b73      	ldr	r3, [pc, #460]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a72      	ldr	r2, [pc, #456]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007afc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b00:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007b02:	f7fc fc5b 	bl	80043bc <HAL_GetTick>
 8007b06:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007b08:	e008      	b.n	8007b1c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b0a:	f7fc fc57 	bl	80043bc <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d901      	bls.n	8007b1c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	e144      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007b1c:	4b69      	ldr	r3, [pc, #420]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d1f0      	bne.n	8007b0a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b28:	4b66      	ldr	r3, [pc, #408]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b2e:	f003 0304 	and.w	r3, r3, #4
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d111      	bne.n	8007b5a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8007b36:	4b63      	ldr	r3, [pc, #396]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b3c:	4a61      	ldr	r2, [pc, #388]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b3e:	f043 0304 	orr.w	r3, r3, #4
 8007b42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007b46:	4b5f      	ldr	r3, [pc, #380]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b4c:	f003 0304 	and.w	r3, r3, #4
 8007b50:	60fb      	str	r3, [r7, #12]
 8007b52:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8007b54:	2301      	movs	r3, #1
 8007b56:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8007cc8 <HAL_RCC_OscConfig+0xccc>)
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b66:	d102      	bne.n	8007b6e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007b6e:	4b56      	ldr	r3, [pc, #344]	@ (8007cc8 <HAL_RCC_OscConfig+0xccc>)
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	4a55      	ldr	r2, [pc, #340]	@ (8007cc8 <HAL_RCC_OscConfig+0xccc>)
 8007b74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b78:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007b7a:	4b52      	ldr	r3, [pc, #328]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b82:	f023 0303 	bic.w	r3, r3, #3
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007b8e:	3a01      	subs	r2, #1
 8007b90:	0212      	lsls	r2, r2, #8
 8007b92:	4311      	orrs	r1, r2
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	494a      	ldr	r1, [pc, #296]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ba0:	4b48      	ldr	r3, [pc, #288]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007ba2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ba4:	4b49      	ldr	r3, [pc, #292]	@ (8007ccc <HAL_RCC_OscConfig+0xcd0>)
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007bac:	3a01      	subs	r2, #1
 8007bae:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007bb6:	3a01      	subs	r2, #1
 8007bb8:	0252      	lsls	r2, r2, #9
 8007bba:	b292      	uxth	r2, r2
 8007bbc:	4311      	orrs	r1, r2
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007bc2:	3a01      	subs	r2, #1
 8007bc4:	0412      	lsls	r2, r2, #16
 8007bc6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007bca:	4311      	orrs	r1, r2
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007bd0:	3a01      	subs	r2, #1
 8007bd2:	0612      	lsls	r2, r2, #24
 8007bd4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	493a      	ldr	r1, [pc, #232]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007be0:	4b38      	ldr	r3, [pc, #224]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be4:	4a37      	ldr	r2, [pc, #220]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007be6:	f023 0310 	bic.w	r3, r3, #16
 8007bea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bf0:	4a34      	ldr	r2, [pc, #208]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007bf2:	00db      	lsls	r3, r3, #3
 8007bf4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007bf6:	4b33      	ldr	r3, [pc, #204]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bfa:	4a32      	ldr	r2, [pc, #200]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007bfc:	f043 0310 	orr.w	r3, r3, #16
 8007c00:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8007c02:	4b30      	ldr	r3, [pc, #192]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c06:	f023 020c 	bic.w	r2, r3, #12
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c0e:	492d      	ldr	r1, [pc, #180]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c10:	4313      	orrs	r3, r2
 8007c12:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8007c14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d105      	bne.n	8007c28 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8007cc8 <HAL_RCC_OscConfig+0xccc>)
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	4a29      	ldr	r2, [pc, #164]	@ (8007cc8 <HAL_RCC_OscConfig+0xccc>)
 8007c22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c26:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007c28:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d107      	bne.n	8007c40 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007c30:	4b24      	ldr	r3, [pc, #144]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c36:	4a23      	ldr	r2, [pc, #140]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c38:	f023 0304 	bic.w	r3, r3, #4
 8007c3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007c40:	4b20      	ldr	r3, [pc, #128]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a1f      	ldr	r2, [pc, #124]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c4a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007c4c:	f7fc fbb6 	bl	80043bc <HAL_GetTick>
 8007c50:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007c52:	e008      	b.n	8007c66 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c54:	f7fc fbb2 	bl	80043bc <HAL_GetTick>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d901      	bls.n	8007c66 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e09f      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007c66:	4b17      	ldr	r3, [pc, #92]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d0f0      	beq.n	8007c54 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007c72:	4b14      	ldr	r3, [pc, #80]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c76:	4a13      	ldr	r2, [pc, #76]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c7c:	6293      	str	r3, [r2, #40]	@ 0x28
 8007c7e:	e091      	b.n	8007da4 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007c80:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a0f      	ldr	r2, [pc, #60]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c8a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007c8c:	f7fc fb96 	bl	80043bc <HAL_GetTick>
 8007c90:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007c92:	e008      	b.n	8007ca6 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c94:	f7fc fb92 	bl	80043bc <HAL_GetTick>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e07f      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007ca6:	4b07      	ldr	r3, [pc, #28]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1f0      	bne.n	8007c94 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007cb2:	4b04      	ldr	r3, [pc, #16]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb6:	4a03      	ldr	r2, [pc, #12]	@ (8007cc4 <HAL_RCC_OscConfig+0xcc8>)
 8007cb8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007cbc:	f023 0303 	bic.w	r3, r3, #3
 8007cc0:	6293      	str	r3, [r2, #40]	@ 0x28
 8007cc2:	e06f      	b.n	8007da4 <HAL_RCC_OscConfig+0xda8>
 8007cc4:	46020c00 	.word	0x46020c00
 8007cc8:	46020800 	.word	0x46020800
 8007ccc:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007cd0:	4b37      	ldr	r3, [pc, #220]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007cd6:	4b36      	ldr	r3, [pc, #216]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cda:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d039      	beq.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	f003 0203 	and.w	r2, r3, #3
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d132      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	0a1b      	lsrs	r3, r3, #8
 8007cf6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfe:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d129      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d122      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d1c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d11a      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	0a5b      	lsrs	r3, r3, #9
 8007d26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d2e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d111      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	0c1b      	lsrs	r3, r3, #16
 8007d38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d40:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d108      	bne.n	8007d58 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	0e1b      	lsrs	r3, r3, #24
 8007d4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d52:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d001      	beq.n	8007d5c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e024      	b.n	8007da6 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007d5c:	4b14      	ldr	r3, [pc, #80]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d60:	08db      	lsrs	r3, r3, #3
 8007d62:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d01a      	beq.n	8007da4 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007d6e:	4b10      	ldr	r3, [pc, #64]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d72:	4a0f      	ldr	r2, [pc, #60]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d74:	f023 0310 	bic.w	r3, r3, #16
 8007d78:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d7a:	f7fc fb1f 	bl	80043bc <HAL_GetTick>
 8007d7e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007d80:	bf00      	nop
 8007d82:	f7fc fb1b 	bl	80043bc <HAL_GetTick>
 8007d86:	4602      	mov	r2, r0
 8007d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d0f9      	beq.n	8007d82 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d92:	4a07      	ldr	r2, [pc, #28]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d94:	00db      	lsls	r3, r3, #3
 8007d96:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007d98:	4b05      	ldr	r3, [pc, #20]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9c:	4a04      	ldr	r2, [pc, #16]	@ (8007db0 <HAL_RCC_OscConfig+0xdb4>)
 8007d9e:	f043 0310 	orr.w	r3, r3, #16
 8007da2:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3738      	adds	r7, #56	@ 0x38
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	46020c00 	.word	0x46020c00

08007db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e1d9      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8008038 <HAL_RCC_ClockConfig+0x284>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 030f 	and.w	r3, r3, #15
 8007dd0:	683a      	ldr	r2, [r7, #0]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d910      	bls.n	8007df8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dd6:	4b98      	ldr	r3, [pc, #608]	@ (8008038 <HAL_RCC_ClockConfig+0x284>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f023 020f 	bic.w	r2, r3, #15
 8007dde:	4996      	ldr	r1, [pc, #600]	@ (8008038 <HAL_RCC_ClockConfig+0x284>)
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007de6:	4b94      	ldr	r3, [pc, #592]	@ (8008038 <HAL_RCC_ClockConfig+0x284>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 030f 	and.w	r3, r3, #15
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d001      	beq.n	8007df8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	e1c1      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f003 0310 	and.w	r3, r3, #16
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d010      	beq.n	8007e26 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	695a      	ldr	r2, [r3, #20]
 8007e08:	4b8c      	ldr	r3, [pc, #560]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d908      	bls.n	8007e26 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007e14:	4b89      	ldr	r3, [pc, #548]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e18:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	4986      	ldr	r1, [pc, #536]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0308 	and.w	r3, r3, #8
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d012      	beq.n	8007e58 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	691a      	ldr	r2, [r3, #16]
 8007e36:	4b81      	ldr	r3, [pc, #516]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e38:	6a1b      	ldr	r3, [r3, #32]
 8007e3a:	091b      	lsrs	r3, r3, #4
 8007e3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d909      	bls.n	8007e58 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007e44:	4b7d      	ldr	r3, [pc, #500]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e46:	6a1b      	ldr	r3, [r3, #32]
 8007e48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	011b      	lsls	r3, r3, #4
 8007e52:	497a      	ldr	r1, [pc, #488]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e54:	4313      	orrs	r3, r2
 8007e56:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0304 	and.w	r3, r3, #4
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d010      	beq.n	8007e86 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68da      	ldr	r2, [r3, #12]
 8007e68:	4b74      	ldr	r3, [pc, #464]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e6a:	6a1b      	ldr	r3, [r3, #32]
 8007e6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d908      	bls.n	8007e86 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007e74:	4b71      	ldr	r3, [pc, #452]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e76:	6a1b      	ldr	r3, [r3, #32]
 8007e78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	496e      	ldr	r1, [pc, #440]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e82:	4313      	orrs	r3, r2
 8007e84:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d010      	beq.n	8007eb4 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	689a      	ldr	r2, [r3, #8]
 8007e96:	4b69      	ldr	r3, [pc, #420]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007e98:	6a1b      	ldr	r3, [r3, #32]
 8007e9a:	f003 030f 	and.w	r3, r3, #15
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d908      	bls.n	8007eb4 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007ea2:	4b66      	ldr	r3, [pc, #408]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007ea4:	6a1b      	ldr	r3, [r3, #32]
 8007ea6:	f023 020f 	bic.w	r2, r3, #15
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	4963      	ldr	r1, [pc, #396]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 80d2 	beq.w	8008066 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	d143      	bne.n	8007f56 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ece:	4b5b      	ldr	r3, [pc, #364]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ed4:	f003 0304 	and.w	r3, r3, #4
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d110      	bne.n	8007efe <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007edc:	4b57      	ldr	r3, [pc, #348]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ee2:	4a56      	ldr	r2, [pc, #344]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007ee4:	f043 0304 	orr.w	r3, r3, #4
 8007ee8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007eec:	4b53      	ldr	r3, [pc, #332]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ef2:	f003 0304 	and.w	r3, r3, #4
 8007ef6:	60bb      	str	r3, [r7, #8]
 8007ef8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007efa:	2301      	movs	r3, #1
 8007efc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007efe:	f7fc fa5d 	bl	80043bc <HAL_GetTick>
 8007f02:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8007f04:	4b4e      	ldr	r3, [pc, #312]	@ (8008040 <HAL_RCC_ClockConfig+0x28c>)
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00f      	beq.n	8007f30 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007f12:	f7fc fa53 	bl	80043bc <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e12b      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007f24:	4b46      	ldr	r3, [pc, #280]	@ (8008040 <HAL_RCC_ClockConfig+0x28c>)
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d0f0      	beq.n	8007f12 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007f30:	7dfb      	ldrb	r3, [r7, #23]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d107      	bne.n	8007f46 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007f36:	4b41      	ldr	r3, [pc, #260]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f3c:	4a3f      	ldr	r2, [pc, #252]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f3e:	f023 0304 	bic.w	r3, r3, #4
 8007f42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007f46:	4b3d      	ldr	r3, [pc, #244]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d121      	bne.n	8007f96 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e112      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d107      	bne.n	8007f6e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007f5e:	4b37      	ldr	r3, [pc, #220]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d115      	bne.n	8007f96 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e106      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d107      	bne.n	8007f86 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007f76:	4b31      	ldr	r3, [pc, #196]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0304 	and.w	r3, r3, #4
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d109      	bne.n	8007f96 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e0fa      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f86:	4b2d      	ldr	r3, [pc, #180]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e0f2      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007f96:	4b29      	ldr	r3, [pc, #164]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007f98:	69db      	ldr	r3, [r3, #28]
 8007f9a:	f023 0203 	bic.w	r2, r3, #3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	4926      	ldr	r1, [pc, #152]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007fa8:	f7fc fa08 	bl	80043bc <HAL_GetTick>
 8007fac:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	2b03      	cmp	r3, #3
 8007fb4:	d112      	bne.n	8007fdc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007fb6:	e00a      	b.n	8007fce <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fb8:	f7fc fa00 	bl	80043bc <HAL_GetTick>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d901      	bls.n	8007fce <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007fca:	2303      	movs	r3, #3
 8007fcc:	e0d6      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007fce:	4b1b      	ldr	r3, [pc, #108]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	f003 030c 	and.w	r3, r3, #12
 8007fd6:	2b0c      	cmp	r3, #12
 8007fd8:	d1ee      	bne.n	8007fb8 <HAL_RCC_ClockConfig+0x204>
 8007fda:	e044      	b.n	8008066 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d112      	bne.n	800800a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007fe4:	e00a      	b.n	8007ffc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fe6:	f7fc f9e9 	bl	80043bc <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d901      	bls.n	8007ffc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e0bf      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	f003 030c 	and.w	r3, r3, #12
 8008004:	2b08      	cmp	r3, #8
 8008006:	d1ee      	bne.n	8007fe6 <HAL_RCC_ClockConfig+0x232>
 8008008:	e02d      	b.n	8008066 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d123      	bne.n	800805a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008012:	e00a      	b.n	800802a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008014:	f7fc f9d2 	bl	80043bc <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008022:	4293      	cmp	r3, r2
 8008024:	d901      	bls.n	800802a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8008026:	2303      	movs	r3, #3
 8008028:	e0a8      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800802a:	4b04      	ldr	r3, [pc, #16]	@ (800803c <HAL_RCC_ClockConfig+0x288>)
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	f003 030c 	and.w	r3, r3, #12
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1ee      	bne.n	8008014 <HAL_RCC_ClockConfig+0x260>
 8008036:	e016      	b.n	8008066 <HAL_RCC_ClockConfig+0x2b2>
 8008038:	40022000 	.word	0x40022000
 800803c:	46020c00 	.word	0x46020c00
 8008040:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008044:	f7fc f9ba 	bl	80043bc <HAL_GetTick>
 8008048:	4602      	mov	r2, r0
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	1ad3      	subs	r3, r2, r3
 800804e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008052:	4293      	cmp	r3, r2
 8008054:	d901      	bls.n	800805a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e090      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800805a:	4b4a      	ldr	r3, [pc, #296]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 800805c:	69db      	ldr	r3, [r3, #28]
 800805e:	f003 030c 	and.w	r3, r3, #12
 8008062:	2b04      	cmp	r3, #4
 8008064:	d1ee      	bne.n	8008044 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0302 	and.w	r3, r3, #2
 800806e:	2b00      	cmp	r3, #0
 8008070:	d010      	beq.n	8008094 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	689a      	ldr	r2, [r3, #8]
 8008076:	4b43      	ldr	r3, [pc, #268]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008078:	6a1b      	ldr	r3, [r3, #32]
 800807a:	f003 030f 	and.w	r3, r3, #15
 800807e:	429a      	cmp	r2, r3
 8008080:	d208      	bcs.n	8008094 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008082:	4b40      	ldr	r3, [pc, #256]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008084:	6a1b      	ldr	r3, [r3, #32]
 8008086:	f023 020f 	bic.w	r2, r3, #15
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	493d      	ldr	r1, [pc, #244]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008090:	4313      	orrs	r3, r2
 8008092:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008094:	4b3c      	ldr	r3, [pc, #240]	@ (8008188 <HAL_RCC_ClockConfig+0x3d4>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 030f 	and.w	r3, r3, #15
 800809c:	683a      	ldr	r2, [r7, #0]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d210      	bcs.n	80080c4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080a2:	4b39      	ldr	r3, [pc, #228]	@ (8008188 <HAL_RCC_ClockConfig+0x3d4>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f023 020f 	bic.w	r2, r3, #15
 80080aa:	4937      	ldr	r1, [pc, #220]	@ (8008188 <HAL_RCC_ClockConfig+0x3d4>)
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080b2:	4b35      	ldr	r3, [pc, #212]	@ (8008188 <HAL_RCC_ClockConfig+0x3d4>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 030f 	and.w	r3, r3, #15
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d001      	beq.n	80080c4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	e05b      	b.n	800817c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 0304 	and.w	r3, r3, #4
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d010      	beq.n	80080f2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	4b2b      	ldr	r3, [pc, #172]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80080dc:	429a      	cmp	r2, r3
 80080de:	d208      	bcs.n	80080f2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80080e0:	4b28      	ldr	r3, [pc, #160]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	4925      	ldr	r1, [pc, #148]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 80080ee:	4313      	orrs	r3, r2
 80080f0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0308 	and.w	r3, r3, #8
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d012      	beq.n	8008124 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	691a      	ldr	r2, [r3, #16]
 8008102:	4b20      	ldr	r3, [pc, #128]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008104:	6a1b      	ldr	r3, [r3, #32]
 8008106:	091b      	lsrs	r3, r3, #4
 8008108:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800810c:	429a      	cmp	r2, r3
 800810e:	d209      	bcs.n	8008124 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008110:	4b1c      	ldr	r3, [pc, #112]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	011b      	lsls	r3, r3, #4
 800811e:	4919      	ldr	r1, [pc, #100]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008120:	4313      	orrs	r3, r2
 8008122:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0310 	and.w	r3, r3, #16
 800812c:	2b00      	cmp	r3, #0
 800812e:	d010      	beq.n	8008152 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	695a      	ldr	r2, [r3, #20]
 8008134:	4b13      	ldr	r3, [pc, #76]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008138:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800813c:	429a      	cmp	r2, r3
 800813e:	d208      	bcs.n	8008152 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008140:	4b10      	ldr	r3, [pc, #64]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 8008142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008144:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	490d      	ldr	r1, [pc, #52]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 800814e:	4313      	orrs	r3, r2
 8008150:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008152:	f000 f821 	bl	8008198 <HAL_RCC_GetSysClockFreq>
 8008156:	4602      	mov	r2, r0
 8008158:	4b0a      	ldr	r3, [pc, #40]	@ (8008184 <HAL_RCC_ClockConfig+0x3d0>)
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	f003 030f 	and.w	r3, r3, #15
 8008160:	490a      	ldr	r1, [pc, #40]	@ (800818c <HAL_RCC_ClockConfig+0x3d8>)
 8008162:	5ccb      	ldrb	r3, [r1, r3]
 8008164:	fa22 f303 	lsr.w	r3, r2, r3
 8008168:	4a09      	ldr	r2, [pc, #36]	@ (8008190 <HAL_RCC_ClockConfig+0x3dc>)
 800816a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800816c:	4b09      	ldr	r3, [pc, #36]	@ (8008194 <HAL_RCC_ClockConfig+0x3e0>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4618      	mov	r0, r3
 8008172:	f7fc f899 	bl	80042a8 <HAL_InitTick>
 8008176:	4603      	mov	r3, r0
 8008178:	73fb      	strb	r3, [r7, #15]

  return status;
 800817a:	7bfb      	ldrb	r3, [r7, #15]
}
 800817c:	4618      	mov	r0, r3
 800817e:	3718      	adds	r7, #24
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	46020c00 	.word	0x46020c00
 8008188:	40022000 	.word	0x40022000
 800818c:	0800c9c4 	.word	0x0800c9c4
 8008190:	20000010 	.word	0x20000010
 8008194:	20000014 	.word	0x20000014

08008198 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008198:	b480      	push	{r7}
 800819a:	b08b      	sub	sp, #44	@ 0x2c
 800819c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800819e:	2300      	movs	r3, #0
 80081a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081a6:	4b78      	ldr	r3, [pc, #480]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081a8:	69db      	ldr	r3, [r3, #28]
 80081aa:	f003 030c 	and.w	r3, r3, #12
 80081ae:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80081b0:	4b75      	ldr	r3, [pc, #468]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b4:	f003 0303 	and.w	r3, r3, #3
 80081b8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d005      	beq.n	80081cc <HAL_RCC_GetSysClockFreq+0x34>
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	2b0c      	cmp	r3, #12
 80081c4:	d121      	bne.n	800820a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d11e      	bne.n	800820a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80081cc:	4b6e      	ldr	r3, [pc, #440]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d107      	bne.n	80081e8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80081d8:	4b6b      	ldr	r3, [pc, #428]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081de:	0b1b      	lsrs	r3, r3, #12
 80081e0:	f003 030f 	and.w	r3, r3, #15
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081e6:	e005      	b.n	80081f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80081e8:	4b67      	ldr	r3, [pc, #412]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	0f1b      	lsrs	r3, r3, #28
 80081ee:	f003 030f 	and.w	r3, r3, #15
 80081f2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80081f4:	4a65      	ldr	r2, [pc, #404]	@ (800838c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081fc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d110      	bne.n	8008226 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008206:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008208:	e00d      	b.n	8008226 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800820a:	4b5f      	ldr	r3, [pc, #380]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	f003 030c 	and.w	r3, r3, #12
 8008212:	2b04      	cmp	r3, #4
 8008214:	d102      	bne.n	800821c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008216:	4b5e      	ldr	r3, [pc, #376]	@ (8008390 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008218:	623b      	str	r3, [r7, #32]
 800821a:	e004      	b.n	8008226 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	2b08      	cmp	r3, #8
 8008220:	d101      	bne.n	8008226 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008222:	4b5b      	ldr	r3, [pc, #364]	@ (8008390 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008224:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	2b0c      	cmp	r3, #12
 800822a:	f040 80a5 	bne.w	8008378 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800822e:	4b56      	ldr	r3, [pc, #344]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008238:	4b53      	ldr	r3, [pc, #332]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800823a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823c:	0a1b      	lsrs	r3, r3, #8
 800823e:	f003 030f 	and.w	r3, r3, #15
 8008242:	3301      	adds	r3, #1
 8008244:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008246:	4b50      	ldr	r3, [pc, #320]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824a:	091b      	lsrs	r3, r3, #4
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008252:	4b4d      	ldr	r3, [pc, #308]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008256:	08db      	lsrs	r3, r3, #3
 8008258:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800825c:	68ba      	ldr	r2, [r7, #8]
 800825e:	fb02 f303 	mul.w	r3, r2, r3
 8008262:	ee07 3a90 	vmov	s15, r3
 8008266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800826a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b02      	cmp	r3, #2
 8008272:	d003      	beq.n	800827c <HAL_RCC_GetSysClockFreq+0xe4>
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	2b03      	cmp	r3, #3
 8008278:	d022      	beq.n	80082c0 <HAL_RCC_GetSysClockFreq+0x128>
 800827a:	e043      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	ee07 3a90 	vmov	s15, r3
 8008282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008286:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8008394 <HAL_RCC_GetSysClockFreq+0x1fc>
 800828a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800828e:	4b3e      	ldr	r3, [pc, #248]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008296:	ee07 3a90 	vmov	s15, r3
 800829a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800829e:	ed97 6a01 	vldr	s12, [r7, #4]
 80082a2:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8008398 <HAL_RCC_GetSysClockFreq+0x200>
 80082a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80082aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80082ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80082b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082be:	e046      	b.n	800834e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	ee07 3a90 	vmov	s15, r3
 80082c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ca:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8008394 <HAL_RCC_GetSysClockFreq+0x1fc>
 80082ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082d2:	4b2d      	ldr	r3, [pc, #180]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082da:	ee07 3a90 	vmov	s15, r3
 80082de:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80082e2:	ed97 6a01 	vldr	s12, [r7, #4]
 80082e6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8008398 <HAL_RCC_GetSysClockFreq+0x200>
 80082ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80082ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80082f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80082fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008302:	e024      	b.n	800834e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	ee07 3a90 	vmov	s15, r3
 800830a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	ee07 3a90 	vmov	s15, r3
 8008314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800831c:	4b1a      	ldr	r3, [pc, #104]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800831e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008324:	ee07 3a90 	vmov	s15, r3
 8008328:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800832c:	ed97 6a01 	vldr	s12, [r7, #4]
 8008330:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8008398 <HAL_RCC_GetSysClockFreq+0x200>
 8008334:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008338:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800833c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008340:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008344:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008348:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800834c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800834e:	4b0e      	ldr	r3, [pc, #56]	@ (8008388 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008352:	0e1b      	lsrs	r3, r3, #24
 8008354:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008358:	3301      	adds	r3, #1
 800835a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	ee07 3a90 	vmov	s15, r3
 8008362:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008366:	edd7 6a07 	vldr	s13, [r7, #28]
 800836a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800836e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008372:	ee17 3a90 	vmov	r3, s15
 8008376:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8008378:	6a3b      	ldr	r3, [r7, #32]
}
 800837a:	4618      	mov	r0, r3
 800837c:	372c      	adds	r7, #44	@ 0x2c
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	46020c00 	.word	0x46020c00
 800838c:	0800c9d4 	.word	0x0800c9d4
 8008390:	00f42400 	.word	0x00f42400
 8008394:	4b742400 	.word	0x4b742400
 8008398:	46000000 	.word	0x46000000

0800839c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80083a0:	f7ff fefa 	bl	8008198 <HAL_RCC_GetSysClockFreq>
 80083a4:	4602      	mov	r2, r0
 80083a6:	4b07      	ldr	r3, [pc, #28]	@ (80083c4 <HAL_RCC_GetHCLKFreq+0x28>)
 80083a8:	6a1b      	ldr	r3, [r3, #32]
 80083aa:	f003 030f 	and.w	r3, r3, #15
 80083ae:	4906      	ldr	r1, [pc, #24]	@ (80083c8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80083b0:	5ccb      	ldrb	r3, [r1, r3]
 80083b2:	fa22 f303 	lsr.w	r3, r2, r3
 80083b6:	4a05      	ldr	r2, [pc, #20]	@ (80083cc <HAL_RCC_GetHCLKFreq+0x30>)
 80083b8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80083ba:	4b04      	ldr	r3, [pc, #16]	@ (80083cc <HAL_RCC_GetHCLKFreq+0x30>)
 80083bc:	681b      	ldr	r3, [r3, #0]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	46020c00 	.word	0x46020c00
 80083c8:	0800c9c4 	.word	0x0800c9c4
 80083cc:	20000010 	.word	0x20000010

080083d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b086      	sub	sp, #24
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80083d8:	4b3e      	ldr	r3, [pc, #248]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80083da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083de:	f003 0304 	and.w	r3, r3, #4
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d003      	beq.n	80083ee <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80083e6:	f7fe fd03 	bl	8006df0 <HAL_PWREx_GetVoltageRange>
 80083ea:	6178      	str	r0, [r7, #20]
 80083ec:	e019      	b.n	8008422 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80083ee:	4b39      	ldr	r3, [pc, #228]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80083f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083f4:	4a37      	ldr	r2, [pc, #220]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80083f6:	f043 0304 	orr.w	r3, r3, #4
 80083fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80083fe:	4b35      	ldr	r3, [pc, #212]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008404:	f003 0304 	and.w	r3, r3, #4
 8008408:	60fb      	str	r3, [r7, #12]
 800840a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800840c:	f7fe fcf0 	bl	8006df0 <HAL_PWREx_GetVoltageRange>
 8008410:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008412:	4b30      	ldr	r3, [pc, #192]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008418:	4a2e      	ldr	r2, [pc, #184]	@ (80084d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800841a:	f023 0304 	bic.w	r3, r3, #4
 800841e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008428:	d003      	beq.n	8008432 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008430:	d109      	bne.n	8008446 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008438:	d202      	bcs.n	8008440 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800843a:	2301      	movs	r3, #1
 800843c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800843e:	e033      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008440:	2300      	movs	r3, #0
 8008442:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008444:	e030      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800844c:	d208      	bcs.n	8008460 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008454:	d102      	bne.n	800845c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8008456:	2303      	movs	r3, #3
 8008458:	613b      	str	r3, [r7, #16]
 800845a:	e025      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e035      	b.n	80084cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008466:	d90f      	bls.n	8008488 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d109      	bne.n	8008482 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008474:	d902      	bls.n	800847c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8008476:	2300      	movs	r3, #0
 8008478:	613b      	str	r3, [r7, #16]
 800847a:	e015      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800847c:	2301      	movs	r3, #1
 800847e:	613b      	str	r3, [r7, #16]
 8008480:	e012      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8008482:	2300      	movs	r3, #0
 8008484:	613b      	str	r3, [r7, #16]
 8008486:	e00f      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800848e:	d109      	bne.n	80084a4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008496:	d102      	bne.n	800849e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8008498:	2301      	movs	r3, #1
 800849a:	613b      	str	r3, [r7, #16]
 800849c:	e004      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800849e:	2302      	movs	r3, #2
 80084a0:	613b      	str	r3, [r7, #16]
 80084a2:	e001      	b.n	80084a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80084a4:	2301      	movs	r3, #1
 80084a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80084a8:	4b0b      	ldr	r3, [pc, #44]	@ (80084d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f023 020f 	bic.w	r2, r3, #15
 80084b0:	4909      	ldr	r1, [pc, #36]	@ (80084d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80084b8:	4b07      	ldr	r3, [pc, #28]	@ (80084d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d001      	beq.n	80084ca <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e000      	b.n	80084cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	46020c00 	.word	0x46020c00
 80084d8:	40022000 	.word	0x40022000

080084dc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80084dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084e0:	b0b4      	sub	sp, #208	@ 0xd0
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80084e8:	2300      	movs	r3, #0
 80084ea:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80084ee:	2300      	movs	r3, #0
 80084f0:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80084f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fc:	f002 0401 	and.w	r4, r2, #1
 8008500:	2500      	movs	r5, #0
 8008502:	ea54 0305 	orrs.w	r3, r4, r5
 8008506:	d00b      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008508:	4bc4      	ldr	r3, [pc, #784]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800850a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800850e:	f023 0103 	bic.w	r1, r3, #3
 8008512:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008518:	4ac0      	ldr	r2, [pc, #768]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800851a:	430b      	orrs	r3, r1
 800851c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008520:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008528:	f002 0804 	and.w	r8, r2, #4
 800852c:	f04f 0900 	mov.w	r9, #0
 8008530:	ea58 0309 	orrs.w	r3, r8, r9
 8008534:	d00b      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008536:	4bb9      	ldr	r3, [pc, #740]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800853c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008540:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008546:	4ab5      	ldr	r2, [pc, #724]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008548:	430b      	orrs	r3, r1
 800854a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800854e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008556:	f002 0a08 	and.w	sl, r2, #8
 800855a:	f04f 0b00 	mov.w	fp, #0
 800855e:	ea5a 030b 	orrs.w	r3, sl, fp
 8008562:	d00b      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008564:	4bad      	ldr	r3, [pc, #692]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800856a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800856e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008574:	4aa9      	ldr	r2, [pc, #676]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008576:	430b      	orrs	r3, r1
 8008578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800857c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008584:	f002 0310 	and.w	r3, r2, #16
 8008588:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800858c:	2300      	movs	r3, #0
 800858e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008592:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008596:	460b      	mov	r3, r1
 8008598:	4313      	orrs	r3, r2
 800859a:	d00b      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800859c:	4b9f      	ldr	r3, [pc, #636]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800859e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80085a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085ac:	4a9b      	ldr	r2, [pc, #620]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085ae:	430b      	orrs	r3, r1
 80085b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80085b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f002 0320 	and.w	r3, r2, #32
 80085c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80085c4:	2300      	movs	r3, #0
 80085c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085ca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80085ce:	460b      	mov	r3, r1
 80085d0:	4313      	orrs	r3, r2
 80085d2:	d00b      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80085d4:	4b91      	ldr	r3, [pc, #580]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085da:	f023 0107 	bic.w	r1, r3, #7
 80085de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085e4:	4a8d      	ldr	r2, [pc, #564]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085e6:	430b      	orrs	r3, r1
 80085e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80085f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008602:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008606:	460b      	mov	r3, r1
 8008608:	4313      	orrs	r3, r2
 800860a:	d00b      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800860c:	4b83      	ldr	r3, [pc, #524]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800860e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008612:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008616:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800861a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800861c:	4a7f      	ldr	r2, [pc, #508]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800861e:	430b      	orrs	r3, r1
 8008620:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008624:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008630:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008634:	2300      	movs	r3, #0
 8008636:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800863a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800863e:	460b      	mov	r3, r1
 8008640:	4313      	orrs	r3, r2
 8008642:	d00b      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008644:	4b75      	ldr	r3, [pc, #468]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800864a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800864e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008652:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008654:	4a71      	ldr	r2, [pc, #452]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008656:	430b      	orrs	r3, r1
 8008658:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800865c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008668:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800866c:	2300      	movs	r3, #0
 800866e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008672:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008676:	460b      	mov	r3, r1
 8008678:	4313      	orrs	r3, r2
 800867a:	d00b      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800867c:	4b67      	ldr	r3, [pc, #412]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800867e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008682:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008686:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800868a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800868c:	4a63      	ldr	r2, [pc, #396]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800868e:	430b      	orrs	r3, r1
 8008690:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008694:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80086a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086a4:	2300      	movs	r3, #0
 80086a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80086ae:	460b      	mov	r3, r1
 80086b0:	4313      	orrs	r3, r2
 80086b2:	d00b      	beq.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80086b4:	4b59      	ldr	r3, [pc, #356]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80086ba:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80086be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086c4:	4a55      	ldr	r2, [pc, #340]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086c6:	430b      	orrs	r3, r1
 80086c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80086cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80086d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80086dc:	2300      	movs	r3, #0
 80086de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80086e2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80086e6:	460b      	mov	r3, r1
 80086e8:	4313      	orrs	r3, r2
 80086ea:	d00b      	beq.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80086ec:	4b4b      	ldr	r3, [pc, #300]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086f2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80086f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086fc:	4a47      	ldr	r2, [pc, #284]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086fe:	430b      	orrs	r3, r1
 8008700:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008704:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008710:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008712:	2300      	movs	r3, #0
 8008714:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008716:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800871a:	460b      	mov	r3, r1
 800871c:	4313      	orrs	r3, r2
 800871e:	d00b      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008720:	4b3e      	ldr	r3, [pc, #248]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008726:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800872a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800872e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008730:	4a3a      	ldr	r2, [pc, #232]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008732:	430b      	orrs	r3, r1
 8008734:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8008738:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800873c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008740:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008744:	673b      	str	r3, [r7, #112]	@ 0x70
 8008746:	2300      	movs	r3, #0
 8008748:	677b      	str	r3, [r7, #116]	@ 0x74
 800874a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800874e:	460b      	mov	r3, r1
 8008750:	4313      	orrs	r3, r2
 8008752:	d00b      	beq.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8008754:	4b31      	ldr	r3, [pc, #196]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008756:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800875a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800875e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008762:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008764:	4a2d      	ldr	r2, [pc, #180]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008766:	430b      	orrs	r3, r1
 8008768:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800876c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008774:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008778:	66bb      	str	r3, [r7, #104]	@ 0x68
 800877a:	2300      	movs	r3, #0
 800877c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800877e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008782:	460b      	mov	r3, r1
 8008784:	4313      	orrs	r3, r2
 8008786:	d04f      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8008788:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800878c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008790:	2b80      	cmp	r3, #128	@ 0x80
 8008792:	d02d      	beq.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8008794:	2b80      	cmp	r3, #128	@ 0x80
 8008796:	d827      	bhi.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008798:	2b60      	cmp	r3, #96	@ 0x60
 800879a:	d02b      	beq.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800879c:	2b60      	cmp	r3, #96	@ 0x60
 800879e:	d823      	bhi.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80087a0:	2b40      	cmp	r3, #64	@ 0x40
 80087a2:	d006      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80087a4:	2b40      	cmp	r3, #64	@ 0x40
 80087a6:	d81f      	bhi.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d009      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80087ac:	2b20      	cmp	r3, #32
 80087ae:	d011      	beq.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 80087b0:	e01a      	b.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80087b2:	4b1a      	ldr	r3, [pc, #104]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	4a19      	ldr	r2, [pc, #100]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087bc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80087be:	e01a      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80087c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087c4:	3308      	adds	r3, #8
 80087c6:	4618      	mov	r0, r3
 80087c8:	f000 fbaa 	bl	8008f20 <RCCEx_PLL2_Config>
 80087cc:	4603      	mov	r3, r0
 80087ce:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80087d2:	e010      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80087d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087d8:	332c      	adds	r3, #44	@ 0x2c
 80087da:	4618      	mov	r0, r3
 80087dc:	f000 fc38 	bl	8009050 <RCCEx_PLL3_Config>
 80087e0:	4603      	mov	r3, r0
 80087e2:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80087e6:	e006      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80087ee:	e002      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80087f0:	bf00      	nop
 80087f2:	e000      	b.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80087f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087f6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d110      	bne.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80087fe:	4b07      	ldr	r3, [pc, #28]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008800:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008804:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8008808:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800880c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008810:	4a02      	ldr	r2, [pc, #8]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008812:	430b      	orrs	r3, r1
 8008814:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008818:	e006      	b.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800881a:	bf00      	nop
 800881c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008820:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008824:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008828:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800882c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008830:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008834:	663b      	str	r3, [r7, #96]	@ 0x60
 8008836:	2300      	movs	r3, #0
 8008838:	667b      	str	r3, [r7, #100]	@ 0x64
 800883a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800883e:	460b      	mov	r3, r1
 8008840:	4313      	orrs	r3, r2
 8008842:	d046      	beq.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8008844:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008848:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800884c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008850:	d028      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008852:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008856:	d821      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008858:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800885c:	d022      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800885e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008862:	d81b      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008868:	d01c      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800886a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800886e:	d815      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008874:	d008      	beq.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8008876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800887a:	d80f      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800887c:	2b00      	cmp	r3, #0
 800887e:	d011      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008884:	d00e      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008886:	e009      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008888:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800888c:	3308      	adds	r3, #8
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fb46 	bl	8008f20 <RCCEx_PLL2_Config>
 8008894:	4603      	mov	r3, r0
 8008896:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800889a:	e004      	b.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80088a2:	e000      	b.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 80088a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088a6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d10d      	bne.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80088ae:	4bb6      	ldr	r3, [pc, #728]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80088b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088c0:	4ab1      	ldr	r2, [pc, #708]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088c2:	430b      	orrs	r3, r1
 80088c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80088c8:	e003      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088ca:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80088ce:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80088d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80088de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088e0:	2300      	movs	r3, #0
 80088e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088e4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80088e8:	460b      	mov	r3, r1
 80088ea:	4313      	orrs	r3, r2
 80088ec:	d03e      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80088ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088f6:	2b04      	cmp	r3, #4
 80088f8:	d81d      	bhi.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80088fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008900 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80088fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008900:	0800893f 	.word	0x0800893f
 8008904:	08008915 	.word	0x08008915
 8008908:	08008923 	.word	0x08008923
 800890c:	0800893f 	.word	0x0800893f
 8008910:	0800893f 	.word	0x0800893f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008914:	4b9c      	ldr	r3, [pc, #624]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008918:	4a9b      	ldr	r2, [pc, #620]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800891a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800891e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008920:	e00e      	b.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008922:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008926:	332c      	adds	r3, #44	@ 0x2c
 8008928:	4618      	mov	r0, r3
 800892a:	f000 fb91 	bl	8009050 <RCCEx_PLL3_Config>
 800892e:	4603      	mov	r3, r0
 8008930:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008934:	e004      	b.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800893c:	e000      	b.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 800893e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008940:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008944:	2b00      	cmp	r3, #0
 8008946:	d10d      	bne.n	8008964 <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8008948:	4b8f      	ldr	r3, [pc, #572]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800894a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800894e:	f023 0107 	bic.w	r1, r3, #7
 8008952:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008956:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800895a:	4a8b      	ldr	r2, [pc, #556]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800895c:	430b      	orrs	r3, r1
 800895e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008962:	e003      	b.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008964:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008968:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800896c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008974:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008978:	653b      	str	r3, [r7, #80]	@ 0x50
 800897a:	2300      	movs	r3, #0
 800897c:	657b      	str	r3, [r7, #84]	@ 0x54
 800897e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008982:	460b      	mov	r3, r1
 8008984:	4313      	orrs	r3, r2
 8008986:	d04a      	beq.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8008988:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800898c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008994:	d028      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8008996:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800899a:	d821      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800899c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089a0:	d024      	beq.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x510>
 80089a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089a6:	d81b      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80089a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ac:	d00e      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80089ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089b2:	d815      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d01b      	beq.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80089b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089bc:	d110      	bne.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80089be:	4b72      	ldr	r3, [pc, #456]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c2:	4a71      	ldr	r2, [pc, #452]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089c8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80089ca:	e012      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80089cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80089d0:	332c      	adds	r3, #44	@ 0x2c
 80089d2:	4618      	mov	r0, r3
 80089d4:	f000 fb3c 	bl	8009050 <RCCEx_PLL3_Config>
 80089d8:	4603      	mov	r3, r0
 80089da:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089de:	e008      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089e6:	e004      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 80089e8:	bf00      	nop
 80089ea:	e002      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 80089ec:	bf00      	nop
 80089ee:	e000      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 80089f0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80089f2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10d      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80089fa:	4b63      	ldr	r3, [pc, #396]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a00:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008a04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a0c:	4a5e      	ldr	r2, [pc, #376]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a0e:	430b      	orrs	r3, r1
 8008a10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008a14:	e003      	b.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a16:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008a1a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008a1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a30:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008a34:	460b      	mov	r3, r1
 8008a36:	4313      	orrs	r3, r2
 8008a38:	f000 80ba 	beq.w	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a42:	4b51      	ldr	r3, [pc, #324]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a48:	f003 0304 	and.w	r3, r3, #4
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d113      	bne.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a50:	4b4d      	ldr	r3, [pc, #308]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a56:	4a4c      	ldr	r2, [pc, #304]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a58:	f043 0304 	orr.w	r3, r3, #4
 8008a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008a60:	4b49      	ldr	r3, [pc, #292]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a66:	f003 0304 	and.w	r3, r3, #4
 8008a6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
      pwrclkchanged = SET;
 8008a72:	2301      	movs	r3, #1
 8008a74:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008a78:	4b44      	ldr	r3, [pc, #272]	@ (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a7c:	4a43      	ldr	r2, [pc, #268]	@ (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008a7e:	f043 0301 	orr.w	r3, r3, #1
 8008a82:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008a84:	f7fb fc9a 	bl	80043bc <HAL_GetTick>
 8008a88:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008a8c:	e00b      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a8e:	f7fb fc95 	bl	80043bc <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d903      	bls.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008aa4:	e005      	b.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008aa6:	4b39      	ldr	r3, [pc, #228]	@ (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d0ed      	beq.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 8008ab2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d16a      	bne.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008aba:	4b33      	ldr	r3, [pc, #204]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ac0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008ac8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d023      	beq.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008ad0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ad4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8008ad8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d01b      	beq.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008ae0:	4b29      	ldr	r3, [pc, #164]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008aea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008aee:	4b26      	ldr	r3, [pc, #152]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008af0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008af4:	4a24      	ldr	r2, [pc, #144]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008afe:	4b22      	ldr	r3, [pc, #136]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b04:	4a20      	ldr	r2, [pc, #128]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008b18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b1c:	f003 0301 	and.w	r3, r3, #1
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d019      	beq.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b24:	f7fb fc4a 	bl	80043bc <HAL_GetTick>
 8008b28:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b2c:	e00d      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b2e:	f7fb fc45 	bl	80043bc <HAL_GetTick>
 8008b32:	4602      	mov	r2, r0
 8008b34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008b38:	1ad2      	subs	r2, r2, r3
 8008b3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d903      	bls.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8008b42:	2303      	movs	r3, #3
 8008b44:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
            break;
 8008b48:	e006      	b.n	8008b58 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b50:	f003 0302 	and.w	r3, r3, #2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d0ea      	beq.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8008b58:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d10d      	bne.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008b60:	4b09      	ldr	r3, [pc, #36]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008b6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008b72:	4a05      	ldr	r2, [pc, #20]	@ (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b74:	430b      	orrs	r3, r1
 8008b76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008b7a:	e00d      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008b7c:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b80:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
 8008b84:	e008      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8008b86:	bf00      	nop
 8008b88:	46020c00 	.word	0x46020c00
 8008b8c:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b90:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b94:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008b98:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d107      	bne.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ba0:	4bc0      	ldr	r3, [pc, #768]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ba6:	4abf      	ldr	r2, [pc, #764]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ba8:	f023 0304 	bic.w	r3, r3, #4
 8008bac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008bb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008bbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bc2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	d042      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008bcc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bd4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008bd8:	d022      	beq.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8008bda:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008bde:	d81b      	bhi.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008be0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008be4:	d011      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x72e>
 8008be6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bea:	d815      	bhi.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d019      	beq.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8008bf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008bf4:	d110      	bne.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008bf6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bfa:	3308      	adds	r3, #8
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f000 f98f 	bl	8008f20 <RCCEx_PLL2_Config>
 8008c02:	4603      	mov	r3, r0
 8008c04:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008c08:	e00d      	b.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c0a:	4ba6      	ldr	r3, [pc, #664]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0e:	4aa5      	ldr	r2, [pc, #660]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c14:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008c16:	e006      	b.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008c1e:	e002      	b.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008c20:	bf00      	nop
 8008c22:	e000      	b.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008c24:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008c26:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d10d      	bne.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008c2e:	4b9d      	ldr	r3, [pc, #628]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c34:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008c38:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c40:	4a98      	ldr	r2, [pc, #608]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c42:	430b      	orrs	r3, r1
 8008c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008c48:	e003      	b.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c4a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c4e:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008c52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c60:	2300      	movs	r3, #0
 8008c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c64:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008c68:	460b      	mov	r3, r1
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	d02d      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008c6e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c7a:	d00b      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8008c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c80:	d804      	bhi.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d008      	beq.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8008c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c8a:	d007      	beq.n	8008c9c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008c92:	e004      	b.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008c94:	bf00      	nop
 8008c96:	e002      	b.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008c98:	bf00      	nop
 8008c9a:	e000      	b.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008c9c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008c9e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10d      	bne.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ca8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008cac:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cb8:	4a7a      	ldr	r2, [pc, #488]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cba:	430b      	orrs	r3, r1
 8008cbc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008cc0:	e003      	b.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cc2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008cc6:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8008cca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd8:	2300      	movs	r3, #0
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cdc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	d019      	beq.n	8008d1a <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008ce6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008cf2:	d105      	bne.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008cf4:	4b6b      	ldr	r3, [pc, #428]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf8:	4a6a      	ldr	r2, [pc, #424]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cfe:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8008d00:	4b68      	ldr	r3, [pc, #416]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d06:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008d0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d12:	4a64      	ldr	r2, [pc, #400]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d14:	430b      	orrs	r3, r1
 8008d16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008d1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d22:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008d26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d28:	2300      	movs	r3, #0
 8008d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d2c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008d30:	460b      	mov	r3, r1
 8008d32:	4313      	orrs	r3, r2
 8008d34:	d00c      	beq.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008d36:	4b5b      	ldr	r3, [pc, #364]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d3c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008d40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008d48:	4956      	ldr	r1, [pc, #344]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008d50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d58:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008d5c:	623b      	str	r3, [r7, #32]
 8008d5e:	2300      	movs	r3, #0
 8008d60:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d62:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008d66:	460b      	mov	r3, r1
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	d00c      	beq.n	8008d86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008d76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008d7e:	4949      	ldr	r1, [pc, #292]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d80:	4313      	orrs	r3, r2
 8008d82:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008d86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008d92:	61bb      	str	r3, [r7, #24]
 8008d94:	2300      	movs	r3, #0
 8008d96:	61fb      	str	r3, [r7, #28]
 8008d98:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	d00c      	beq.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008da2:	4b40      	ldr	r3, [pc, #256]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008da4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008da8:	f023 0218 	bic.w	r2, r3, #24
 8008dac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008db0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008db4:	493b      	ldr	r1, [pc, #236]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008db6:	4313      	orrs	r3, r2
 8008db8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008dbc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008dc8:	613b      	str	r3, [r7, #16]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	617b      	str	r3, [r7, #20]
 8008dce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	d032      	beq.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008dd8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ddc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008de0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008de4:	d105      	bne.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008de6:	4b2f      	ldr	r3, [pc, #188]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dea:	4a2e      	ldr	r2, [pc, #184]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008df0:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008df2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008df6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008dfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008dfe:	d108      	bne.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e04:	3308      	adds	r3, #8
 8008e06:	4618      	mov	r0, r3
 8008e08:	f000 f88a 	bl	8008f20 <RCCEx_PLL2_Config>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    }
    if (ret == HAL_OK)
 8008e12:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10d      	bne.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008e1a:	4b22      	ldr	r3, [pc, #136]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e20:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008e24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e2c:	491d      	ldr	r1, [pc, #116]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008e34:	e003      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e36:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008e3a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008e3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e46:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008e4a:	60bb      	str	r3, [r7, #8]
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	60fb      	str	r3, [r7, #12]
 8008e50:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008e54:	460b      	mov	r3, r1
 8008e56:	4313      	orrs	r3, r2
 8008e58:	d03d      	beq.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008e5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e66:	d00e      	beq.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008e68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e6c:	d815      	bhi.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d01a      	beq.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008e72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e76:	d110      	bne.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e78:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e7c:	4a09      	ldr	r2, [pc, #36]	@ (8008ea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e82:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008e84:	e011      	b.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e8a:	3308      	adds	r3, #8
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 f847 	bl	8008f20 <RCCEx_PLL2_Config>
 8008e92:	4603      	mov	r3, r0
 8008e94:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008e98:	e007      	b.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008ea0:	e003      	b.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8008ea2:	bf00      	nop
 8008ea4:	46020c00 	.word	0x46020c00
        break;
 8008ea8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008eaa:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d10d      	bne.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008eb8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008ebc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ec4:	4915      	ldr	r1, [pc, #84]	@ (8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008ecc:	e003      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ece:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ed2:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008ed6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008ee2:	603b      	str	r3, [r7, #0]
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	607b      	str	r3, [r7, #4]
 8008ee8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008eec:	460b      	mov	r3, r1
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	d00c      	beq.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008ef4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ef8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008efc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008f04:	4905      	ldr	r1, [pc, #20]	@ (8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008f06:	4313      	orrs	r3, r2
 8008f08:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008f0c:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	37d0      	adds	r7, #208	@ 0xd0
 8008f14:	46bd      	mov	sp, r7
 8008f16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f1a:	bf00      	nop
 8008f1c:	46020c00 	.word	0x46020c00

08008f20 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008f28:	4b47      	ldr	r3, [pc, #284]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a46      	ldr	r2, [pc, #280]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f32:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f34:	f7fb fa42 	bl	80043bc <HAL_GetTick>
 8008f38:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f3a:	e008      	b.n	8008f4e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f3c:	f7fb fa3e 	bl	80043bc <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d901      	bls.n	8008f4e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e077      	b.n	800903e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f4e:	4b3e      	ldr	r3, [pc, #248]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1f0      	bne.n	8008f3c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008f62:	f023 0303 	bic.w	r3, r3, #3
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	6811      	ldr	r1, [r2, #0]
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	6852      	ldr	r2, [r2, #4]
 8008f6e:	3a01      	subs	r2, #1
 8008f70:	0212      	lsls	r2, r2, #8
 8008f72:	430a      	orrs	r2, r1
 8008f74:	4934      	ldr	r1, [pc, #208]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008f7a:	4b33      	ldr	r3, [pc, #204]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008f7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f7e:	4b33      	ldr	r3, [pc, #204]	@ (800904c <RCCEx_PLL2_Config+0x12c>)
 8008f80:	4013      	ands	r3, r2
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	6892      	ldr	r2, [r2, #8]
 8008f86:	3a01      	subs	r2, #1
 8008f88:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	68d2      	ldr	r2, [r2, #12]
 8008f90:	3a01      	subs	r2, #1
 8008f92:	0252      	lsls	r2, r2, #9
 8008f94:	b292      	uxth	r2, r2
 8008f96:	4311      	orrs	r1, r2
 8008f98:	687a      	ldr	r2, [r7, #4]
 8008f9a:	6912      	ldr	r2, [r2, #16]
 8008f9c:	3a01      	subs	r2, #1
 8008f9e:	0412      	lsls	r2, r2, #16
 8008fa0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008fa4:	4311      	orrs	r1, r2
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	6952      	ldr	r2, [r2, #20]
 8008faa:	3a01      	subs	r2, #1
 8008fac:	0612      	lsls	r2, r2, #24
 8008fae:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008fb2:	430a      	orrs	r2, r1
 8008fb4:	4924      	ldr	r1, [pc, #144]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008fba:	4b23      	ldr	r3, [pc, #140]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbe:	f023 020c 	bic.w	r2, r3, #12
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	699b      	ldr	r3, [r3, #24]
 8008fc6:	4920      	ldr	r1, [pc, #128]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a1b      	ldr	r3, [r3, #32]
 8008fd4:	491c      	ldr	r1, [pc, #112]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008fda:	4b1b      	ldr	r3, [pc, #108]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fde:	4a1a      	ldr	r2, [pc, #104]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fe0:	f023 0310 	bic.w	r3, r3, #16
 8008fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008fe6:	4b18      	ldr	r3, [pc, #96]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fee:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	69d2      	ldr	r2, [r2, #28]
 8008ff6:	00d2      	lsls	r2, r2, #3
 8008ff8:	4913      	ldr	r1, [pc, #76]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008ffe:	4b12      	ldr	r3, [pc, #72]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8009000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009002:	4a11      	ldr	r2, [pc, #68]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8009004:	f043 0310 	orr.w	r3, r3, #16
 8009008:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800900a:	4b0f      	ldr	r3, [pc, #60]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a0e      	ldr	r2, [pc, #56]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8009010:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009014:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009016:	f7fb f9d1 	bl	80043bc <HAL_GetTick>
 800901a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800901c:	e008      	b.n	8009030 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800901e:	f7fb f9cd 	bl	80043bc <HAL_GetTick>
 8009022:	4602      	mov	r2, r0
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	1ad3      	subs	r3, r2, r3
 8009028:	2b02      	cmp	r3, #2
 800902a:	d901      	bls.n	8009030 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800902c:	2303      	movs	r3, #3
 800902e:	e006      	b.n	800903e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009030:	4b05      	ldr	r3, [pc, #20]	@ (8009048 <RCCEx_PLL2_Config+0x128>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009038:	2b00      	cmp	r3, #0
 800903a:	d0f0      	beq.n	800901e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800903c:	2300      	movs	r3, #0

}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	46020c00 	.word	0x46020c00
 800904c:	80800000 	.word	0x80800000

08009050 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009058:	4b47      	ldr	r3, [pc, #284]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a46      	ldr	r2, [pc, #280]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800905e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009062:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009064:	f7fb f9aa 	bl	80043bc <HAL_GetTick>
 8009068:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800906a:	e008      	b.n	800907e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800906c:	f7fb f9a6 	bl	80043bc <HAL_GetTick>
 8009070:	4602      	mov	r2, r0
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	1ad3      	subs	r3, r2, r3
 8009076:	2b02      	cmp	r3, #2
 8009078:	d901      	bls.n	800907e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e077      	b.n	800916e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800907e:	4b3e      	ldr	r3, [pc, #248]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f0      	bne.n	800906c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800908a:	4b3b      	ldr	r3, [pc, #236]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800908c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009092:	f023 0303 	bic.w	r3, r3, #3
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	6811      	ldr	r1, [r2, #0]
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	6852      	ldr	r2, [r2, #4]
 800909e:	3a01      	subs	r2, #1
 80090a0:	0212      	lsls	r2, r2, #8
 80090a2:	430a      	orrs	r2, r1
 80090a4:	4934      	ldr	r1, [pc, #208]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090a6:	4313      	orrs	r3, r2
 80090a8:	630b      	str	r3, [r1, #48]	@ 0x30
 80090aa:	4b33      	ldr	r3, [pc, #204]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090ae:	4b33      	ldr	r3, [pc, #204]	@ (800917c <RCCEx_PLL3_Config+0x12c>)
 80090b0:	4013      	ands	r3, r2
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	6892      	ldr	r2, [r2, #8]
 80090b6:	3a01      	subs	r2, #1
 80090b8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	68d2      	ldr	r2, [r2, #12]
 80090c0:	3a01      	subs	r2, #1
 80090c2:	0252      	lsls	r2, r2, #9
 80090c4:	b292      	uxth	r2, r2
 80090c6:	4311      	orrs	r1, r2
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	6912      	ldr	r2, [r2, #16]
 80090cc:	3a01      	subs	r2, #1
 80090ce:	0412      	lsls	r2, r2, #16
 80090d0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80090d4:	4311      	orrs	r1, r2
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	6952      	ldr	r2, [r2, #20]
 80090da:	3a01      	subs	r2, #1
 80090dc:	0612      	lsls	r2, r2, #24
 80090de:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80090e2:	430a      	orrs	r2, r1
 80090e4:	4924      	ldr	r1, [pc, #144]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090e6:	4313      	orrs	r3, r2
 80090e8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80090ea:	4b23      	ldr	r3, [pc, #140]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ee:	f023 020c 	bic.w	r2, r3, #12
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	699b      	ldr	r3, [r3, #24]
 80090f6:	4920      	ldr	r1, [pc, #128]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090f8:	4313      	orrs	r3, r2
 80090fa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80090fc:	4b1e      	ldr	r3, [pc, #120]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 80090fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a1b      	ldr	r3, [r3, #32]
 8009104:	491c      	ldr	r1, [pc, #112]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009106:	4313      	orrs	r3, r2
 8009108:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800910a:	4b1b      	ldr	r3, [pc, #108]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800910c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800910e:	4a1a      	ldr	r2, [pc, #104]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009110:	f023 0310 	bic.w	r3, r3, #16
 8009114:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009116:	4b18      	ldr	r3, [pc, #96]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800911a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800911e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	69d2      	ldr	r2, [r2, #28]
 8009126:	00d2      	lsls	r2, r2, #3
 8009128:	4913      	ldr	r1, [pc, #76]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800912a:	4313      	orrs	r3, r2
 800912c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800912e:	4b12      	ldr	r3, [pc, #72]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009132:	4a11      	ldr	r2, [pc, #68]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009134:	f043 0310 	orr.w	r3, r3, #16
 8009138:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800913a:	4b0f      	ldr	r3, [pc, #60]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a0e      	ldr	r2, [pc, #56]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009144:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009146:	f7fb f939 	bl	80043bc <HAL_GetTick>
 800914a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800914c:	e008      	b.n	8009160 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800914e:	f7fb f935 	bl	80043bc <HAL_GetTick>
 8009152:	4602      	mov	r2, r0
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	1ad3      	subs	r3, r2, r3
 8009158:	2b02      	cmp	r3, #2
 800915a:	d901      	bls.n	8009160 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800915c:	2303      	movs	r3, #3
 800915e:	e006      	b.n	800916e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009160:	4b05      	ldr	r3, [pc, #20]	@ (8009178 <RCCEx_PLL3_Config+0x128>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d0f0      	beq.n	800914e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	46020c00 	.word	0x46020c00
 800917c:	80800000 	.word	0x80800000

08009180 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e0fb      	b.n	800938a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a7f      	ldr	r2, [pc, #508]	@ (8009394 <HAL_SPI_Init+0x214>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d004      	beq.n	80091a6 <HAL_SPI_Init+0x26>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a7d      	ldr	r2, [pc, #500]	@ (8009398 <HAL_SPI_Init+0x218>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	e000      	b.n	80091a8 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80091a6:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a78      	ldr	r2, [pc, #480]	@ (8009394 <HAL_SPI_Init+0x214>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d004      	beq.n	80091c2 <HAL_SPI_Init+0x42>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a76      	ldr	r2, [pc, #472]	@ (8009398 <HAL_SPI_Init+0x218>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d105      	bne.n	80091ce <HAL_SPI_Init+0x4e>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b0f      	cmp	r3, #15
 80091c8:	d901      	bls.n	80091ce <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e0dd      	b.n	800938a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 fd6c 	bl	8009cac <SPI_GetPacketSize>
 80091d4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a6e      	ldr	r2, [pc, #440]	@ (8009394 <HAL_SPI_Init+0x214>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d004      	beq.n	80091ea <HAL_SPI_Init+0x6a>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a6c      	ldr	r2, [pc, #432]	@ (8009398 <HAL_SPI_Init+0x218>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d102      	bne.n	80091f0 <HAL_SPI_Init+0x70>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2b08      	cmp	r3, #8
 80091ee:	d816      	bhi.n	800921e <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80091f4:	4a69      	ldr	r2, [pc, #420]	@ (800939c <HAL_SPI_Init+0x21c>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d00e      	beq.n	8009218 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a68      	ldr	r2, [pc, #416]	@ (80093a0 <HAL_SPI_Init+0x220>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d009      	beq.n	8009218 <HAL_SPI_Init+0x98>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a66      	ldr	r2, [pc, #408]	@ (80093a4 <HAL_SPI_Init+0x224>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d004      	beq.n	8009218 <HAL_SPI_Init+0x98>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a65      	ldr	r2, [pc, #404]	@ (80093a8 <HAL_SPI_Init+0x228>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d104      	bne.n	8009222 <HAL_SPI_Init+0xa2>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2b10      	cmp	r3, #16
 800921c:	d901      	bls.n	8009222 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800921e:	2301      	movs	r3, #1
 8009220:	e0b3      	b.n	800938a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b00      	cmp	r3, #0
 800922c:	d106      	bne.n	800923c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7f8 fec8 	bl	8001fcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2202      	movs	r2, #2
 8009240:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f022 0201 	bic.w	r2, r2, #1
 8009252:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800925e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	699b      	ldr	r3, [r3, #24]
 8009264:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009268:	d119      	bne.n	800929e <HAL_SPI_Init+0x11e>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009272:	d103      	bne.n	800927c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009278:	2b00      	cmp	r3, #0
 800927a:	d008      	beq.n	800928e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009280:	2b00      	cmp	r3, #0
 8009282:	d10c      	bne.n	800929e <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009288:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800928c:	d107      	bne.n	800929e <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800929c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00f      	beq.n	80092ca <HAL_SPI_Init+0x14a>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	2b06      	cmp	r3, #6
 80092b0:	d90b      	bls.n	80092ca <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	430a      	orrs	r2, r1
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	e007      	b.n	80092da <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80092d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	69da      	ldr	r2, [r3, #28]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092e2:	431a      	orrs	r2, r3
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	431a      	orrs	r2, r3
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ec:	ea42 0103 	orr.w	r1, r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	68da      	ldr	r2, [r3, #12]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	430a      	orrs	r2, r1
 80092fa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009304:	431a      	orrs	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800930a:	431a      	orrs	r2, r3
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	431a      	orrs	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	691b      	ldr	r3, [r3, #16]
 8009316:	431a      	orrs	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	695b      	ldr	r3, [r3, #20]
 800931c:	431a      	orrs	r2, r3
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	431a      	orrs	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	431a      	orrs	r2, r3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800932e:	431a      	orrs	r2, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	689b      	ldr	r3, [r3, #8]
 8009334:	431a      	orrs	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800933a:	431a      	orrs	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009340:	431a      	orrs	r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009346:	ea42 0103 	orr.w	r1, r2, r3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	430a      	orrs	r2, r1
 8009354:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d00a      	beq.n	8009378 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	430a      	orrs	r2, r1
 8009376:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2201      	movs	r2, #1
 8009384:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	46002000 	.word	0x46002000
 8009398:	56002000 	.word	0x56002000
 800939c:	40013000 	.word	0x40013000
 80093a0:	50013000 	.word	0x50013000
 80093a4:	40003800 	.word	0x40003800
 80093a8:	50003800 	.word	0x50003800

080093ac <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b088      	sub	sp, #32
 80093b0:	af02      	add	r7, sp, #8
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	60b9      	str	r1, [r7, #8]
 80093b6:	603b      	str	r3, [r7, #0]
 80093b8:	4613      	mov	r3, r2
 80093ba:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	3320      	adds	r3, #32
 80093c2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80093c4:	f7fa fffa 	bl	80043bc <HAL_GetTick>
 80093c8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d001      	beq.n	80093da <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80093d6:	2302      	movs	r3, #2
 80093d8:	e1f3      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d002      	beq.n	80093e6 <HAL_SPI_Transmit+0x3a>
 80093e0:	88fb      	ldrh	r3, [r7, #6]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d101      	bne.n	80093ea <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80093e6:	2301      	movs	r3, #1
 80093e8:	e1eb      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_SPI_Transmit+0x4c>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e1e4      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2203      	movs	r2, #3
 8009404:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	88fa      	ldrh	r2, [r7, #6]
 800941a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	88fa      	ldrh	r2, [r7, #6]
 8009422:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2200      	movs	r2, #0
 8009446:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009450:	d108      	bne.n	8009464 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009460:	601a      	str	r2, [r3, #0]
 8009462:	e009      	b.n	8009478 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009476:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	0c1b      	lsrs	r3, r3, #16
 8009480:	041b      	lsls	r3, r3, #16
 8009482:	88f9      	ldrh	r1, [r7, #6]
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	6812      	ldr	r2, [r2, #0]
 8009488:	430b      	orrs	r3, r1
 800948a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	69db      	ldr	r3, [r3, #28]
 80094a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d10c      	bne.n	80094c4 <HAL_SPI_Transmit+0x118>
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094b2:	d107      	bne.n	80094c4 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	2b0f      	cmp	r3, #15
 80094ca:	d95b      	bls.n	8009584 <HAL_SPI_Transmit+0x1d8>
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a8f      	ldr	r2, [pc, #572]	@ (8009710 <HAL_SPI_Transmit+0x364>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d04f      	beq.n	8009576 <HAL_SPI_Transmit+0x1ca>
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a8e      	ldr	r2, [pc, #568]	@ (8009714 <HAL_SPI_Transmit+0x368>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d04a      	beq.n	8009576 <HAL_SPI_Transmit+0x1ca>
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a8c      	ldr	r2, [pc, #560]	@ (8009718 <HAL_SPI_Transmit+0x36c>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d045      	beq.n	8009576 <HAL_SPI_Transmit+0x1ca>
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a8b      	ldr	r2, [pc, #556]	@ (800971c <HAL_SPI_Transmit+0x370>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d147      	bne.n	8009584 <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80094f4:	e03f      	b.n	8009576 <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	695b      	ldr	r3, [r3, #20]
 80094fc:	f003 0302 	and.w	r3, r3, #2
 8009500:	2b02      	cmp	r3, #2
 8009502:	d114      	bne.n	800952e <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6812      	ldr	r2, [r2, #0]
 800950e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009514:	1d1a      	adds	r2, r3, #4
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009520:	b29b      	uxth	r3, r3
 8009522:	3b01      	subs	r3, #1
 8009524:	b29a      	uxth	r2, r3
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800952c:	e023      	b.n	8009576 <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800952e:	f7fa ff45 	bl	80043bc <HAL_GetTick>
 8009532:	4602      	mov	r2, r0
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	1ad3      	subs	r3, r2, r3
 8009538:	683a      	ldr	r2, [r7, #0]
 800953a:	429a      	cmp	r2, r3
 800953c:	d803      	bhi.n	8009546 <HAL_SPI_Transmit+0x19a>
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009544:	d102      	bne.n	800954c <HAL_SPI_Transmit+0x1a0>
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d114      	bne.n	8009576 <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 fadf 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009558:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2201      	movs	r2, #1
 8009566:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2200      	movs	r2, #0
 800956e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009572:	2303      	movs	r3, #3
 8009574:	e125      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800957c:	b29b      	uxth	r3, r3
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1b9      	bne.n	80094f6 <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009582:	e0f8      	b.n	8009776 <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	2b07      	cmp	r3, #7
 800958a:	f240 80ed 	bls.w	8009768 <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800958e:	e05d      	b.n	800964c <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	695b      	ldr	r3, [r3, #20]
 8009596:	f003 0302 	and.w	r3, r3, #2
 800959a:	2b02      	cmp	r3, #2
 800959c:	d132      	bne.n	8009604 <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d918      	bls.n	80095dc <HAL_SPI_Transmit+0x230>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d014      	beq.n	80095dc <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6812      	ldr	r2, [r2, #0]
 80095bc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095c2:	1d1a      	adds	r2, r3, #4
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	3b02      	subs	r3, #2
 80095d2:	b29a      	uxth	r2, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80095da:	e037      	b.n	800964c <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095e0:	881a      	ldrh	r2, [r3, #0]
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095ea:	1c9a      	adds	r2, r3, #2
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	3b01      	subs	r3, #1
 80095fa:	b29a      	uxth	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009602:	e023      	b.n	800964c <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009604:	f7fa feda 	bl	80043bc <HAL_GetTick>
 8009608:	4602      	mov	r2, r0
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	1ad3      	subs	r3, r2, r3
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	429a      	cmp	r2, r3
 8009612:	d803      	bhi.n	800961c <HAL_SPI_Transmit+0x270>
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961a:	d102      	bne.n	8009622 <HAL_SPI_Transmit+0x276>
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d114      	bne.n	800964c <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f000 fa74 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800962e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009648:	2303      	movs	r3, #3
 800964a:	e0ba      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009652:	b29b      	uxth	r3, r3
 8009654:	2b00      	cmp	r3, #0
 8009656:	d19b      	bne.n	8009590 <HAL_SPI_Transmit+0x1e4>
 8009658:	e08d      	b.n	8009776 <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	695b      	ldr	r3, [r3, #20]
 8009660:	f003 0302 	and.w	r3, r3, #2
 8009664:	2b02      	cmp	r3, #2
 8009666:	d15b      	bne.n	8009720 <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800966e:	b29b      	uxth	r3, r3
 8009670:	2b03      	cmp	r3, #3
 8009672:	d918      	bls.n	80096a6 <HAL_SPI_Transmit+0x2fa>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009678:	2b40      	cmp	r3, #64	@ 0x40
 800967a:	d914      	bls.n	80096a6 <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	6812      	ldr	r2, [r2, #0]
 8009686:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800968c:	1d1a      	adds	r2, r3, #4
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009698:	b29b      	uxth	r3, r3
 800969a:	3b04      	subs	r3, #4
 800969c:	b29a      	uxth	r2, r3
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80096a4:	e060      	b.n	8009768 <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d917      	bls.n	80096e2 <HAL_SPI_Transmit+0x336>
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d013      	beq.n	80096e2 <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096be:	881a      	ldrh	r2, [r3, #0]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096c8:	1c9a      	adds	r2, r3, #2
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	3b02      	subs	r3, #2
 80096d8:	b29a      	uxth	r2, r3
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80096e0:	e042      	b.n	8009768 <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3320      	adds	r3, #32
 80096ec:	7812      	ldrb	r2, [r2, #0]
 80096ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096f4:	1c5a      	adds	r2, r3, #1
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009700:	b29b      	uxth	r3, r3
 8009702:	3b01      	subs	r3, #1
 8009704:	b29a      	uxth	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800970c:	e02c      	b.n	8009768 <HAL_SPI_Transmit+0x3bc>
 800970e:	bf00      	nop
 8009710:	40013000 	.word	0x40013000
 8009714:	50013000 	.word	0x50013000
 8009718:	40003800 	.word	0x40003800
 800971c:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009720:	f7fa fe4c 	bl	80043bc <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	683a      	ldr	r2, [r7, #0]
 800972c:	429a      	cmp	r2, r3
 800972e:	d803      	bhi.n	8009738 <HAL_SPI_Transmit+0x38c>
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009736:	d102      	bne.n	800973e <HAL_SPI_Transmit+0x392>
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d114      	bne.n	8009768 <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f000 f9e6 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800974a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009764:	2303      	movs	r3, #3
 8009766:	e02c      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800976e:	b29b      	uxth	r3, r3
 8009770:	2b00      	cmp	r3, #0
 8009772:	f47f af72 	bne.w	800965a <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	9300      	str	r3, [sp, #0]
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	2200      	movs	r2, #0
 800977e:	2108      	movs	r1, #8
 8009780:	68f8      	ldr	r0, [r7, #12]
 8009782:	f000 fa65 	bl	8009c50 <SPI_WaitOnFlagUntilTimeout>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d007      	beq.n	800979c <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009792:	f043 0220 	orr.w	r2, r3, #32
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800979c:	68f8      	ldr	r0, [r7, #12]
 800979e:	f000 f9b7 	bl	8009b10 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d001      	beq.n	80097c0 <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	e000      	b.n	80097c2 <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 80097c0:	2300      	movs	r3, #0
  }
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3718      	adds	r7, #24
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop

080097cc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b086      	sub	sp, #24
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	603b      	str	r3, [r7, #0]
 80097d8:	4613      	mov	r3, r2
 80097da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	3330      	adds	r3, #48	@ 0x30
 80097e2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097e4:	f7fa fdea 	bl	80043bc <HAL_GetTick>
 80097e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d001      	beq.n	80097fa <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 80097f6:	2302      	movs	r3, #2
 80097f8:	e17e      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d002      	beq.n	8009806 <HAL_SPI_Receive+0x3a>
 8009800:	88fb      	ldrh	r3, [r7, #6]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e176      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009810:	2b01      	cmp	r3, #1
 8009812:	d101      	bne.n	8009818 <HAL_SPI_Receive+0x4c>
 8009814:	2302      	movs	r3, #2
 8009816:	e16f      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2204      	movs	r2, #4
 8009824:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	68ba      	ldr	r2, [r7, #8]
 8009834:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	88fa      	ldrh	r2, [r7, #6]
 800983a:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	88fa      	ldrh	r2, [r7, #6]
 8009842:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2200      	movs	r2, #0
 800984a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2200      	movs	r2, #0
 8009850:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2200      	movs	r2, #0
 8009858:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2200      	movs	r2, #0
 8009860:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009870:	d108      	bne.n	8009884 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	e009      	b.n	8009898 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8009896:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	0c1b      	lsrs	r3, r3, #16
 80098a0:	041b      	lsls	r3, r3, #16
 80098a2:	88f9      	ldrh	r1, [r7, #6]
 80098a4:	68fa      	ldr	r2, [r7, #12]
 80098a6:	6812      	ldr	r2, [r2, #0]
 80098a8:	430b      	orrs	r3, r1
 80098aa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f042 0201 	orr.w	r2, r2, #1
 80098ba:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	69db      	ldr	r3, [r3, #28]
 80098c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10c      	bne.n	80098e4 <HAL_SPI_Receive+0x118>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098d2:	d107      	bne.n	80098e4 <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80098e2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	2b0f      	cmp	r3, #15
 80098ea:	d95c      	bls.n	80099a6 <HAL_SPI_Receive+0x1da>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a83      	ldr	r2, [pc, #524]	@ (8009b00 <HAL_SPI_Receive+0x334>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d050      	beq.n	8009998 <HAL_SPI_Receive+0x1cc>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a82      	ldr	r2, [pc, #520]	@ (8009b04 <HAL_SPI_Receive+0x338>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d04b      	beq.n	8009998 <HAL_SPI_Receive+0x1cc>
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a80      	ldr	r2, [pc, #512]	@ (8009b08 <HAL_SPI_Receive+0x33c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d046      	beq.n	8009998 <HAL_SPI_Receive+0x1cc>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a7f      	ldr	r2, [pc, #508]	@ (8009b0c <HAL_SPI_Receive+0x340>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d148      	bne.n	80099a6 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009914:	e040      	b.n	8009998 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	695a      	ldr	r2, [r3, #20]
 800991c:	f248 0308 	movw	r3, #32776	@ 0x8008
 8009920:	4013      	ands	r3, r2
 8009922:	2b00      	cmp	r3, #0
 8009924:	d014      	beq.n	8009950 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800992e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009930:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009936:	1d1a      	adds	r2, r3, #4
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009942:	b29b      	uxth	r3, r3
 8009944:	3b01      	subs	r3, #1
 8009946:	b29a      	uxth	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800994e:	e023      	b.n	8009998 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009950:	f7fa fd34 	bl	80043bc <HAL_GetTick>
 8009954:	4602      	mov	r2, r0
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	1ad3      	subs	r3, r2, r3
 800995a:	683a      	ldr	r2, [r7, #0]
 800995c:	429a      	cmp	r2, r3
 800995e:	d803      	bhi.n	8009968 <HAL_SPI_Receive+0x19c>
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009966:	d102      	bne.n	800996e <HAL_SPI_Receive+0x1a2>
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d114      	bne.n	8009998 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	f000 f8ce 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800997a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2200      	movs	r2, #0
 8009990:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009994:	2303      	movs	r3, #3
 8009996:	e0af      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800999e:	b29b      	uxth	r3, r3
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d1b8      	bne.n	8009916 <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80099a4:	e095      	b.n	8009ad2 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	2b07      	cmp	r3, #7
 80099ac:	f240 808b 	bls.w	8009ac6 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80099b0:	e03f      	b.n	8009a32 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	695b      	ldr	r3, [r3, #20]
 80099b8:	f003 0301 	and.w	r3, r3, #1
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d114      	bne.n	80099ea <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099c4:	697a      	ldr	r2, [r7, #20]
 80099c6:	8812      	ldrh	r2, [r2, #0]
 80099c8:	b292      	uxth	r2, r2
 80099ca:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099d0:	1c9a      	adds	r2, r3, #2
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099dc:	b29b      	uxth	r3, r3
 80099de:	3b01      	subs	r3, #1
 80099e0:	b29a      	uxth	r2, r3
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80099e8:	e023      	b.n	8009a32 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099ea:	f7fa fce7 	bl	80043bc <HAL_GetTick>
 80099ee:	4602      	mov	r2, r0
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	1ad3      	subs	r3, r2, r3
 80099f4:	683a      	ldr	r2, [r7, #0]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d803      	bhi.n	8009a02 <HAL_SPI_Receive+0x236>
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a00:	d102      	bne.n	8009a08 <HAL_SPI_Receive+0x23c>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d114      	bne.n	8009a32 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f000 f881 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	e062      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1b9      	bne.n	80099b2 <HAL_SPI_Receive+0x1e6>
 8009a3e:	e048      	b.n	8009ad2 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d117      	bne.n	8009a7e <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a5a:	7812      	ldrb	r2, [r2, #0]
 8009a5c:	b2d2      	uxtb	r2, r2
 8009a5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a64:	1c5a      	adds	r2, r3, #1
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	3b01      	subs	r3, #1
 8009a74:	b29a      	uxth	r2, r3
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009a7c:	e023      	b.n	8009ac6 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a7e:	f7fa fc9d 	bl	80043bc <HAL_GetTick>
 8009a82:	4602      	mov	r2, r0
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	683a      	ldr	r2, [r7, #0]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d803      	bhi.n	8009a96 <HAL_SPI_Receive+0x2ca>
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a94:	d102      	bne.n	8009a9c <HAL_SPI_Receive+0x2d0>
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d114      	bne.n	8009ac6 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f000 f837 	bl	8009b10 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009aa8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009ac2:	2303      	movs	r3, #3
 8009ac4:	e018      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009acc:	b29b      	uxth	r3, r3
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1b6      	bne.n	8009a40 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	f000 f81c 	bl	8009b10 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2201      	movs	r2, #1
 8009adc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e000      	b.n	8009af8 <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 8009af6:	2300      	movs	r3, #0
  }
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3718      	adds	r7, #24
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}
 8009b00:	40013000 	.word	0x40013000
 8009b04:	50013000 	.word	0x50013000
 8009b08:	40003800 	.word	0x40003800
 8009b0c:	50003800 	.word	0x50003800

08009b10 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b085      	sub	sp, #20
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	695b      	ldr	r3, [r3, #20]
 8009b1e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	699a      	ldr	r2, [r3, #24]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f042 0208 	orr.w	r2, r2, #8
 8009b2e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	699a      	ldr	r2, [r3, #24]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f042 0210 	orr.w	r2, r2, #16
 8009b3e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f022 0201 	bic.w	r2, r2, #1
 8009b4e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	6812      	ldr	r2, [r2, #0]
 8009b5a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009b5e:	f023 0303 	bic.w	r3, r3, #3
 8009b62:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	689a      	ldr	r2, [r3, #8]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009b72:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	2b04      	cmp	r3, #4
 8009b7e:	d014      	beq.n	8009baa <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f003 0320 	and.w	r3, r3, #32
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d00f      	beq.n	8009baa <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b90:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	699a      	ldr	r2, [r3, #24]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f042 0220 	orr.w	r2, r2, #32
 8009ba8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	2b03      	cmp	r3, #3
 8009bb4:	d014      	beq.n	8009be0 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00f      	beq.n	8009be0 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bc6:	f043 0204 	orr.w	r2, r3, #4
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	699a      	ldr	r2, [r3, #24]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bde:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00f      	beq.n	8009c0a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bf0:	f043 0201 	orr.w	r2, r3, #1
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	699a      	ldr	r2, [r3, #24]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c08:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00f      	beq.n	8009c34 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c1a:	f043 0208 	orr.w	r2, r3, #8
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	699a      	ldr	r2, [r3, #24]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c32:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009c44:	bf00      	nop
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009c60:	e010      	b.n	8009c84 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c62:	f7fa fbab 	bl	80043bc <HAL_GetTick>
 8009c66:	4602      	mov	r2, r0
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	1ad3      	subs	r3, r2, r3
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d803      	bhi.n	8009c7a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c78:	d102      	bne.n	8009c80 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d101      	bne.n	8009c84 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009c80:	2303      	movs	r3, #3
 8009c82:	e00f      	b.n	8009ca4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	695a      	ldr	r2, [r3, #20]
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	4013      	ands	r3, r2
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	bf0c      	ite	eq
 8009c94:	2301      	moveq	r3, #1
 8009c96:	2300      	movne	r3, #0
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	79fb      	ldrb	r3, [r7, #7]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d0df      	beq.n	8009c62 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009ca2:	2300      	movs	r3, #0
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb8:	095b      	lsrs	r3, r3, #5
 8009cba:	3301      	adds	r3, #1
 8009cbc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	3307      	adds	r3, #7
 8009cca:	08db      	lsrs	r3, r3, #3
 8009ccc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	fb02 f303 	mul.w	r3, r2, r3
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3714      	adds	r7, #20
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr

08009ce2 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009ce2:	b480      	push	{r7}
 8009ce4:	b083      	sub	sp, #12
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
 8009cea:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d12e      	bne.n	8009d56 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d101      	bne.n	8009d06 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009d02:	2302      	movs	r3, #2
 8009d04:	e028      	b.n	8009d58 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2202      	movs	r2, #2
 8009d12:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f022 0201 	bic.w	r2, r2, #1
 8009d24:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009d32:	ea42 0103 	orr.w	r1, r2, r3
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	689a      	ldr	r2, [r3, #8]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	430a      	orrs	r2, r1
 8009d40:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2201      	movs	r2, #1
 8009d46:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009d52:	2300      	movs	r3, #0
 8009d54:	e000      	b.n	8009d58 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
  }
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	370c      	adds	r7, #12
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr

08009d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d101      	bne.n	8009d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e049      	b.n	8009e0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d106      	bne.n	8009d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f7f8 f99e 	bl	80020cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2202      	movs	r2, #2
 8009d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	3304      	adds	r3, #4
 8009da0:	4619      	mov	r1, r3
 8009da2:	4610      	mov	r0, r2
 8009da4:	f000 ff3e 	bl	800ac24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2201      	movs	r2, #1
 8009dac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2201      	movs	r2, #1
 8009de4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2201      	movs	r2, #1
 8009dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2201      	movs	r2, #1
 8009e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3708      	adds	r7, #8
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b082      	sub	sp, #8
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d101      	bne.n	8009e24 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009e20:	2301      	movs	r3, #1
 8009e22:	e049      	b.n	8009eb8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d106      	bne.n	8009e3e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f841 	bl	8009ec0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2202      	movs	r2, #2
 8009e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	3304      	adds	r3, #4
 8009e4e:	4619      	mov	r1, r3
 8009e50:	4610      	mov	r0, r2
 8009e52:	f000 fee7 	bl	800ac24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2201      	movs	r2, #1
 8009e5a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2201      	movs	r2, #1
 8009e82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2201      	movs	r2, #1
 8009e8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2201      	movs	r2, #1
 8009e92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2201      	movs	r2, #1
 8009e9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3708      	adds	r7, #8
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b083      	sub	sp, #12
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009ec8:	bf00      	nop
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
 8009ee0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d109      	bne.n	8009f00 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b02      	cmp	r3, #2
 8009ef6:	bf0c      	ite	eq
 8009ef8:	2301      	moveq	r3, #1
 8009efa:	2300      	movne	r3, #0
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	e03c      	b.n	8009f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	2b04      	cmp	r3, #4
 8009f04:	d109      	bne.n	8009f1a <HAL_TIM_PWM_Start_DMA+0x46>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	bf0c      	ite	eq
 8009f12:	2301      	moveq	r3, #1
 8009f14:	2300      	movne	r3, #0
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	e02f      	b.n	8009f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	2b08      	cmp	r3, #8
 8009f1e:	d109      	bne.n	8009f34 <HAL_TIM_PWM_Start_DMA+0x60>
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	bf0c      	ite	eq
 8009f2c:	2301      	moveq	r3, #1
 8009f2e:	2300      	movne	r3, #0
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	e022      	b.n	8009f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	2b0c      	cmp	r3, #12
 8009f38:	d109      	bne.n	8009f4e <HAL_TIM_PWM_Start_DMA+0x7a>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	bf0c      	ite	eq
 8009f46:	2301      	moveq	r3, #1
 8009f48:	2300      	movne	r3, #0
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	e015      	b.n	8009f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2b10      	cmp	r3, #16
 8009f52:	d109      	bne.n	8009f68 <HAL_TIM_PWM_Start_DMA+0x94>
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	2b02      	cmp	r3, #2
 8009f5e:	bf0c      	ite	eq
 8009f60:	2301      	moveq	r3, #1
 8009f62:	2300      	movne	r3, #0
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	e008      	b.n	8009f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009f6e:	b2db      	uxtb	r3, r3
 8009f70:	2b02      	cmp	r3, #2
 8009f72:	bf0c      	ite	eq
 8009f74:	2301      	moveq	r3, #1
 8009f76:	2300      	movne	r3, #0
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8009f7e:	2302      	movs	r3, #2
 8009f80:	e202      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d109      	bne.n	8009f9c <HAL_TIM_PWM_Start_DMA+0xc8>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	bf0c      	ite	eq
 8009f94:	2301      	moveq	r3, #1
 8009f96:	2300      	movne	r3, #0
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	e03c      	b.n	800a016 <HAL_TIM_PWM_Start_DMA+0x142>
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	2b04      	cmp	r3, #4
 8009fa0:	d109      	bne.n	8009fb6 <HAL_TIM_PWM_Start_DMA+0xe2>
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	bf0c      	ite	eq
 8009fae:	2301      	moveq	r3, #1
 8009fb0:	2300      	movne	r3, #0
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	e02f      	b.n	800a016 <HAL_TIM_PWM_Start_DMA+0x142>
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d109      	bne.n	8009fd0 <HAL_TIM_PWM_Start_DMA+0xfc>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	bf0c      	ite	eq
 8009fc8:	2301      	moveq	r3, #1
 8009fca:	2300      	movne	r3, #0
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	e022      	b.n	800a016 <HAL_TIM_PWM_Start_DMA+0x142>
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	2b0c      	cmp	r3, #12
 8009fd4:	d109      	bne.n	8009fea <HAL_TIM_PWM_Start_DMA+0x116>
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fdc:	b2db      	uxtb	r3, r3
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	bf0c      	ite	eq
 8009fe2:	2301      	moveq	r3, #1
 8009fe4:	2300      	movne	r3, #0
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	e015      	b.n	800a016 <HAL_TIM_PWM_Start_DMA+0x142>
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	2b10      	cmp	r3, #16
 8009fee:	d109      	bne.n	800a004 <HAL_TIM_PWM_Start_DMA+0x130>
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	bf0c      	ite	eq
 8009ffc:	2301      	moveq	r3, #1
 8009ffe:	2300      	movne	r3, #0
 800a000:	b2db      	uxtb	r3, r3
 800a002:	e008      	b.n	800a016 <HAL_TIM_PWM_Start_DMA+0x142>
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	bf0c      	ite	eq
 800a010:	2301      	moveq	r3, #1
 800a012:	2300      	movne	r3, #0
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b00      	cmp	r3, #0
 800a018:	d034      	beq.n	800a084 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d002      	beq.n	800a026 <HAL_TIM_PWM_Start_DMA+0x152>
 800a020:	887b      	ldrh	r3, [r7, #2]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d101      	bne.n	800a02a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	e1ae      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d104      	bne.n	800a03a <HAL_TIM_PWM_Start_DMA+0x166>
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2202      	movs	r2, #2
 800a034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a038:	e026      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	2b04      	cmp	r3, #4
 800a03e:	d104      	bne.n	800a04a <HAL_TIM_PWM_Start_DMA+0x176>
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2202      	movs	r2, #2
 800a044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a048:	e01e      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	2b08      	cmp	r3, #8
 800a04e:	d104      	bne.n	800a05a <HAL_TIM_PWM_Start_DMA+0x186>
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2202      	movs	r2, #2
 800a054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a058:	e016      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	2b0c      	cmp	r3, #12
 800a05e:	d104      	bne.n	800a06a <HAL_TIM_PWM_Start_DMA+0x196>
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2202      	movs	r2, #2
 800a064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a068:	e00e      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b10      	cmp	r3, #16
 800a06e:	d104      	bne.n	800a07a <HAL_TIM_PWM_Start_DMA+0x1a6>
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2202      	movs	r2, #2
 800a074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a078:	e006      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2202      	movs	r2, #2
 800a07e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a082:	e001      	b.n	800a088 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e17f      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }

  switch (Channel)
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	2b0c      	cmp	r3, #12
 800a08c:	f200 80ae 	bhi.w	800a1ec <HAL_TIM_PWM_Start_DMA+0x318>
 800a090:	a201      	add	r2, pc, #4	@ (adr r2, 800a098 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800a092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a096:	bf00      	nop
 800a098:	0800a0cd 	.word	0x0800a0cd
 800a09c:	0800a1ed 	.word	0x0800a1ed
 800a0a0:	0800a1ed 	.word	0x0800a1ed
 800a0a4:	0800a1ed 	.word	0x0800a1ed
 800a0a8:	0800a115 	.word	0x0800a115
 800a0ac:	0800a1ed 	.word	0x0800a1ed
 800a0b0:	0800a1ed 	.word	0x0800a1ed
 800a0b4:	0800a1ed 	.word	0x0800a1ed
 800a0b8:	0800a15d 	.word	0x0800a15d
 800a0bc:	0800a1ed 	.word	0x0800a1ed
 800a0c0:	0800a1ed 	.word	0x0800a1ed
 800a0c4:	0800a1ed 	.word	0x0800a1ed
 800a0c8:	0800a1a5 	.word	0x0800a1a5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0d0:	4a67      	ldr	r2, [pc, #412]	@ (800a270 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a0d2:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0d8:	4a66      	ldr	r2, [pc, #408]	@ (800a274 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a0da:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0e0:	4a65      	ldr	r2, [pc, #404]	@ (800a278 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a0e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a0e8:	6879      	ldr	r1, [r7, #4]
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3334      	adds	r3, #52	@ 0x34
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	887b      	ldrh	r3, [r7, #2]
 800a0f4:	f000 fc96 	bl	800aa24 <TIM_DMA_Start_IT>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e142      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68da      	ldr	r2, [r3, #12]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a110:	60da      	str	r2, [r3, #12]
      break;
 800a112:	e06e      	b.n	800a1f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a118:	4a55      	ldr	r2, [pc, #340]	@ (800a270 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a11a:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a120:	4a54      	ldr	r2, [pc, #336]	@ (800a274 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a122:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a128:	4a53      	ldr	r2, [pc, #332]	@ (800a278 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a12a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a130:	6879      	ldr	r1, [r7, #4]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	3338      	adds	r3, #56	@ 0x38
 800a138:	461a      	mov	r2, r3
 800a13a:	887b      	ldrh	r3, [r7, #2]
 800a13c:	f000 fc72 	bl	800aa24 <TIM_DMA_Start_IT>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d001      	beq.n	800a14a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	e11e      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	68da      	ldr	r2, [r3, #12]
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a158:	60da      	str	r2, [r3, #12]
      break;
 800a15a:	e04a      	b.n	800a1f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a160:	4a43      	ldr	r2, [pc, #268]	@ (800a270 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a162:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a168:	4a42      	ldr	r2, [pc, #264]	@ (800a274 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a16a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a170:	4a41      	ldr	r2, [pc, #260]	@ (800a278 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a172:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a178:	6879      	ldr	r1, [r7, #4]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	333c      	adds	r3, #60	@ 0x3c
 800a180:	461a      	mov	r2, r3
 800a182:	887b      	ldrh	r3, [r7, #2]
 800a184:	f000 fc4e 	bl	800aa24 <TIM_DMA_Start_IT>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d001      	beq.n	800a192 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a18e:	2301      	movs	r3, #1
 800a190:	e0fa      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	68da      	ldr	r2, [r3, #12]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1a0:	60da      	str	r2, [r3, #12]
      break;
 800a1a2:	e026      	b.n	800a1f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1a8:	4a31      	ldr	r2, [pc, #196]	@ (800a270 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a1aa:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1b0:	4a30      	ldr	r2, [pc, #192]	@ (800a274 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a1b2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1b8:	4a2f      	ldr	r2, [pc, #188]	@ (800a278 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a1ba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a1c0:	6879      	ldr	r1, [r7, #4]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3340      	adds	r3, #64	@ 0x40
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	887b      	ldrh	r3, [r7, #2]
 800a1cc:	f000 fc2a 	bl	800aa24 <TIM_DMA_Start_IT>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d001      	beq.n	800a1da <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e0d6      	b.n	800a388 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68da      	ldr	r2, [r3, #12]
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a1e8:	60da      	str	r2, [r3, #12]
      break;
 800a1ea:	e002      	b.n	800a1f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	75fb      	strb	r3, [r7, #23]
      break;
 800a1f0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a1f2:	7dfb      	ldrb	r3, [r7, #23]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f040 80c6 	bne.w	800a386 <HAL_TIM_PWM_Start_DMA+0x4b2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2201      	movs	r2, #1
 800a200:	68b9      	ldr	r1, [r7, #8]
 800a202:	4618      	mov	r0, r3
 800a204:	f001 fa86 	bl	800b714 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a1b      	ldr	r2, [pc, #108]	@ (800a27c <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d02c      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a1a      	ldr	r2, [pc, #104]	@ (800a280 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d027      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a18      	ldr	r2, [pc, #96]	@ (800a284 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d022      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a17      	ldr	r2, [pc, #92]	@ (800a288 <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d01d      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a15      	ldr	r2, [pc, #84]	@ (800a28c <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d018      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4a14      	ldr	r2, [pc, #80]	@ (800a290 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d013      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	4a12      	ldr	r2, [pc, #72]	@ (800a294 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d00e      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a11      	ldr	r2, [pc, #68]	@ (800a298 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d009      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a0f      	ldr	r2, [pc, #60]	@ (800a29c <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d004      	beq.n	800a26c <HAL_TIM_PWM_Start_DMA+0x398>
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a0e      	ldr	r2, [pc, #56]	@ (800a2a0 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d11b      	bne.n	800a2a4 <HAL_TIM_PWM_Start_DMA+0x3d0>
 800a26c:	2301      	movs	r3, #1
 800a26e:	e01a      	b.n	800a2a6 <HAL_TIM_PWM_Start_DMA+0x3d2>
 800a270:	0800ab55 	.word	0x0800ab55
 800a274:	0800abbd 	.word	0x0800abbd
 800a278:	0800aac3 	.word	0x0800aac3
 800a27c:	40012c00 	.word	0x40012c00
 800a280:	50012c00 	.word	0x50012c00
 800a284:	40013400 	.word	0x40013400
 800a288:	50013400 	.word	0x50013400
 800a28c:	40014000 	.word	0x40014000
 800a290:	50014000 	.word	0x50014000
 800a294:	40014400 	.word	0x40014400
 800a298:	50014400 	.word	0x50014400
 800a29c:	40014800 	.word	0x40014800
 800a2a0:	50014800 	.word	0x50014800
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d007      	beq.n	800a2ba <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a2b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a34      	ldr	r2, [pc, #208]	@ (800a390 <HAL_TIM_PWM_Start_DMA+0x4bc>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d040      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a32      	ldr	r2, [pc, #200]	@ (800a394 <HAL_TIM_PWM_Start_DMA+0x4c0>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d03b      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2d6:	d036      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2e0:	d031      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a2c      	ldr	r2, [pc, #176]	@ (800a398 <HAL_TIM_PWM_Start_DMA+0x4c4>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d02c      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a2a      	ldr	r2, [pc, #168]	@ (800a39c <HAL_TIM_PWM_Start_DMA+0x4c8>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d027      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a29      	ldr	r2, [pc, #164]	@ (800a3a0 <HAL_TIM_PWM_Start_DMA+0x4cc>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d022      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a27      	ldr	r2, [pc, #156]	@ (800a3a4 <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d01d      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a26      	ldr	r2, [pc, #152]	@ (800a3a8 <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d018      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a24      	ldr	r2, [pc, #144]	@ (800a3ac <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d013      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a23      	ldr	r2, [pc, #140]	@ (800a3b0 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d00e      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a21      	ldr	r2, [pc, #132]	@ (800a3b4 <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d009      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a20      	ldr	r2, [pc, #128]	@ (800a3b8 <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d004      	beq.n	800a346 <HAL_TIM_PWM_Start_DMA+0x472>
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a1e      	ldr	r2, [pc, #120]	@ (800a3bc <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d115      	bne.n	800a372 <HAL_TIM_PWM_Start_DMA+0x49e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	689a      	ldr	r2, [r3, #8]
 800a34c:	4b1c      	ldr	r3, [pc, #112]	@ (800a3c0 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800a34e:	4013      	ands	r3, r2
 800a350:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2b06      	cmp	r3, #6
 800a356:	d015      	beq.n	800a384 <HAL_TIM_PWM_Start_DMA+0x4b0>
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a35e:	d011      	beq.n	800a384 <HAL_TIM_PWM_Start_DMA+0x4b0>
      {
        __HAL_TIM_ENABLE(htim);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f042 0201 	orr.w	r2, r2, #1
 800a36e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a370:	e008      	b.n	800a384 <HAL_TIM_PWM_Start_DMA+0x4b0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f042 0201 	orr.w	r2, r2, #1
 800a380:	601a      	str	r2, [r3, #0]
 800a382:	e000      	b.n	800a386 <HAL_TIM_PWM_Start_DMA+0x4b2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a384:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a386:	7dfb      	ldrb	r3, [r7, #23]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3718      	adds	r7, #24
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}
 800a390:	40012c00 	.word	0x40012c00
 800a394:	50012c00 	.word	0x50012c00
 800a398:	40000400 	.word	0x40000400
 800a39c:	50000400 	.word	0x50000400
 800a3a0:	40000800 	.word	0x40000800
 800a3a4:	50000800 	.word	0x50000800
 800a3a8:	40000c00 	.word	0x40000c00
 800a3ac:	50000c00 	.word	0x50000c00
 800a3b0:	40013400 	.word	0x40013400
 800a3b4:	50013400 	.word	0x50013400
 800a3b8:	40014000 	.word	0x40014000
 800a3bc:	50014000 	.word	0x50014000
 800a3c0:	00010007 	.word	0x00010007

0800a3c4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b084      	sub	sp, #16
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	2b0c      	cmp	r3, #12
 800a3d6:	d855      	bhi.n	800a484 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800a3d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a3e0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800a3da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3de:	bf00      	nop
 800a3e0:	0800a415 	.word	0x0800a415
 800a3e4:	0800a485 	.word	0x0800a485
 800a3e8:	0800a485 	.word	0x0800a485
 800a3ec:	0800a485 	.word	0x0800a485
 800a3f0:	0800a431 	.word	0x0800a431
 800a3f4:	0800a485 	.word	0x0800a485
 800a3f8:	0800a485 	.word	0x0800a485
 800a3fc:	0800a485 	.word	0x0800a485
 800a400:	0800a44d 	.word	0x0800a44d
 800a404:	0800a485 	.word	0x0800a485
 800a408:	0800a485 	.word	0x0800a485
 800a40c:	0800a485 	.word	0x0800a485
 800a410:	0800a469 	.word	0x0800a469
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	68da      	ldr	r2, [r3, #12]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a422:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a428:	4618      	mov	r0, r3
 800a42a:	f7fa fb37 	bl	8004a9c <HAL_DMA_Abort_IT>
      break;
 800a42e:	e02c      	b.n	800a48a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68da      	ldr	r2, [r3, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a43e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a444:	4618      	mov	r0, r3
 800a446:	f7fa fb29 	bl	8004a9c <HAL_DMA_Abort_IT>
      break;
 800a44a:	e01e      	b.n	800a48a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68da      	ldr	r2, [r3, #12]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a45a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a460:	4618      	mov	r0, r3
 800a462:	f7fa fb1b 	bl	8004a9c <HAL_DMA_Abort_IT>
      break;
 800a466:	e010      	b.n	800a48a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	68da      	ldr	r2, [r3, #12]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a476:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a47c:	4618      	mov	r0, r3
 800a47e:	f7fa fb0d 	bl	8004a9c <HAL_DMA_Abort_IT>
      break;
 800a482:	e002      	b.n	800a48a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	73fb      	strb	r3, [r7, #15]
      break;
 800a488:	bf00      	nop
  }

  if (status == HAL_OK)
 800a48a:	7bfb      	ldrb	r3, [r7, #15]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f040 809a 	bne.w	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	2200      	movs	r2, #0
 800a498:	6839      	ldr	r1, [r7, #0]
 800a49a:	4618      	mov	r0, r3
 800a49c:	f001 f93a 	bl	800b714 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a4a      	ldr	r2, [pc, #296]	@ (800a5d0 <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d02c      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a49      	ldr	r2, [pc, #292]	@ (800a5d4 <HAL_TIM_PWM_Stop_DMA+0x210>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d027      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a47      	ldr	r2, [pc, #284]	@ (800a5d8 <HAL_TIM_PWM_Stop_DMA+0x214>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d022      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a46      	ldr	r2, [pc, #280]	@ (800a5dc <HAL_TIM_PWM_Stop_DMA+0x218>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d01d      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a44      	ldr	r2, [pc, #272]	@ (800a5e0 <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d018      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a43      	ldr	r2, [pc, #268]	@ (800a5e4 <HAL_TIM_PWM_Stop_DMA+0x220>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d013      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a41      	ldr	r2, [pc, #260]	@ (800a5e8 <HAL_TIM_PWM_Stop_DMA+0x224>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d00e      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a40      	ldr	r2, [pc, #256]	@ (800a5ec <HAL_TIM_PWM_Stop_DMA+0x228>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d009      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a3e      	ldr	r2, [pc, #248]	@ (800a5f0 <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d004      	beq.n	800a504 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a3d      	ldr	r2, [pc, #244]	@ (800a5f4 <HAL_TIM_PWM_Stop_DMA+0x230>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d101      	bne.n	800a508 <HAL_TIM_PWM_Stop_DMA+0x144>
 800a504:	2301      	movs	r3, #1
 800a506:	e000      	b.n	800a50a <HAL_TIM_PWM_Stop_DMA+0x146>
 800a508:	2300      	movs	r3, #0
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d017      	beq.n	800a53e <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	6a1a      	ldr	r2, [r3, #32]
 800a514:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a518:	4013      	ands	r3, r2
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d10f      	bne.n	800a53e <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	6a1a      	ldr	r2, [r3, #32]
 800a524:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a528:	4013      	ands	r3, r2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d107      	bne.n	800a53e <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a53c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	6a1a      	ldr	r2, [r3, #32]
 800a544:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a548:	4013      	ands	r3, r2
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10f      	bne.n	800a56e <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	6a1a      	ldr	r2, [r3, #32]
 800a554:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a558:	4013      	ands	r3, r2
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d107      	bne.n	800a56e <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f022 0201 	bic.w	r2, r2, #1
 800a56c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d104      	bne.n	800a57e <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a57c:	e023      	b.n	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	2b04      	cmp	r3, #4
 800a582:	d104      	bne.n	800a58e <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a58c:	e01b      	b.n	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b08      	cmp	r3, #8
 800a592:	d104      	bne.n	800a59e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a59c:	e013      	b.n	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	2b0c      	cmp	r3, #12
 800a5a2:	d104      	bne.n	800a5ae <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a5ac:	e00b      	b.n	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	2b10      	cmp	r3, #16
 800a5b2:	d104      	bne.n	800a5be <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5bc:	e003      	b.n	800a5c6 <HAL_TIM_PWM_Stop_DMA+0x202>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800a5c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3710      	adds	r7, #16
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	40012c00 	.word	0x40012c00
 800a5d4:	50012c00 	.word	0x50012c00
 800a5d8:	40013400 	.word	0x40013400
 800a5dc:	50013400 	.word	0x50013400
 800a5e0:	40014000 	.word	0x40014000
 800a5e4:	50014000 	.word	0x50014000
 800a5e8:	40014400 	.word	0x40014400
 800a5ec:	50014400 	.word	0x50014400
 800a5f0:	40014800 	.word	0x40014800
 800a5f4:	50014800 	.word	0x50014800

0800a5f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b086      	sub	sp, #24
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a604:	2300      	movs	r3, #0
 800a606:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d101      	bne.n	800a616 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a612:	2302      	movs	r3, #2
 800a614:	e0ff      	b.n	800a816 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2b14      	cmp	r3, #20
 800a622:	f200 80f0 	bhi.w	800a806 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a626:	a201      	add	r2, pc, #4	@ (adr r2, 800a62c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a62c:	0800a681 	.word	0x0800a681
 800a630:	0800a807 	.word	0x0800a807
 800a634:	0800a807 	.word	0x0800a807
 800a638:	0800a807 	.word	0x0800a807
 800a63c:	0800a6c1 	.word	0x0800a6c1
 800a640:	0800a807 	.word	0x0800a807
 800a644:	0800a807 	.word	0x0800a807
 800a648:	0800a807 	.word	0x0800a807
 800a64c:	0800a703 	.word	0x0800a703
 800a650:	0800a807 	.word	0x0800a807
 800a654:	0800a807 	.word	0x0800a807
 800a658:	0800a807 	.word	0x0800a807
 800a65c:	0800a743 	.word	0x0800a743
 800a660:	0800a807 	.word	0x0800a807
 800a664:	0800a807 	.word	0x0800a807
 800a668:	0800a807 	.word	0x0800a807
 800a66c:	0800a785 	.word	0x0800a785
 800a670:	0800a807 	.word	0x0800a807
 800a674:	0800a807 	.word	0x0800a807
 800a678:	0800a807 	.word	0x0800a807
 800a67c:	0800a7c5 	.word	0x0800a7c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	68b9      	ldr	r1, [r7, #8]
 800a686:	4618      	mov	r0, r3
 800a688:	f000 fbd2 	bl	800ae30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	699a      	ldr	r2, [r3, #24]
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f042 0208 	orr.w	r2, r2, #8
 800a69a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	699a      	ldr	r2, [r3, #24]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f022 0204 	bic.w	r2, r2, #4
 800a6aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	6999      	ldr	r1, [r3, #24]
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	691a      	ldr	r2, [r3, #16]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	430a      	orrs	r2, r1
 800a6bc:	619a      	str	r2, [r3, #24]
      break;
 800a6be:	e0a5      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68b9      	ldr	r1, [r7, #8]
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	f000 fc74 	bl	800afb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	699a      	ldr	r2, [r3, #24]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a6da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	699a      	ldr	r2, [r3, #24]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a6ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	6999      	ldr	r1, [r3, #24]
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	691b      	ldr	r3, [r3, #16]
 800a6f6:	021a      	lsls	r2, r3, #8
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	430a      	orrs	r2, r1
 800a6fe:	619a      	str	r2, [r3, #24]
      break;
 800a700:	e084      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68b9      	ldr	r1, [r7, #8]
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 fd03 	bl	800b114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	69da      	ldr	r2, [r3, #28]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f042 0208 	orr.w	r2, r2, #8
 800a71c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	69da      	ldr	r2, [r3, #28]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f022 0204 	bic.w	r2, r2, #4
 800a72c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	69d9      	ldr	r1, [r3, #28]
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	691a      	ldr	r2, [r3, #16]
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	430a      	orrs	r2, r1
 800a73e:	61da      	str	r2, [r3, #28]
      break;
 800a740:	e064      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	68b9      	ldr	r1, [r7, #8]
 800a748:	4618      	mov	r0, r3
 800a74a:	f000 fd91 	bl	800b270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	69da      	ldr	r2, [r3, #28]
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a75c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	69da      	ldr	r2, [r3, #28]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a76c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	69d9      	ldr	r1, [r3, #28]
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	691b      	ldr	r3, [r3, #16]
 800a778:	021a      	lsls	r2, r3, #8
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	430a      	orrs	r2, r1
 800a780:	61da      	str	r2, [r3, #28]
      break;
 800a782:	e043      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68b9      	ldr	r1, [r7, #8]
 800a78a:	4618      	mov	r0, r3
 800a78c:	f000 fe20 	bl	800b3d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f042 0208 	orr.w	r2, r2, #8
 800a79e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f022 0204 	bic.w	r2, r2, #4
 800a7ae:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	691a      	ldr	r2, [r3, #16]
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	430a      	orrs	r2, r1
 800a7c0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a7c2:	e023      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	68b9      	ldr	r1, [r7, #8]
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f000 fe82 	bl	800b4d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a7de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a7ee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	021a      	lsls	r2, r3, #8
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	430a      	orrs	r2, r1
 800a802:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a804:	e002      	b.n	800a80c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a806:	2301      	movs	r3, #1
 800a808:	75fb      	strb	r3, [r7, #23]
      break;
 800a80a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a814:	7dfb      	ldrb	r3, [r7, #23]
}
 800a816:	4618      	mov	r0, r3
 800a818:	3718      	adds	r7, #24
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop

0800a820 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a82a:	2300      	movs	r3, #0
 800a82c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a834:	2b01      	cmp	r3, #1
 800a836:	d101      	bne.n	800a83c <HAL_TIM_ConfigClockSource+0x1c>
 800a838:	2302      	movs	r3, #2
 800a83a:	e0e6      	b.n	800aa0a <HAL_TIM_ConfigClockSource+0x1ea>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2202      	movs	r2, #2
 800a848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a85a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a85e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a67      	ldr	r2, [pc, #412]	@ (800aa14 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a876:	4293      	cmp	r3, r2
 800a878:	f000 80b1 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a87c:	4a65      	ldr	r2, [pc, #404]	@ (800aa14 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	f200 80b6 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a884:	4a64      	ldr	r2, [pc, #400]	@ (800aa18 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a886:	4293      	cmp	r3, r2
 800a888:	f000 80a9 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a88c:	4a62      	ldr	r2, [pc, #392]	@ (800aa18 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	f200 80ae 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a894:	4a61      	ldr	r2, [pc, #388]	@ (800aa1c <HAL_TIM_ConfigClockSource+0x1fc>)
 800a896:	4293      	cmp	r3, r2
 800a898:	f000 80a1 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a89c:	4a5f      	ldr	r2, [pc, #380]	@ (800aa1c <HAL_TIM_ConfigClockSource+0x1fc>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	f200 80a6 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8a4:	4a5e      	ldr	r2, [pc, #376]	@ (800aa20 <HAL_TIM_ConfigClockSource+0x200>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	f000 8099 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a8ac:	4a5c      	ldr	r2, [pc, #368]	@ (800aa20 <HAL_TIM_ConfigClockSource+0x200>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	f200 809e 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a8b8:	f000 8091 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a8bc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a8c0:	f200 8096 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8c8:	f000 8089 	beq.w	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a8cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8d0:	f200 808e 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8d8:	d03e      	beq.n	800a958 <HAL_TIM_ConfigClockSource+0x138>
 800a8da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8de:	f200 8087 	bhi.w	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8e6:	f000 8086 	beq.w	800a9f6 <HAL_TIM_ConfigClockSource+0x1d6>
 800a8ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8ee:	d87f      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8f0:	2b70      	cmp	r3, #112	@ 0x70
 800a8f2:	d01a      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x10a>
 800a8f4:	2b70      	cmp	r3, #112	@ 0x70
 800a8f6:	d87b      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a8f8:	2b60      	cmp	r3, #96	@ 0x60
 800a8fa:	d050      	beq.n	800a99e <HAL_TIM_ConfigClockSource+0x17e>
 800a8fc:	2b60      	cmp	r3, #96	@ 0x60
 800a8fe:	d877      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a900:	2b50      	cmp	r3, #80	@ 0x50
 800a902:	d03c      	beq.n	800a97e <HAL_TIM_ConfigClockSource+0x15e>
 800a904:	2b50      	cmp	r3, #80	@ 0x50
 800a906:	d873      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a908:	2b40      	cmp	r3, #64	@ 0x40
 800a90a:	d058      	beq.n	800a9be <HAL_TIM_ConfigClockSource+0x19e>
 800a90c:	2b40      	cmp	r3, #64	@ 0x40
 800a90e:	d86f      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a910:	2b30      	cmp	r3, #48	@ 0x30
 800a912:	d064      	beq.n	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a914:	2b30      	cmp	r3, #48	@ 0x30
 800a916:	d86b      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a918:	2b20      	cmp	r3, #32
 800a91a:	d060      	beq.n	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a91c:	2b20      	cmp	r3, #32
 800a91e:	d867      	bhi.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
 800a920:	2b00      	cmp	r3, #0
 800a922:	d05c      	beq.n	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a924:	2b10      	cmp	r3, #16
 800a926:	d05a      	beq.n	800a9de <HAL_TIM_ConfigClockSource+0x1be>
 800a928:	e062      	b.n	800a9f0 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a93a:	f000 fecb 	bl	800b6d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a94c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	609a      	str	r2, [r3, #8]
      break;
 800a956:	e04f      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a968:	f000 feb4 	bl	800b6d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689a      	ldr	r2, [r3, #8]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a97a:	609a      	str	r2, [r3, #8]
      break;
 800a97c:	e03c      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a98a:	461a      	mov	r2, r3
 800a98c:	f000 fe26 	bl	800b5dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2150      	movs	r1, #80	@ 0x50
 800a996:	4618      	mov	r0, r3
 800a998:	f000 fe7f 	bl	800b69a <TIM_ITRx_SetConfig>
      break;
 800a99c:	e02c      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	f000 fe45 	bl	800b63a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2160      	movs	r1, #96	@ 0x60
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f000 fe6f 	bl	800b69a <TIM_ITRx_SetConfig>
      break;
 800a9bc:	e01c      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	f000 fe06 	bl	800b5dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	2140      	movs	r1, #64	@ 0x40
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f000 fe5f 	bl	800b69a <TIM_ITRx_SetConfig>
      break;
 800a9dc:	e00c      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	4610      	mov	r0, r2
 800a9ea:	f000 fe56 	bl	800b69a <TIM_ITRx_SetConfig>
      break;
 800a9ee:	e003      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f4:	e000      	b.n	800a9f8 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a9f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2200      	movs	r2, #0
 800aa04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aa08:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}
 800aa12:	bf00      	nop
 800aa14:	00100070 	.word	0x00100070
 800aa18:	00100040 	.word	0x00100040
 800aa1c:	00100030 	.word	0x00100030
 800aa20:	00100020 	.word	0x00100020

0800aa24 <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d020      	beq.n	800aa80 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d019      	beq.n	800aa7a <TIM_DMA_Start_IT+0x56>
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d014      	beq.n	800aa7a <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	683a      	ldr	r2, [r7, #0]
 800aa58:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68ba      	ldr	r2, [r7, #8]
 800aa62:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	f7fa fc80 	bl	8005374 <HAL_DMAEx_List_Start_IT>
 800aa74:	4603      	mov	r3, r0
 800aa76:	75fb      	strb	r3, [r7, #23]
 800aa78:	e00a      	b.n	800aa90 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	75fb      	strb	r3, [r7, #23]
 800aa7e:	e007      	b.n	800aa90 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	68b9      	ldr	r1, [r7, #8]
 800aa86:	68f8      	ldr	r0, [r7, #12]
 800aa88:	f7f9 ffa8 	bl	80049dc <HAL_DMA_Start_IT>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800aa90:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3718      	adds	r7, #24
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800aa9a:	b480      	push	{r7}
 800aa9c:	b083      	sub	sp, #12
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800aaa2:	bf00      	nop
 800aaa4:	370c      	adds	r7, #12
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr

0800aaae <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800aaae:	b480      	push	{r7}
 800aab0:	b083      	sub	sp, #12
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800aab6:	bf00      	nop
 800aab8:	370c      	adds	r7, #12
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr

0800aac2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800aac2:	b580      	push	{r7, lr}
 800aac4:	b084      	sub	sp, #16
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aace:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d107      	bne.n	800aaea <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2201      	movs	r2, #1
 800aade:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2201      	movs	r2, #1
 800aae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aae8:	e02a      	b.n	800ab40 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d107      	bne.n	800ab04 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2202      	movs	r2, #2
 800aaf8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab02:	e01d      	b.n	800ab40 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d107      	bne.n	800ab1e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2204      	movs	r2, #4
 800ab12:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab1c:	e010      	b.n	800ab40 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d107      	bne.n	800ab38 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2208      	movs	r2, #8
 800ab2c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2201      	movs	r2, #1
 800ab32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab36:	e003      	b.n	800ab40 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ab40:	68f8      	ldr	r0, [r7, #12]
 800ab42:	f7ff ffb4 	bl	800aaae <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	771a      	strb	r2, [r3, #28]
}
 800ab4c:	bf00      	nop
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab60:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d103      	bne.n	800ab74 <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	771a      	strb	r2, [r3, #28]
 800ab72:	e019      	b.n	800aba8 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d103      	bne.n	800ab86 <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2202      	movs	r2, #2
 800ab82:	771a      	strb	r2, [r3, #28]
 800ab84:	e010      	b.n	800aba8 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d103      	bne.n	800ab98 <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2204      	movs	r2, #4
 800ab94:	771a      	strb	r2, [r3, #28]
 800ab96:	e007      	b.n	800aba8 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d102      	bne.n	800aba8 <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2208      	movs	r2, #8
 800aba6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aba8:	68f8      	ldr	r0, [r7, #12]
 800abaa:	f7f7 f86b 	bl	8001c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	771a      	strb	r2, [r3, #28]
}
 800abb4:	bf00      	nop
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b084      	sub	sp, #16
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abc8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d103      	bne.n	800abdc <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2201      	movs	r2, #1
 800abd8:	771a      	strb	r2, [r3, #28]
 800abda:	e019      	b.n	800ac10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d103      	bne.n	800abee <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2202      	movs	r2, #2
 800abea:	771a      	strb	r2, [r3, #28]
 800abec:	e010      	b.n	800ac10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d103      	bne.n	800ac00 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2204      	movs	r2, #4
 800abfc:	771a      	strb	r2, [r3, #28]
 800abfe:	e007      	b.n	800ac10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac04:	687a      	ldr	r2, [r7, #4]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d102      	bne.n	800ac10 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2208      	movs	r2, #8
 800ac0e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ac10:	68f8      	ldr	r0, [r7, #12]
 800ac12:	f7ff ff42 	bl	800aa9a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	771a      	strb	r2, [r3, #28]
}
 800ac1c:	bf00      	nop
 800ac1e:	3710      	adds	r7, #16
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b085      	sub	sp, #20
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
 800ac2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4a6e      	ldr	r2, [pc, #440]	@ (800adf0 <TIM_Base_SetConfig+0x1cc>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d02b      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a6d      	ldr	r2, [pc, #436]	@ (800adf4 <TIM_Base_SetConfig+0x1d0>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d027      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac4a:	d023      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac52:	d01f      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4a68      	ldr	r2, [pc, #416]	@ (800adf8 <TIM_Base_SetConfig+0x1d4>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d01b      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	4a67      	ldr	r2, [pc, #412]	@ (800adfc <TIM_Base_SetConfig+0x1d8>)
 800ac60:	4293      	cmp	r3, r2
 800ac62:	d017      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a66      	ldr	r2, [pc, #408]	@ (800ae00 <TIM_Base_SetConfig+0x1dc>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d013      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a65      	ldr	r2, [pc, #404]	@ (800ae04 <TIM_Base_SetConfig+0x1e0>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d00f      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	4a64      	ldr	r2, [pc, #400]	@ (800ae08 <TIM_Base_SetConfig+0x1e4>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d00b      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	4a63      	ldr	r2, [pc, #396]	@ (800ae0c <TIM_Base_SetConfig+0x1e8>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d007      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	4a62      	ldr	r2, [pc, #392]	@ (800ae10 <TIM_Base_SetConfig+0x1ec>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d003      	beq.n	800ac94 <TIM_Base_SetConfig+0x70>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a61      	ldr	r2, [pc, #388]	@ (800ae14 <TIM_Base_SetConfig+0x1f0>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d108      	bne.n	800aca6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	68fa      	ldr	r2, [r7, #12]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	4a51      	ldr	r2, [pc, #324]	@ (800adf0 <TIM_Base_SetConfig+0x1cc>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d043      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a50      	ldr	r2, [pc, #320]	@ (800adf4 <TIM_Base_SetConfig+0x1d0>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d03f      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acbc:	d03b      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acc4:	d037      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4a4b      	ldr	r2, [pc, #300]	@ (800adf8 <TIM_Base_SetConfig+0x1d4>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d033      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4a4a      	ldr	r2, [pc, #296]	@ (800adfc <TIM_Base_SetConfig+0x1d8>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d02f      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a49      	ldr	r2, [pc, #292]	@ (800ae00 <TIM_Base_SetConfig+0x1dc>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d02b      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a48      	ldr	r2, [pc, #288]	@ (800ae04 <TIM_Base_SetConfig+0x1e0>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d027      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a47      	ldr	r2, [pc, #284]	@ (800ae08 <TIM_Base_SetConfig+0x1e4>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d023      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a46      	ldr	r2, [pc, #280]	@ (800ae0c <TIM_Base_SetConfig+0x1e8>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d01f      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a45      	ldr	r2, [pc, #276]	@ (800ae10 <TIM_Base_SetConfig+0x1ec>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d01b      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a44      	ldr	r2, [pc, #272]	@ (800ae14 <TIM_Base_SetConfig+0x1f0>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d017      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a43      	ldr	r2, [pc, #268]	@ (800ae18 <TIM_Base_SetConfig+0x1f4>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d013      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a42      	ldr	r2, [pc, #264]	@ (800ae1c <TIM_Base_SetConfig+0x1f8>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d00f      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	4a41      	ldr	r2, [pc, #260]	@ (800ae20 <TIM_Base_SetConfig+0x1fc>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d00b      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a40      	ldr	r2, [pc, #256]	@ (800ae24 <TIM_Base_SetConfig+0x200>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d007      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	4a3f      	ldr	r2, [pc, #252]	@ (800ae28 <TIM_Base_SetConfig+0x204>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d003      	beq.n	800ad36 <TIM_Base_SetConfig+0x112>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a3e      	ldr	r2, [pc, #248]	@ (800ae2c <TIM_Base_SetConfig+0x208>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d108      	bne.n	800ad48 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	68fa      	ldr	r2, [r7, #12]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	695b      	ldr	r3, [r3, #20]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	689a      	ldr	r2, [r3, #8]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a20      	ldr	r2, [pc, #128]	@ (800adf0 <TIM_Base_SetConfig+0x1cc>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d023      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a1f      	ldr	r2, [pc, #124]	@ (800adf4 <TIM_Base_SetConfig+0x1d0>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d01f      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a24      	ldr	r2, [pc, #144]	@ (800ae10 <TIM_Base_SetConfig+0x1ec>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d01b      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a23      	ldr	r2, [pc, #140]	@ (800ae14 <TIM_Base_SetConfig+0x1f0>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d017      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a22      	ldr	r2, [pc, #136]	@ (800ae18 <TIM_Base_SetConfig+0x1f4>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d013      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a21      	ldr	r2, [pc, #132]	@ (800ae1c <TIM_Base_SetConfig+0x1f8>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d00f      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4a20      	ldr	r2, [pc, #128]	@ (800ae20 <TIM_Base_SetConfig+0x1fc>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d00b      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4a1f      	ldr	r2, [pc, #124]	@ (800ae24 <TIM_Base_SetConfig+0x200>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d007      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	4a1e      	ldr	r2, [pc, #120]	@ (800ae28 <TIM_Base_SetConfig+0x204>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d003      	beq.n	800adbc <TIM_Base_SetConfig+0x198>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	4a1d      	ldr	r2, [pc, #116]	@ (800ae2c <TIM_Base_SetConfig+0x208>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d103      	bne.n	800adc4 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	691a      	ldr	r2, [r3, #16]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2201      	movs	r2, #1
 800adc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	f003 0301 	and.w	r3, r3, #1
 800add2:	2b01      	cmp	r3, #1
 800add4:	d105      	bne.n	800ade2 <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	691b      	ldr	r3, [r3, #16]
 800adda:	f023 0201 	bic.w	r2, r3, #1
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	611a      	str	r2, [r3, #16]
  }
}
 800ade2:	bf00      	nop
 800ade4:	3714      	adds	r7, #20
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	40012c00 	.word	0x40012c00
 800adf4:	50012c00 	.word	0x50012c00
 800adf8:	40000400 	.word	0x40000400
 800adfc:	50000400 	.word	0x50000400
 800ae00:	40000800 	.word	0x40000800
 800ae04:	50000800 	.word	0x50000800
 800ae08:	40000c00 	.word	0x40000c00
 800ae0c:	50000c00 	.word	0x50000c00
 800ae10:	40013400 	.word	0x40013400
 800ae14:	50013400 	.word	0x50013400
 800ae18:	40014000 	.word	0x40014000
 800ae1c:	50014000 	.word	0x50014000
 800ae20:	40014400 	.word	0x40014400
 800ae24:	50014400 	.word	0x50014400
 800ae28:	40014800 	.word	0x40014800
 800ae2c:	50014800 	.word	0x50014800

0800ae30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b087      	sub	sp, #28
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
 800ae38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6a1b      	ldr	r3, [r3, #32]
 800ae3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6a1b      	ldr	r3, [r3, #32]
 800ae44:	f023 0201 	bic.w	r2, r3, #1
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	699b      	ldr	r3, [r3, #24]
 800ae56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f023 0303 	bic.w	r3, r3, #3
 800ae6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	68fa      	ldr	r2, [r7, #12]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	f023 0302 	bic.w	r3, r3, #2
 800ae7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	697a      	ldr	r2, [r7, #20]
 800ae84:	4313      	orrs	r3, r2
 800ae86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	4a40      	ldr	r2, [pc, #256]	@ (800af8c <TIM_OC1_SetConfig+0x15c>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d023      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	4a3f      	ldr	r2, [pc, #252]	@ (800af90 <TIM_OC1_SetConfig+0x160>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d01f      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4a3e      	ldr	r2, [pc, #248]	@ (800af94 <TIM_OC1_SetConfig+0x164>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d01b      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	4a3d      	ldr	r2, [pc, #244]	@ (800af98 <TIM_OC1_SetConfig+0x168>)
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d017      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	4a3c      	ldr	r2, [pc, #240]	@ (800af9c <TIM_OC1_SetConfig+0x16c>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d013      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a3b      	ldr	r2, [pc, #236]	@ (800afa0 <TIM_OC1_SetConfig+0x170>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d00f      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	4a3a      	ldr	r2, [pc, #232]	@ (800afa4 <TIM_OC1_SetConfig+0x174>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d00b      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a39      	ldr	r2, [pc, #228]	@ (800afa8 <TIM_OC1_SetConfig+0x178>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d007      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a38      	ldr	r2, [pc, #224]	@ (800afac <TIM_OC1_SetConfig+0x17c>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d003      	beq.n	800aed8 <TIM_OC1_SetConfig+0xa8>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a37      	ldr	r2, [pc, #220]	@ (800afb0 <TIM_OC1_SetConfig+0x180>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d10c      	bne.n	800aef2 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f023 0308 	bic.w	r3, r3, #8
 800aede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	697a      	ldr	r2, [r7, #20]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	f023 0304 	bic.w	r3, r3, #4
 800aef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4a25      	ldr	r2, [pc, #148]	@ (800af8c <TIM_OC1_SetConfig+0x15c>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d023      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	4a24      	ldr	r2, [pc, #144]	@ (800af90 <TIM_OC1_SetConfig+0x160>)
 800aefe:	4293      	cmp	r3, r2
 800af00:	d01f      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	4a23      	ldr	r2, [pc, #140]	@ (800af94 <TIM_OC1_SetConfig+0x164>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d01b      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	4a22      	ldr	r2, [pc, #136]	@ (800af98 <TIM_OC1_SetConfig+0x168>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d017      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4a21      	ldr	r2, [pc, #132]	@ (800af9c <TIM_OC1_SetConfig+0x16c>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d013      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	4a20      	ldr	r2, [pc, #128]	@ (800afa0 <TIM_OC1_SetConfig+0x170>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d00f      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4a1f      	ldr	r2, [pc, #124]	@ (800afa4 <TIM_OC1_SetConfig+0x174>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d00b      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	4a1e      	ldr	r2, [pc, #120]	@ (800afa8 <TIM_OC1_SetConfig+0x178>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d007      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4a1d      	ldr	r2, [pc, #116]	@ (800afac <TIM_OC1_SetConfig+0x17c>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d003      	beq.n	800af42 <TIM_OC1_SetConfig+0x112>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4a1c      	ldr	r2, [pc, #112]	@ (800afb0 <TIM_OC1_SetConfig+0x180>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d111      	bne.n	800af66 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	695b      	ldr	r3, [r3, #20]
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	4313      	orrs	r3, r2
 800af5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	699b      	ldr	r3, [r3, #24]
 800af60:	693a      	ldr	r2, [r7, #16]
 800af62:	4313      	orrs	r3, r2
 800af64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	68fa      	ldr	r2, [r7, #12]
 800af70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	697a      	ldr	r2, [r7, #20]
 800af7e:	621a      	str	r2, [r3, #32]
}
 800af80:	bf00      	nop
 800af82:	371c      	adds	r7, #28
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr
 800af8c:	40012c00 	.word	0x40012c00
 800af90:	50012c00 	.word	0x50012c00
 800af94:	40013400 	.word	0x40013400
 800af98:	50013400 	.word	0x50013400
 800af9c:	40014000 	.word	0x40014000
 800afa0:	50014000 	.word	0x50014000
 800afa4:	40014400 	.word	0x40014400
 800afa8:	50014400 	.word	0x50014400
 800afac:	40014800 	.word	0x40014800
 800afb0:	50014800 	.word	0x50014800

0800afb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b087      	sub	sp, #28
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6a1b      	ldr	r3, [r3, #32]
 800afc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6a1b      	ldr	r3, [r3, #32]
 800afc8:	f023 0210 	bic.w	r2, r3, #16
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	685b      	ldr	r3, [r3, #4]
 800afd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	699b      	ldr	r3, [r3, #24]
 800afda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800afe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	021b      	lsls	r3, r3, #8
 800aff6:	68fa      	ldr	r2, [r7, #12]
 800aff8:	4313      	orrs	r3, r2
 800affa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f023 0320 	bic.w	r3, r3, #32
 800b002:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	011b      	lsls	r3, r3, #4
 800b00a:	697a      	ldr	r2, [r7, #20]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a36      	ldr	r2, [pc, #216]	@ (800b0ec <TIM_OC2_SetConfig+0x138>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d00b      	beq.n	800b030 <TIM_OC2_SetConfig+0x7c>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a35      	ldr	r2, [pc, #212]	@ (800b0f0 <TIM_OC2_SetConfig+0x13c>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d007      	beq.n	800b030 <TIM_OC2_SetConfig+0x7c>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a34      	ldr	r2, [pc, #208]	@ (800b0f4 <TIM_OC2_SetConfig+0x140>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d003      	beq.n	800b030 <TIM_OC2_SetConfig+0x7c>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a33      	ldr	r2, [pc, #204]	@ (800b0f8 <TIM_OC2_SetConfig+0x144>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d10d      	bne.n	800b04c <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	011b      	lsls	r3, r3, #4
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	4313      	orrs	r3, r2
 800b042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b04a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a27      	ldr	r2, [pc, #156]	@ (800b0ec <TIM_OC2_SetConfig+0x138>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d023      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a26      	ldr	r2, [pc, #152]	@ (800b0f0 <TIM_OC2_SetConfig+0x13c>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d01f      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	4a25      	ldr	r2, [pc, #148]	@ (800b0f4 <TIM_OC2_SetConfig+0x140>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d01b      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4a24      	ldr	r2, [pc, #144]	@ (800b0f8 <TIM_OC2_SetConfig+0x144>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d017      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4a23      	ldr	r2, [pc, #140]	@ (800b0fc <TIM_OC2_SetConfig+0x148>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d013      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	4a22      	ldr	r2, [pc, #136]	@ (800b100 <TIM_OC2_SetConfig+0x14c>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d00f      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a21      	ldr	r2, [pc, #132]	@ (800b104 <TIM_OC2_SetConfig+0x150>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d00b      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a20      	ldr	r2, [pc, #128]	@ (800b108 <TIM_OC2_SetConfig+0x154>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d007      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	4a1f      	ldr	r2, [pc, #124]	@ (800b10c <TIM_OC2_SetConfig+0x158>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d003      	beq.n	800b09c <TIM_OC2_SetConfig+0xe8>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a1e      	ldr	r2, [pc, #120]	@ (800b110 <TIM_OC2_SetConfig+0x15c>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d113      	bne.n	800b0c4 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b0a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	695b      	ldr	r3, [r3, #20]
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	693a      	ldr	r2, [r7, #16]
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	699b      	ldr	r3, [r3, #24]
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	693a      	ldr	r2, [r7, #16]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	693a      	ldr	r2, [r7, #16]
 800b0c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	697a      	ldr	r2, [r7, #20]
 800b0dc:	621a      	str	r2, [r3, #32]
}
 800b0de:	bf00      	nop
 800b0e0:	371c      	adds	r7, #28
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	40012c00 	.word	0x40012c00
 800b0f0:	50012c00 	.word	0x50012c00
 800b0f4:	40013400 	.word	0x40013400
 800b0f8:	50013400 	.word	0x50013400
 800b0fc:	40014000 	.word	0x40014000
 800b100:	50014000 	.word	0x50014000
 800b104:	40014400 	.word	0x40014400
 800b108:	50014400 	.word	0x50014400
 800b10c:	40014800 	.word	0x40014800
 800b110:	50014800 	.word	0x50014800

0800b114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b114:	b480      	push	{r7}
 800b116:	b087      	sub	sp, #28
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6a1b      	ldr	r3, [r3, #32]
 800b122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6a1b      	ldr	r3, [r3, #32]
 800b128:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	69db      	ldr	r3, [r3, #28]
 800b13a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	68fa      	ldr	r2, [r7, #12]
 800b156:	4313      	orrs	r3, r2
 800b158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	021b      	lsls	r3, r3, #8
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a35      	ldr	r2, [pc, #212]	@ (800b248 <TIM_OC3_SetConfig+0x134>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d00b      	beq.n	800b18e <TIM_OC3_SetConfig+0x7a>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a34      	ldr	r2, [pc, #208]	@ (800b24c <TIM_OC3_SetConfig+0x138>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d007      	beq.n	800b18e <TIM_OC3_SetConfig+0x7a>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a33      	ldr	r2, [pc, #204]	@ (800b250 <TIM_OC3_SetConfig+0x13c>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d003      	beq.n	800b18e <TIM_OC3_SetConfig+0x7a>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	4a32      	ldr	r2, [pc, #200]	@ (800b254 <TIM_OC3_SetConfig+0x140>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d10d      	bne.n	800b1aa <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	021b      	lsls	r3, r3, #8
 800b19c:	697a      	ldr	r2, [r7, #20]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a26      	ldr	r2, [pc, #152]	@ (800b248 <TIM_OC3_SetConfig+0x134>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d023      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a25      	ldr	r2, [pc, #148]	@ (800b24c <TIM_OC3_SetConfig+0x138>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d01f      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a24      	ldr	r2, [pc, #144]	@ (800b250 <TIM_OC3_SetConfig+0x13c>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d01b      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a23      	ldr	r2, [pc, #140]	@ (800b254 <TIM_OC3_SetConfig+0x140>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d017      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a22      	ldr	r2, [pc, #136]	@ (800b258 <TIM_OC3_SetConfig+0x144>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d013      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a21      	ldr	r2, [pc, #132]	@ (800b25c <TIM_OC3_SetConfig+0x148>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d00f      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a20      	ldr	r2, [pc, #128]	@ (800b260 <TIM_OC3_SetConfig+0x14c>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d00b      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a1f      	ldr	r2, [pc, #124]	@ (800b264 <TIM_OC3_SetConfig+0x150>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d007      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a1e      	ldr	r2, [pc, #120]	@ (800b268 <TIM_OC3_SetConfig+0x154>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d003      	beq.n	800b1fa <TIM_OC3_SetConfig+0xe6>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b26c <TIM_OC3_SetConfig+0x158>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d113      	bne.n	800b222 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	695b      	ldr	r3, [r3, #20]
 800b20e:	011b      	lsls	r3, r3, #4
 800b210:	693a      	ldr	r2, [r7, #16]
 800b212:	4313      	orrs	r3, r2
 800b214:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	699b      	ldr	r3, [r3, #24]
 800b21a:	011b      	lsls	r3, r3, #4
 800b21c:	693a      	ldr	r2, [r7, #16]
 800b21e:	4313      	orrs	r3, r2
 800b220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	68fa      	ldr	r2, [r7, #12]
 800b22c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	685a      	ldr	r2, [r3, #4]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	697a      	ldr	r2, [r7, #20]
 800b23a:	621a      	str	r2, [r3, #32]
}
 800b23c:	bf00      	nop
 800b23e:	371c      	adds	r7, #28
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr
 800b248:	40012c00 	.word	0x40012c00
 800b24c:	50012c00 	.word	0x50012c00
 800b250:	40013400 	.word	0x40013400
 800b254:	50013400 	.word	0x50013400
 800b258:	40014000 	.word	0x40014000
 800b25c:	50014000 	.word	0x50014000
 800b260:	40014400 	.word	0x40014400
 800b264:	50014400 	.word	0x50014400
 800b268:	40014800 	.word	0x40014800
 800b26c:	50014800 	.word	0x50014800

0800b270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b270:	b480      	push	{r7}
 800b272:	b087      	sub	sp, #28
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6a1b      	ldr	r3, [r3, #32]
 800b27e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6a1b      	ldr	r3, [r3, #32]
 800b284:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	69db      	ldr	r3, [r3, #28]
 800b296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b29e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	021b      	lsls	r3, r3, #8
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b2be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	031b      	lsls	r3, r3, #12
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a36      	ldr	r2, [pc, #216]	@ (800b3a8 <TIM_OC4_SetConfig+0x138>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d00b      	beq.n	800b2ec <TIM_OC4_SetConfig+0x7c>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	4a35      	ldr	r2, [pc, #212]	@ (800b3ac <TIM_OC4_SetConfig+0x13c>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d007      	beq.n	800b2ec <TIM_OC4_SetConfig+0x7c>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	4a34      	ldr	r2, [pc, #208]	@ (800b3b0 <TIM_OC4_SetConfig+0x140>)
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	d003      	beq.n	800b2ec <TIM_OC4_SetConfig+0x7c>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	4a33      	ldr	r2, [pc, #204]	@ (800b3b4 <TIM_OC4_SetConfig+0x144>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d10d      	bne.n	800b308 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b2f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	031b      	lsls	r3, r3, #12
 800b2fa:	697a      	ldr	r2, [r7, #20]
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b306:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a27      	ldr	r2, [pc, #156]	@ (800b3a8 <TIM_OC4_SetConfig+0x138>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d023      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	4a26      	ldr	r2, [pc, #152]	@ (800b3ac <TIM_OC4_SetConfig+0x13c>)
 800b314:	4293      	cmp	r3, r2
 800b316:	d01f      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	4a25      	ldr	r2, [pc, #148]	@ (800b3b0 <TIM_OC4_SetConfig+0x140>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d01b      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a24      	ldr	r2, [pc, #144]	@ (800b3b4 <TIM_OC4_SetConfig+0x144>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d017      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a23      	ldr	r2, [pc, #140]	@ (800b3b8 <TIM_OC4_SetConfig+0x148>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d013      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a22      	ldr	r2, [pc, #136]	@ (800b3bc <TIM_OC4_SetConfig+0x14c>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d00f      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a21      	ldr	r2, [pc, #132]	@ (800b3c0 <TIM_OC4_SetConfig+0x150>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d00b      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a20      	ldr	r2, [pc, #128]	@ (800b3c4 <TIM_OC4_SetConfig+0x154>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d007      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c8 <TIM_OC4_SetConfig+0x158>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d003      	beq.n	800b358 <TIM_OC4_SetConfig+0xe8>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a1e      	ldr	r2, [pc, #120]	@ (800b3cc <TIM_OC4_SetConfig+0x15c>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d113      	bne.n	800b380 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b35e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b366:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	019b      	lsls	r3, r3, #6
 800b36e:	693a      	ldr	r2, [r7, #16]
 800b370:	4313      	orrs	r3, r2
 800b372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	699b      	ldr	r3, [r3, #24]
 800b378:	019b      	lsls	r3, r3, #6
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	68fa      	ldr	r2, [r7, #12]
 800b38a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	685a      	ldr	r2, [r3, #4]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	697a      	ldr	r2, [r7, #20]
 800b398:	621a      	str	r2, [r3, #32]
}
 800b39a:	bf00      	nop
 800b39c:	371c      	adds	r7, #28
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	40012c00 	.word	0x40012c00
 800b3ac:	50012c00 	.word	0x50012c00
 800b3b0:	40013400 	.word	0x40013400
 800b3b4:	50013400 	.word	0x50013400
 800b3b8:	40014000 	.word	0x40014000
 800b3bc:	50014000 	.word	0x50014000
 800b3c0:	40014400 	.word	0x40014400
 800b3c4:	50014400 	.word	0x50014400
 800b3c8:	40014800 	.word	0x40014800
 800b3cc:	50014800 	.word	0x50014800

0800b3d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b087      	sub	sp, #28
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6a1b      	ldr	r3, [r3, #32]
 800b3de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a1b      	ldr	r3, [r3, #32]
 800b3e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	4313      	orrs	r3, r2
 800b40c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b414:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	041b      	lsls	r3, r3, #16
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	4313      	orrs	r3, r2
 800b420:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a21      	ldr	r2, [pc, #132]	@ (800b4ac <TIM_OC5_SetConfig+0xdc>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d023      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a20      	ldr	r2, [pc, #128]	@ (800b4b0 <TIM_OC5_SetConfig+0xe0>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d01f      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4a1f      	ldr	r2, [pc, #124]	@ (800b4b4 <TIM_OC5_SetConfig+0xe4>)
 800b436:	4293      	cmp	r3, r2
 800b438:	d01b      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	4a1e      	ldr	r2, [pc, #120]	@ (800b4b8 <TIM_OC5_SetConfig+0xe8>)
 800b43e:	4293      	cmp	r3, r2
 800b440:	d017      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	4a1d      	ldr	r2, [pc, #116]	@ (800b4bc <TIM_OC5_SetConfig+0xec>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d013      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	4a1c      	ldr	r2, [pc, #112]	@ (800b4c0 <TIM_OC5_SetConfig+0xf0>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d00f      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	4a1b      	ldr	r2, [pc, #108]	@ (800b4c4 <TIM_OC5_SetConfig+0xf4>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d00b      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	4a1a      	ldr	r2, [pc, #104]	@ (800b4c8 <TIM_OC5_SetConfig+0xf8>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d007      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4a19      	ldr	r2, [pc, #100]	@ (800b4cc <TIM_OC5_SetConfig+0xfc>)
 800b466:	4293      	cmp	r3, r2
 800b468:	d003      	beq.n	800b472 <TIM_OC5_SetConfig+0xa2>
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4a18      	ldr	r2, [pc, #96]	@ (800b4d0 <TIM_OC5_SetConfig+0x100>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d109      	bne.n	800b486 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b478:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	695b      	ldr	r3, [r3, #20]
 800b47e:	021b      	lsls	r3, r3, #8
 800b480:	697a      	ldr	r2, [r7, #20]
 800b482:	4313      	orrs	r3, r2
 800b484:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	697a      	ldr	r2, [r7, #20]
 800b48a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	68fa      	ldr	r2, [r7, #12]
 800b490:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	685a      	ldr	r2, [r3, #4]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	693a      	ldr	r2, [r7, #16]
 800b49e:	621a      	str	r2, [r3, #32]
}
 800b4a0:	bf00      	nop
 800b4a2:	371c      	adds	r7, #28
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr
 800b4ac:	40012c00 	.word	0x40012c00
 800b4b0:	50012c00 	.word	0x50012c00
 800b4b4:	40013400 	.word	0x40013400
 800b4b8:	50013400 	.word	0x50013400
 800b4bc:	40014000 	.word	0x40014000
 800b4c0:	50014000 	.word	0x50014000
 800b4c4:	40014400 	.word	0x40014400
 800b4c8:	50014400 	.word	0x50014400
 800b4cc:	40014800 	.word	0x40014800
 800b4d0:	50014800 	.word	0x50014800

0800b4d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6a1b      	ldr	r3, [r3, #32]
 800b4e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a1b      	ldr	r3, [r3, #32]
 800b4e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b506:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	021b      	lsls	r3, r3, #8
 800b50e:	68fa      	ldr	r2, [r7, #12]
 800b510:	4313      	orrs	r3, r2
 800b512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b51a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	051b      	lsls	r3, r3, #20
 800b522:	693a      	ldr	r2, [r7, #16]
 800b524:	4313      	orrs	r3, r2
 800b526:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	4a22      	ldr	r2, [pc, #136]	@ (800b5b4 <TIM_OC6_SetConfig+0xe0>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d023      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	4a21      	ldr	r2, [pc, #132]	@ (800b5b8 <TIM_OC6_SetConfig+0xe4>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d01f      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4a20      	ldr	r2, [pc, #128]	@ (800b5bc <TIM_OC6_SetConfig+0xe8>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d01b      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	4a1f      	ldr	r2, [pc, #124]	@ (800b5c0 <TIM_OC6_SetConfig+0xec>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d017      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4a1e      	ldr	r2, [pc, #120]	@ (800b5c4 <TIM_OC6_SetConfig+0xf0>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d013      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	4a1d      	ldr	r2, [pc, #116]	@ (800b5c8 <TIM_OC6_SetConfig+0xf4>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d00f      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	4a1c      	ldr	r2, [pc, #112]	@ (800b5cc <TIM_OC6_SetConfig+0xf8>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d00b      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	4a1b      	ldr	r2, [pc, #108]	@ (800b5d0 <TIM_OC6_SetConfig+0xfc>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d007      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	4a1a      	ldr	r2, [pc, #104]	@ (800b5d4 <TIM_OC6_SetConfig+0x100>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d003      	beq.n	800b578 <TIM_OC6_SetConfig+0xa4>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a19      	ldr	r2, [pc, #100]	@ (800b5d8 <TIM_OC6_SetConfig+0x104>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d109      	bne.n	800b58c <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b57e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	695b      	ldr	r3, [r3, #20]
 800b584:	029b      	lsls	r3, r3, #10
 800b586:	697a      	ldr	r2, [r7, #20]
 800b588:	4313      	orrs	r3, r2
 800b58a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	697a      	ldr	r2, [r7, #20]
 800b590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	68fa      	ldr	r2, [r7, #12]
 800b596:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	685a      	ldr	r2, [r3, #4]
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	693a      	ldr	r2, [r7, #16]
 800b5a4:	621a      	str	r2, [r3, #32]
}
 800b5a6:	bf00      	nop
 800b5a8:	371c      	adds	r7, #28
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	40012c00 	.word	0x40012c00
 800b5b8:	50012c00 	.word	0x50012c00
 800b5bc:	40013400 	.word	0x40013400
 800b5c0:	50013400 	.word	0x50013400
 800b5c4:	40014000 	.word	0x40014000
 800b5c8:	50014000 	.word	0x50014000
 800b5cc:	40014400 	.word	0x40014400
 800b5d0:	50014400 	.word	0x50014400
 800b5d4:	40014800 	.word	0x40014800
 800b5d8:	50014800 	.word	0x50014800

0800b5dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b087      	sub	sp, #28
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	6a1b      	ldr	r3, [r3, #32]
 800b5ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	6a1b      	ldr	r3, [r3, #32]
 800b5f2:	f023 0201 	bic.w	r2, r3, #1
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	699b      	ldr	r3, [r3, #24]
 800b5fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	011b      	lsls	r3, r3, #4
 800b60c:	693a      	ldr	r2, [r7, #16]
 800b60e:	4313      	orrs	r3, r2
 800b610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f023 030a 	bic.w	r3, r3, #10
 800b618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b61a:	697a      	ldr	r2, [r7, #20]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	4313      	orrs	r3, r2
 800b620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	693a      	ldr	r2, [r7, #16]
 800b626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	697a      	ldr	r2, [r7, #20]
 800b62c:	621a      	str	r2, [r3, #32]
}
 800b62e:	bf00      	nop
 800b630:	371c      	adds	r7, #28
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr

0800b63a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b63a:	b480      	push	{r7}
 800b63c:	b087      	sub	sp, #28
 800b63e:	af00      	add	r7, sp, #0
 800b640:	60f8      	str	r0, [r7, #12]
 800b642:	60b9      	str	r1, [r7, #8]
 800b644:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	6a1b      	ldr	r3, [r3, #32]
 800b64a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	6a1b      	ldr	r3, [r3, #32]
 800b650:	f023 0210 	bic.w	r2, r3, #16
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	699b      	ldr	r3, [r3, #24]
 800b65c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b664:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	031b      	lsls	r3, r3, #12
 800b66a:	693a      	ldr	r2, [r7, #16]
 800b66c:	4313      	orrs	r3, r2
 800b66e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b676:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	011b      	lsls	r3, r3, #4
 800b67c:	697a      	ldr	r2, [r7, #20]
 800b67e:	4313      	orrs	r3, r2
 800b680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	693a      	ldr	r2, [r7, #16]
 800b686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	697a      	ldr	r2, [r7, #20]
 800b68c:	621a      	str	r2, [r3, #32]
}
 800b68e:	bf00      	nop
 800b690:	371c      	adds	r7, #28
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr

0800b69a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b69a:	b480      	push	{r7}
 800b69c:	b085      	sub	sp, #20
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
 800b6a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	689b      	ldr	r3, [r3, #8]
 800b6a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b6b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6b6:	683a      	ldr	r2, [r7, #0]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	f043 0307 	orr.w	r3, r3, #7
 800b6c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	68fa      	ldr	r2, [r7, #12]
 800b6c6:	609a      	str	r2, [r3, #8]
}
 800b6c8:	bf00      	nop
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	60f8      	str	r0, [r7, #12]
 800b6dc:	60b9      	str	r1, [r7, #8]
 800b6de:	607a      	str	r2, [r7, #4]
 800b6e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	689b      	ldr	r3, [r3, #8]
 800b6e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b6ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	021a      	lsls	r2, r3, #8
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	431a      	orrs	r2, r3
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	4313      	orrs	r3, r2
 800b700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	697a      	ldr	r2, [r7, #20]
 800b706:	609a      	str	r2, [r3, #8]
}
 800b708:	bf00      	nop
 800b70a:	371c      	adds	r7, #28
 800b70c:	46bd      	mov	sp, r7
 800b70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b712:	4770      	bx	lr

0800b714 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b714:	b480      	push	{r7}
 800b716:	b087      	sub	sp, #28
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	f003 031f 	and.w	r3, r3, #31
 800b726:	2201      	movs	r2, #1
 800b728:	fa02 f303 	lsl.w	r3, r2, r3
 800b72c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	6a1a      	ldr	r2, [r3, #32]
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	43db      	mvns	r3, r3
 800b736:	401a      	ands	r2, r3
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	6a1a      	ldr	r2, [r3, #32]
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	f003 031f 	and.w	r3, r3, #31
 800b746:	6879      	ldr	r1, [r7, #4]
 800b748:	fa01 f303 	lsl.w	r3, r1, r3
 800b74c:	431a      	orrs	r2, r3
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	621a      	str	r2, [r3, #32]
}
 800b752:	bf00      	nop
 800b754:	371c      	adds	r7, #28
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr
	...

0800b760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b770:	2b01      	cmp	r3, #1
 800b772:	d101      	bne.n	800b778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b774:	2302      	movs	r3, #2
 800b776:	e097      	b.n	800b8a8 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2202      	movs	r2, #2
 800b784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	685b      	ldr	r3, [r3, #4]
 800b78e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	4a45      	ldr	r2, [pc, #276]	@ (800b8b4 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d00e      	beq.n	800b7c0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	4a44      	ldr	r2, [pc, #272]	@ (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d009      	beq.n	800b7c0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a42      	ldr	r2, [pc, #264]	@ (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d004      	beq.n	800b7c0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a41      	ldr	r2, [pc, #260]	@ (800b8c0 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d108      	bne.n	800b7d2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b7c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	68fa      	ldr	r2, [r7, #12]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b7d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68fa      	ldr	r2, [r7, #12]
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	68fa      	ldr	r2, [r7, #12]
 800b7ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a2f      	ldr	r2, [pc, #188]	@ (800b8b4 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d040      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4a2e      	ldr	r2, [pc, #184]	@ (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d03b      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b80c:	d036      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b816:	d031      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a29      	ldr	r2, [pc, #164]	@ (800b8c4 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d02c      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4a28      	ldr	r2, [pc, #160]	@ (800b8c8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d027      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a26      	ldr	r2, [pc, #152]	@ (800b8cc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d022      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4a25      	ldr	r2, [pc, #148]	@ (800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d01d      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4a23      	ldr	r2, [pc, #140]	@ (800b8d4 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d018      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a22      	ldr	r2, [pc, #136]	@ (800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d013      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	4a18      	ldr	r2, [pc, #96]	@ (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d00e      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	4a17      	ldr	r2, [pc, #92]	@ (800b8c0 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d009      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a1b      	ldr	r2, [pc, #108]	@ (800b8dc <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d004      	beq.n	800b87c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a1a      	ldr	r2, [pc, #104]	@ (800b8e0 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d10c      	bne.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b882:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	68ba      	ldr	r2, [r7, #8]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8a6:	2300      	movs	r3, #0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3714      	adds	r7, #20
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr
 800b8b4:	40012c00 	.word	0x40012c00
 800b8b8:	50012c00 	.word	0x50012c00
 800b8bc:	40013400 	.word	0x40013400
 800b8c0:	50013400 	.word	0x50013400
 800b8c4:	40000400 	.word	0x40000400
 800b8c8:	50000400 	.word	0x50000400
 800b8cc:	40000800 	.word	0x40000800
 800b8d0:	50000800 	.word	0x50000800
 800b8d4:	40000c00 	.word	0x40000c00
 800b8d8:	50000c00 	.word	0x50000c00
 800b8dc:	40014000 	.word	0x40014000
 800b8e0:	50014000 	.word	0x50014000

0800b8e4 <_ZdlPvj>:
 800b8e4:	f000 b800 	b.w	800b8e8 <_ZdlPv>

0800b8e8 <_ZdlPv>:
 800b8e8:	f000 b826 	b.w	800b938 <free>

0800b8ec <__assert_func>:
 800b8ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8ee:	4614      	mov	r4, r2
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	4b09      	ldr	r3, [pc, #36]	@ (800b918 <__assert_func+0x2c>)
 800b8f4:	4605      	mov	r5, r0
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	68d8      	ldr	r0, [r3, #12]
 800b8fa:	b954      	cbnz	r4, 800b912 <__assert_func+0x26>
 800b8fc:	4b07      	ldr	r3, [pc, #28]	@ (800b91c <__assert_func+0x30>)
 800b8fe:	461c      	mov	r4, r3
 800b900:	9100      	str	r1, [sp, #0]
 800b902:	4907      	ldr	r1, [pc, #28]	@ (800b920 <__assert_func+0x34>)
 800b904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b908:	462b      	mov	r3, r5
 800b90a:	f000 f96f 	bl	800bbec <fiprintf>
 800b90e:	f000 fa6c 	bl	800bdea <abort>
 800b912:	4b04      	ldr	r3, [pc, #16]	@ (800b924 <__assert_func+0x38>)
 800b914:	e7f4      	b.n	800b900 <__assert_func+0x14>
 800b916:	bf00      	nop
 800b918:	20000028 	.word	0x20000028
 800b91c:	0800cadf 	.word	0x0800cadf
 800b920:	0800cab1 	.word	0x0800cab1
 800b924:	0800caa4 	.word	0x0800caa4

0800b928 <malloc>:
 800b928:	4b02      	ldr	r3, [pc, #8]	@ (800b934 <malloc+0xc>)
 800b92a:	4601      	mov	r1, r0
 800b92c:	6818      	ldr	r0, [r3, #0]
 800b92e:	f000 b82d 	b.w	800b98c <_malloc_r>
 800b932:	bf00      	nop
 800b934:	20000028 	.word	0x20000028

0800b938 <free>:
 800b938:	4b02      	ldr	r3, [pc, #8]	@ (800b944 <free+0xc>)
 800b93a:	4601      	mov	r1, r0
 800b93c:	6818      	ldr	r0, [r3, #0]
 800b93e:	f000 ba5b 	b.w	800bdf8 <_free_r>
 800b942:	bf00      	nop
 800b944:	20000028 	.word	0x20000028

0800b948 <sbrk_aligned>:
 800b948:	b570      	push	{r4, r5, r6, lr}
 800b94a:	4e0f      	ldr	r6, [pc, #60]	@ (800b988 <sbrk_aligned+0x40>)
 800b94c:	460c      	mov	r4, r1
 800b94e:	4605      	mov	r5, r0
 800b950:	6831      	ldr	r1, [r6, #0]
 800b952:	b911      	cbnz	r1, 800b95a <sbrk_aligned+0x12>
 800b954:	f000 f9fa 	bl	800bd4c <_sbrk_r>
 800b958:	6030      	str	r0, [r6, #0]
 800b95a:	4621      	mov	r1, r4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f9f5 	bl	800bd4c <_sbrk_r>
 800b962:	1c43      	adds	r3, r0, #1
 800b964:	d103      	bne.n	800b96e <sbrk_aligned+0x26>
 800b966:	f04f 34ff 	mov.w	r4, #4294967295
 800b96a:	4620      	mov	r0, r4
 800b96c:	bd70      	pop	{r4, r5, r6, pc}
 800b96e:	1cc4      	adds	r4, r0, #3
 800b970:	f024 0403 	bic.w	r4, r4, #3
 800b974:	42a0      	cmp	r0, r4
 800b976:	d0f8      	beq.n	800b96a <sbrk_aligned+0x22>
 800b978:	1a21      	subs	r1, r4, r0
 800b97a:	4628      	mov	r0, r5
 800b97c:	f000 f9e6 	bl	800bd4c <_sbrk_r>
 800b980:	3001      	adds	r0, #1
 800b982:	d1f2      	bne.n	800b96a <sbrk_aligned+0x22>
 800b984:	e7ef      	b.n	800b966 <sbrk_aligned+0x1e>
 800b986:	bf00      	nop
 800b988:	20000468 	.word	0x20000468

0800b98c <_malloc_r>:
 800b98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b990:	1ccd      	adds	r5, r1, #3
 800b992:	4606      	mov	r6, r0
 800b994:	f025 0503 	bic.w	r5, r5, #3
 800b998:	3508      	adds	r5, #8
 800b99a:	2d0c      	cmp	r5, #12
 800b99c:	bf38      	it	cc
 800b99e:	250c      	movcc	r5, #12
 800b9a0:	2d00      	cmp	r5, #0
 800b9a2:	db01      	blt.n	800b9a8 <_malloc_r+0x1c>
 800b9a4:	42a9      	cmp	r1, r5
 800b9a6:	d904      	bls.n	800b9b2 <_malloc_r+0x26>
 800b9a8:	230c      	movs	r3, #12
 800b9aa:	6033      	str	r3, [r6, #0]
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ba88 <_malloc_r+0xfc>
 800b9b6:	f000 f869 	bl	800ba8c <__malloc_lock>
 800b9ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b9be:	461c      	mov	r4, r3
 800b9c0:	bb44      	cbnz	r4, 800ba14 <_malloc_r+0x88>
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f7ff ffbf 	bl	800b948 <sbrk_aligned>
 800b9ca:	1c43      	adds	r3, r0, #1
 800b9cc:	4604      	mov	r4, r0
 800b9ce:	d158      	bne.n	800ba82 <_malloc_r+0xf6>
 800b9d0:	f8d8 4000 	ldr.w	r4, [r8]
 800b9d4:	4627      	mov	r7, r4
 800b9d6:	2f00      	cmp	r7, #0
 800b9d8:	d143      	bne.n	800ba62 <_malloc_r+0xd6>
 800b9da:	2c00      	cmp	r4, #0
 800b9dc:	d04b      	beq.n	800ba76 <_malloc_r+0xea>
 800b9de:	6823      	ldr	r3, [r4, #0]
 800b9e0:	4639      	mov	r1, r7
 800b9e2:	4630      	mov	r0, r6
 800b9e4:	eb04 0903 	add.w	r9, r4, r3
 800b9e8:	f000 f9b0 	bl	800bd4c <_sbrk_r>
 800b9ec:	4581      	cmp	r9, r0
 800b9ee:	d142      	bne.n	800ba76 <_malloc_r+0xea>
 800b9f0:	6821      	ldr	r1, [r4, #0]
 800b9f2:	4630      	mov	r0, r6
 800b9f4:	1a6d      	subs	r5, r5, r1
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	f7ff ffa6 	bl	800b948 <sbrk_aligned>
 800b9fc:	3001      	adds	r0, #1
 800b9fe:	d03a      	beq.n	800ba76 <_malloc_r+0xea>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	442b      	add	r3, r5
 800ba04:	6023      	str	r3, [r4, #0]
 800ba06:	f8d8 3000 	ldr.w	r3, [r8]
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	bb62      	cbnz	r2, 800ba68 <_malloc_r+0xdc>
 800ba0e:	f8c8 7000 	str.w	r7, [r8]
 800ba12:	e00f      	b.n	800ba34 <_malloc_r+0xa8>
 800ba14:	6822      	ldr	r2, [r4, #0]
 800ba16:	1b52      	subs	r2, r2, r5
 800ba18:	d420      	bmi.n	800ba5c <_malloc_r+0xd0>
 800ba1a:	2a0b      	cmp	r2, #11
 800ba1c:	d917      	bls.n	800ba4e <_malloc_r+0xc2>
 800ba1e:	1961      	adds	r1, r4, r5
 800ba20:	42a3      	cmp	r3, r4
 800ba22:	6025      	str	r5, [r4, #0]
 800ba24:	bf18      	it	ne
 800ba26:	6059      	strne	r1, [r3, #4]
 800ba28:	6863      	ldr	r3, [r4, #4]
 800ba2a:	bf08      	it	eq
 800ba2c:	f8c8 1000 	streq.w	r1, [r8]
 800ba30:	5162      	str	r2, [r4, r5]
 800ba32:	604b      	str	r3, [r1, #4]
 800ba34:	4630      	mov	r0, r6
 800ba36:	f000 f82f 	bl	800ba98 <__malloc_unlock>
 800ba3a:	f104 000b 	add.w	r0, r4, #11
 800ba3e:	1d23      	adds	r3, r4, #4
 800ba40:	f020 0007 	bic.w	r0, r0, #7
 800ba44:	1ac2      	subs	r2, r0, r3
 800ba46:	bf1c      	itt	ne
 800ba48:	1a1b      	subne	r3, r3, r0
 800ba4a:	50a3      	strne	r3, [r4, r2]
 800ba4c:	e7af      	b.n	800b9ae <_malloc_r+0x22>
 800ba4e:	6862      	ldr	r2, [r4, #4]
 800ba50:	42a3      	cmp	r3, r4
 800ba52:	bf0c      	ite	eq
 800ba54:	f8c8 2000 	streq.w	r2, [r8]
 800ba58:	605a      	strne	r2, [r3, #4]
 800ba5a:	e7eb      	b.n	800ba34 <_malloc_r+0xa8>
 800ba5c:	4623      	mov	r3, r4
 800ba5e:	6864      	ldr	r4, [r4, #4]
 800ba60:	e7ae      	b.n	800b9c0 <_malloc_r+0x34>
 800ba62:	463c      	mov	r4, r7
 800ba64:	687f      	ldr	r7, [r7, #4]
 800ba66:	e7b6      	b.n	800b9d6 <_malloc_r+0x4a>
 800ba68:	461a      	mov	r2, r3
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	42a3      	cmp	r3, r4
 800ba6e:	d1fb      	bne.n	800ba68 <_malloc_r+0xdc>
 800ba70:	2300      	movs	r3, #0
 800ba72:	6053      	str	r3, [r2, #4]
 800ba74:	e7de      	b.n	800ba34 <_malloc_r+0xa8>
 800ba76:	230c      	movs	r3, #12
 800ba78:	4630      	mov	r0, r6
 800ba7a:	6033      	str	r3, [r6, #0]
 800ba7c:	f000 f80c 	bl	800ba98 <__malloc_unlock>
 800ba80:	e794      	b.n	800b9ac <_malloc_r+0x20>
 800ba82:	6005      	str	r5, [r0, #0]
 800ba84:	e7d6      	b.n	800ba34 <_malloc_r+0xa8>
 800ba86:	bf00      	nop
 800ba88:	2000046c 	.word	0x2000046c

0800ba8c <__malloc_lock>:
 800ba8c:	4801      	ldr	r0, [pc, #4]	@ (800ba94 <__malloc_lock+0x8>)
 800ba8e:	f000 b9aa 	b.w	800bde6 <__retarget_lock_acquire_recursive>
 800ba92:	bf00      	nop
 800ba94:	200005b0 	.word	0x200005b0

0800ba98 <__malloc_unlock>:
 800ba98:	4801      	ldr	r0, [pc, #4]	@ (800baa0 <__malloc_unlock+0x8>)
 800ba9a:	f000 b9a5 	b.w	800bde8 <__retarget_lock_release_recursive>
 800ba9e:	bf00      	nop
 800baa0:	200005b0 	.word	0x200005b0

0800baa4 <std>:
 800baa4:	2300      	movs	r3, #0
 800baa6:	b510      	push	{r4, lr}
 800baa8:	4604      	mov	r4, r0
 800baaa:	6083      	str	r3, [r0, #8]
 800baac:	8181      	strh	r1, [r0, #12]
 800baae:	4619      	mov	r1, r3
 800bab0:	6643      	str	r3, [r0, #100]	@ 0x64
 800bab2:	81c2      	strh	r2, [r0, #14]
 800bab4:	2208      	movs	r2, #8
 800bab6:	6183      	str	r3, [r0, #24]
 800bab8:	e9c0 3300 	strd	r3, r3, [r0]
 800babc:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bac0:	305c      	adds	r0, #92	@ 0x5c
 800bac2:	f000 f906 	bl	800bcd2 <memset>
 800bac6:	4b0d      	ldr	r3, [pc, #52]	@ (800bafc <std+0x58>)
 800bac8:	6224      	str	r4, [r4, #32]
 800baca:	6263      	str	r3, [r4, #36]	@ 0x24
 800bacc:	4b0c      	ldr	r3, [pc, #48]	@ (800bb00 <std+0x5c>)
 800bace:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bad0:	4b0c      	ldr	r3, [pc, #48]	@ (800bb04 <std+0x60>)
 800bad2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bad4:	4b0c      	ldr	r3, [pc, #48]	@ (800bb08 <std+0x64>)
 800bad6:	6323      	str	r3, [r4, #48]	@ 0x30
 800bad8:	4b0c      	ldr	r3, [pc, #48]	@ (800bb0c <std+0x68>)
 800bada:	429c      	cmp	r4, r3
 800badc:	d006      	beq.n	800baec <std+0x48>
 800bade:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bae2:	4294      	cmp	r4, r2
 800bae4:	d002      	beq.n	800baec <std+0x48>
 800bae6:	33d0      	adds	r3, #208	@ 0xd0
 800bae8:	429c      	cmp	r4, r3
 800baea:	d105      	bne.n	800baf8 <std+0x54>
 800baec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800baf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf4:	f000 b976 	b.w	800bde4 <__retarget_lock_init_recursive>
 800baf8:	bd10      	pop	{r4, pc}
 800bafa:	bf00      	nop
 800bafc:	0800bc4d 	.word	0x0800bc4d
 800bb00:	0800bc6f 	.word	0x0800bc6f
 800bb04:	0800bca7 	.word	0x0800bca7
 800bb08:	0800bccb 	.word	0x0800bccb
 800bb0c:	20000470 	.word	0x20000470

0800bb10 <stdio_exit_handler>:
 800bb10:	4a02      	ldr	r2, [pc, #8]	@ (800bb1c <stdio_exit_handler+0xc>)
 800bb12:	4903      	ldr	r1, [pc, #12]	@ (800bb20 <stdio_exit_handler+0x10>)
 800bb14:	4803      	ldr	r0, [pc, #12]	@ (800bb24 <stdio_exit_handler+0x14>)
 800bb16:	f000 b87b 	b.w	800bc10 <_fwalk_sglue>
 800bb1a:	bf00      	nop
 800bb1c:	2000001c 	.word	0x2000001c
 800bb20:	0800c53d 	.word	0x0800c53d
 800bb24:	2000002c 	.word	0x2000002c

0800bb28 <cleanup_stdio>:
 800bb28:	6841      	ldr	r1, [r0, #4]
 800bb2a:	4b0c      	ldr	r3, [pc, #48]	@ (800bb5c <cleanup_stdio+0x34>)
 800bb2c:	4299      	cmp	r1, r3
 800bb2e:	b510      	push	{r4, lr}
 800bb30:	4604      	mov	r4, r0
 800bb32:	d001      	beq.n	800bb38 <cleanup_stdio+0x10>
 800bb34:	f000 fd02 	bl	800c53c <_fflush_r>
 800bb38:	68a1      	ldr	r1, [r4, #8]
 800bb3a:	4b09      	ldr	r3, [pc, #36]	@ (800bb60 <cleanup_stdio+0x38>)
 800bb3c:	4299      	cmp	r1, r3
 800bb3e:	d002      	beq.n	800bb46 <cleanup_stdio+0x1e>
 800bb40:	4620      	mov	r0, r4
 800bb42:	f000 fcfb 	bl	800c53c <_fflush_r>
 800bb46:	68e1      	ldr	r1, [r4, #12]
 800bb48:	4b06      	ldr	r3, [pc, #24]	@ (800bb64 <cleanup_stdio+0x3c>)
 800bb4a:	4299      	cmp	r1, r3
 800bb4c:	d004      	beq.n	800bb58 <cleanup_stdio+0x30>
 800bb4e:	4620      	mov	r0, r4
 800bb50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb54:	f000 bcf2 	b.w	800c53c <_fflush_r>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	bf00      	nop
 800bb5c:	20000470 	.word	0x20000470
 800bb60:	200004d8 	.word	0x200004d8
 800bb64:	20000540 	.word	0x20000540

0800bb68 <global_stdio_init.part.0>:
 800bb68:	b510      	push	{r4, lr}
 800bb6a:	4b0b      	ldr	r3, [pc, #44]	@ (800bb98 <global_stdio_init.part.0+0x30>)
 800bb6c:	2104      	movs	r1, #4
 800bb6e:	4c0b      	ldr	r4, [pc, #44]	@ (800bb9c <global_stdio_init.part.0+0x34>)
 800bb70:	4a0b      	ldr	r2, [pc, #44]	@ (800bba0 <global_stdio_init.part.0+0x38>)
 800bb72:	4620      	mov	r0, r4
 800bb74:	601a      	str	r2, [r3, #0]
 800bb76:	2200      	movs	r2, #0
 800bb78:	f7ff ff94 	bl	800baa4 <std>
 800bb7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb80:	2201      	movs	r2, #1
 800bb82:	2109      	movs	r1, #9
 800bb84:	f7ff ff8e 	bl	800baa4 <std>
 800bb88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb8c:	2202      	movs	r2, #2
 800bb8e:	2112      	movs	r1, #18
 800bb90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb94:	f7ff bf86 	b.w	800baa4 <std>
 800bb98:	200005a8 	.word	0x200005a8
 800bb9c:	20000470 	.word	0x20000470
 800bba0:	0800bb11 	.word	0x0800bb11

0800bba4 <__sfp_lock_acquire>:
 800bba4:	4801      	ldr	r0, [pc, #4]	@ (800bbac <__sfp_lock_acquire+0x8>)
 800bba6:	f000 b91e 	b.w	800bde6 <__retarget_lock_acquire_recursive>
 800bbaa:	bf00      	nop
 800bbac:	200005b1 	.word	0x200005b1

0800bbb0 <__sfp_lock_release>:
 800bbb0:	4801      	ldr	r0, [pc, #4]	@ (800bbb8 <__sfp_lock_release+0x8>)
 800bbb2:	f000 b919 	b.w	800bde8 <__retarget_lock_release_recursive>
 800bbb6:	bf00      	nop
 800bbb8:	200005b1 	.word	0x200005b1

0800bbbc <__sinit>:
 800bbbc:	b510      	push	{r4, lr}
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	f7ff fff0 	bl	800bba4 <__sfp_lock_acquire>
 800bbc4:	6a23      	ldr	r3, [r4, #32]
 800bbc6:	b11b      	cbz	r3, 800bbd0 <__sinit+0x14>
 800bbc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbcc:	f7ff bff0 	b.w	800bbb0 <__sfp_lock_release>
 800bbd0:	4b04      	ldr	r3, [pc, #16]	@ (800bbe4 <__sinit+0x28>)
 800bbd2:	6223      	str	r3, [r4, #32]
 800bbd4:	4b04      	ldr	r3, [pc, #16]	@ (800bbe8 <__sinit+0x2c>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d1f5      	bne.n	800bbc8 <__sinit+0xc>
 800bbdc:	f7ff ffc4 	bl	800bb68 <global_stdio_init.part.0>
 800bbe0:	e7f2      	b.n	800bbc8 <__sinit+0xc>
 800bbe2:	bf00      	nop
 800bbe4:	0800bb29 	.word	0x0800bb29
 800bbe8:	200005a8 	.word	0x200005a8

0800bbec <fiprintf>:
 800bbec:	b40e      	push	{r1, r2, r3}
 800bbee:	b503      	push	{r0, r1, lr}
 800bbf0:	ab03      	add	r3, sp, #12
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	4805      	ldr	r0, [pc, #20]	@ (800bc0c <fiprintf+0x20>)
 800bbf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbfa:	6800      	ldr	r0, [r0, #0]
 800bbfc:	9301      	str	r3, [sp, #4]
 800bbfe:	f000 f96f 	bl	800bee0 <_vfiprintf_r>
 800bc02:	b002      	add	sp, #8
 800bc04:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc08:	b003      	add	sp, #12
 800bc0a:	4770      	bx	lr
 800bc0c:	20000028 	.word	0x20000028

0800bc10 <_fwalk_sglue>:
 800bc10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc14:	4607      	mov	r7, r0
 800bc16:	4688      	mov	r8, r1
 800bc18:	4614      	mov	r4, r2
 800bc1a:	2600      	movs	r6, #0
 800bc1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc20:	f1b9 0901 	subs.w	r9, r9, #1
 800bc24:	d505      	bpl.n	800bc32 <_fwalk_sglue+0x22>
 800bc26:	6824      	ldr	r4, [r4, #0]
 800bc28:	2c00      	cmp	r4, #0
 800bc2a:	d1f7      	bne.n	800bc1c <_fwalk_sglue+0xc>
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc32:	89ab      	ldrh	r3, [r5, #12]
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	d907      	bls.n	800bc48 <_fwalk_sglue+0x38>
 800bc38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	d003      	beq.n	800bc48 <_fwalk_sglue+0x38>
 800bc40:	4629      	mov	r1, r5
 800bc42:	4638      	mov	r0, r7
 800bc44:	47c0      	blx	r8
 800bc46:	4306      	orrs	r6, r0
 800bc48:	3568      	adds	r5, #104	@ 0x68
 800bc4a:	e7e9      	b.n	800bc20 <_fwalk_sglue+0x10>

0800bc4c <__sread>:
 800bc4c:	b510      	push	{r4, lr}
 800bc4e:	460c      	mov	r4, r1
 800bc50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc54:	f000 f868 	bl	800bd28 <_read_r>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	bfab      	itete	ge
 800bc5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc5e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc60:	181b      	addge	r3, r3, r0
 800bc62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc66:	bfac      	ite	ge
 800bc68:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc6a:	81a3      	strhlt	r3, [r4, #12]
 800bc6c:	bd10      	pop	{r4, pc}

0800bc6e <__swrite>:
 800bc6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc72:	461f      	mov	r7, r3
 800bc74:	898b      	ldrh	r3, [r1, #12]
 800bc76:	4605      	mov	r5, r0
 800bc78:	460c      	mov	r4, r1
 800bc7a:	05db      	lsls	r3, r3, #23
 800bc7c:	4616      	mov	r6, r2
 800bc7e:	d505      	bpl.n	800bc8c <__swrite+0x1e>
 800bc80:	2302      	movs	r3, #2
 800bc82:	2200      	movs	r2, #0
 800bc84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc88:	f000 f83c 	bl	800bd04 <_lseek_r>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	4632      	mov	r2, r6
 800bc90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc94:	4628      	mov	r0, r5
 800bc96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc9a:	81a3      	strh	r3, [r4, #12]
 800bc9c:	463b      	mov	r3, r7
 800bc9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bca2:	f000 b863 	b.w	800bd6c <_write_r>

0800bca6 <__sseek>:
 800bca6:	b510      	push	{r4, lr}
 800bca8:	460c      	mov	r4, r1
 800bcaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcae:	f000 f829 	bl	800bd04 <_lseek_r>
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	89a3      	ldrh	r3, [r4, #12]
 800bcb6:	bf15      	itete	ne
 800bcb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bcba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bcbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bcc2:	81a3      	strheq	r3, [r4, #12]
 800bcc4:	bf18      	it	ne
 800bcc6:	81a3      	strhne	r3, [r4, #12]
 800bcc8:	bd10      	pop	{r4, pc}

0800bcca <__sclose>:
 800bcca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcce:	f000 b809 	b.w	800bce4 <_close_r>

0800bcd2 <memset>:
 800bcd2:	4402      	add	r2, r0
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d100      	bne.n	800bcdc <memset+0xa>
 800bcda:	4770      	bx	lr
 800bcdc:	f803 1b01 	strb.w	r1, [r3], #1
 800bce0:	e7f9      	b.n	800bcd6 <memset+0x4>
	...

0800bce4 <_close_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	2300      	movs	r3, #0
 800bce8:	4d05      	ldr	r5, [pc, #20]	@ (800bd00 <_close_r+0x1c>)
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	f7f6 fb3e 	bl	8002370 <_close>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d102      	bne.n	800bcfe <_close_r+0x1a>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	b103      	cbz	r3, 800bcfe <_close_r+0x1a>
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	200005ac 	.word	0x200005ac

0800bd04 <_lseek_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	4604      	mov	r4, r0
 800bd08:	4d06      	ldr	r5, [pc, #24]	@ (800bd24 <_lseek_r+0x20>)
 800bd0a:	4608      	mov	r0, r1
 800bd0c:	4611      	mov	r1, r2
 800bd0e:	2200      	movs	r2, #0
 800bd10:	602a      	str	r2, [r5, #0]
 800bd12:	461a      	mov	r2, r3
 800bd14:	f7f6 fb53 	bl	80023be <_lseek>
 800bd18:	1c43      	adds	r3, r0, #1
 800bd1a:	d102      	bne.n	800bd22 <_lseek_r+0x1e>
 800bd1c:	682b      	ldr	r3, [r5, #0]
 800bd1e:	b103      	cbz	r3, 800bd22 <_lseek_r+0x1e>
 800bd20:	6023      	str	r3, [r4, #0]
 800bd22:	bd38      	pop	{r3, r4, r5, pc}
 800bd24:	200005ac 	.word	0x200005ac

0800bd28 <_read_r>:
 800bd28:	b538      	push	{r3, r4, r5, lr}
 800bd2a:	4604      	mov	r4, r0
 800bd2c:	4d06      	ldr	r5, [pc, #24]	@ (800bd48 <_read_r+0x20>)
 800bd2e:	4608      	mov	r0, r1
 800bd30:	4611      	mov	r1, r2
 800bd32:	2200      	movs	r2, #0
 800bd34:	602a      	str	r2, [r5, #0]
 800bd36:	461a      	mov	r2, r3
 800bd38:	f7f6 fae1 	bl	80022fe <_read>
 800bd3c:	1c43      	adds	r3, r0, #1
 800bd3e:	d102      	bne.n	800bd46 <_read_r+0x1e>
 800bd40:	682b      	ldr	r3, [r5, #0]
 800bd42:	b103      	cbz	r3, 800bd46 <_read_r+0x1e>
 800bd44:	6023      	str	r3, [r4, #0]
 800bd46:	bd38      	pop	{r3, r4, r5, pc}
 800bd48:	200005ac 	.word	0x200005ac

0800bd4c <_sbrk_r>:
 800bd4c:	b538      	push	{r3, r4, r5, lr}
 800bd4e:	2300      	movs	r3, #0
 800bd50:	4d05      	ldr	r5, [pc, #20]	@ (800bd68 <_sbrk_r+0x1c>)
 800bd52:	4604      	mov	r4, r0
 800bd54:	4608      	mov	r0, r1
 800bd56:	602b      	str	r3, [r5, #0]
 800bd58:	f7f6 fb3e 	bl	80023d8 <_sbrk>
 800bd5c:	1c43      	adds	r3, r0, #1
 800bd5e:	d102      	bne.n	800bd66 <_sbrk_r+0x1a>
 800bd60:	682b      	ldr	r3, [r5, #0]
 800bd62:	b103      	cbz	r3, 800bd66 <_sbrk_r+0x1a>
 800bd64:	6023      	str	r3, [r4, #0]
 800bd66:	bd38      	pop	{r3, r4, r5, pc}
 800bd68:	200005ac 	.word	0x200005ac

0800bd6c <_write_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	4604      	mov	r4, r0
 800bd70:	4d06      	ldr	r5, [pc, #24]	@ (800bd8c <_write_r+0x20>)
 800bd72:	4608      	mov	r0, r1
 800bd74:	4611      	mov	r1, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	602a      	str	r2, [r5, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	f7f6 fadc 	bl	8002338 <_write>
 800bd80:	1c43      	adds	r3, r0, #1
 800bd82:	d102      	bne.n	800bd8a <_write_r+0x1e>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	b103      	cbz	r3, 800bd8a <_write_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd38      	pop	{r3, r4, r5, pc}
 800bd8c:	200005ac 	.word	0x200005ac

0800bd90 <__errno>:
 800bd90:	4b01      	ldr	r3, [pc, #4]	@ (800bd98 <__errno+0x8>)
 800bd92:	6818      	ldr	r0, [r3, #0]
 800bd94:	4770      	bx	lr
 800bd96:	bf00      	nop
 800bd98:	20000028 	.word	0x20000028

0800bd9c <__libc_init_array>:
 800bd9c:	b570      	push	{r4, r5, r6, lr}
 800bd9e:	4d0d      	ldr	r5, [pc, #52]	@ (800bdd4 <__libc_init_array+0x38>)
 800bda0:	2600      	movs	r6, #0
 800bda2:	4c0d      	ldr	r4, [pc, #52]	@ (800bdd8 <__libc_init_array+0x3c>)
 800bda4:	1b64      	subs	r4, r4, r5
 800bda6:	10a4      	asrs	r4, r4, #2
 800bda8:	42a6      	cmp	r6, r4
 800bdaa:	d109      	bne.n	800bdc0 <__libc_init_array+0x24>
 800bdac:	4d0b      	ldr	r5, [pc, #44]	@ (800bddc <__libc_init_array+0x40>)
 800bdae:	2600      	movs	r6, #0
 800bdb0:	4c0b      	ldr	r4, [pc, #44]	@ (800bde0 <__libc_init_array+0x44>)
 800bdb2:	f000 fd55 	bl	800c860 <_init>
 800bdb6:	1b64      	subs	r4, r4, r5
 800bdb8:	10a4      	asrs	r4, r4, #2
 800bdba:	42a6      	cmp	r6, r4
 800bdbc:	d105      	bne.n	800bdca <__libc_init_array+0x2e>
 800bdbe:	bd70      	pop	{r4, r5, r6, pc}
 800bdc0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdc4:	3601      	adds	r6, #1
 800bdc6:	4798      	blx	r3
 800bdc8:	e7ee      	b.n	800bda8 <__libc_init_array+0xc>
 800bdca:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdce:	3601      	adds	r6, #1
 800bdd0:	4798      	blx	r3
 800bdd2:	e7f2      	b.n	800bdba <__libc_init_array+0x1e>
 800bdd4:	0800cb13 	.word	0x0800cb13
 800bdd8:	0800cb13 	.word	0x0800cb13
 800bddc:	0800cb14 	.word	0x0800cb14
 800bde0:	0800cb1c 	.word	0x0800cb1c

0800bde4 <__retarget_lock_init_recursive>:
 800bde4:	4770      	bx	lr

0800bde6 <__retarget_lock_acquire_recursive>:
 800bde6:	4770      	bx	lr

0800bde8 <__retarget_lock_release_recursive>:
 800bde8:	4770      	bx	lr

0800bdea <abort>:
 800bdea:	2006      	movs	r0, #6
 800bdec:	b508      	push	{r3, lr}
 800bdee:	f000 fc89 	bl	800c704 <raise>
 800bdf2:	2001      	movs	r0, #1
 800bdf4:	f7f6 fa78 	bl	80022e8 <_exit>

0800bdf8 <_free_r>:
 800bdf8:	b538      	push	{r3, r4, r5, lr}
 800bdfa:	4605      	mov	r5, r0
 800bdfc:	2900      	cmp	r1, #0
 800bdfe:	d041      	beq.n	800be84 <_free_r+0x8c>
 800be00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be04:	1f0c      	subs	r4, r1, #4
 800be06:	2b00      	cmp	r3, #0
 800be08:	bfb8      	it	lt
 800be0a:	18e4      	addlt	r4, r4, r3
 800be0c:	f7ff fe3e 	bl	800ba8c <__malloc_lock>
 800be10:	4a1d      	ldr	r2, [pc, #116]	@ (800be88 <_free_r+0x90>)
 800be12:	6813      	ldr	r3, [r2, #0]
 800be14:	b933      	cbnz	r3, 800be24 <_free_r+0x2c>
 800be16:	6063      	str	r3, [r4, #4]
 800be18:	6014      	str	r4, [r2, #0]
 800be1a:	4628      	mov	r0, r5
 800be1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be20:	f7ff be3a 	b.w	800ba98 <__malloc_unlock>
 800be24:	42a3      	cmp	r3, r4
 800be26:	d908      	bls.n	800be3a <_free_r+0x42>
 800be28:	6820      	ldr	r0, [r4, #0]
 800be2a:	1821      	adds	r1, r4, r0
 800be2c:	428b      	cmp	r3, r1
 800be2e:	bf01      	itttt	eq
 800be30:	6819      	ldreq	r1, [r3, #0]
 800be32:	685b      	ldreq	r3, [r3, #4]
 800be34:	1809      	addeq	r1, r1, r0
 800be36:	6021      	streq	r1, [r4, #0]
 800be38:	e7ed      	b.n	800be16 <_free_r+0x1e>
 800be3a:	461a      	mov	r2, r3
 800be3c:	685b      	ldr	r3, [r3, #4]
 800be3e:	b10b      	cbz	r3, 800be44 <_free_r+0x4c>
 800be40:	42a3      	cmp	r3, r4
 800be42:	d9fa      	bls.n	800be3a <_free_r+0x42>
 800be44:	6811      	ldr	r1, [r2, #0]
 800be46:	1850      	adds	r0, r2, r1
 800be48:	42a0      	cmp	r0, r4
 800be4a:	d10b      	bne.n	800be64 <_free_r+0x6c>
 800be4c:	6820      	ldr	r0, [r4, #0]
 800be4e:	4401      	add	r1, r0
 800be50:	1850      	adds	r0, r2, r1
 800be52:	6011      	str	r1, [r2, #0]
 800be54:	4283      	cmp	r3, r0
 800be56:	d1e0      	bne.n	800be1a <_free_r+0x22>
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	4408      	add	r0, r1
 800be5e:	6053      	str	r3, [r2, #4]
 800be60:	6010      	str	r0, [r2, #0]
 800be62:	e7da      	b.n	800be1a <_free_r+0x22>
 800be64:	d902      	bls.n	800be6c <_free_r+0x74>
 800be66:	230c      	movs	r3, #12
 800be68:	602b      	str	r3, [r5, #0]
 800be6a:	e7d6      	b.n	800be1a <_free_r+0x22>
 800be6c:	6820      	ldr	r0, [r4, #0]
 800be6e:	1821      	adds	r1, r4, r0
 800be70:	428b      	cmp	r3, r1
 800be72:	bf02      	ittt	eq
 800be74:	6819      	ldreq	r1, [r3, #0]
 800be76:	685b      	ldreq	r3, [r3, #4]
 800be78:	1809      	addeq	r1, r1, r0
 800be7a:	6063      	str	r3, [r4, #4]
 800be7c:	bf08      	it	eq
 800be7e:	6021      	streq	r1, [r4, #0]
 800be80:	6054      	str	r4, [r2, #4]
 800be82:	e7ca      	b.n	800be1a <_free_r+0x22>
 800be84:	bd38      	pop	{r3, r4, r5, pc}
 800be86:	bf00      	nop
 800be88:	2000046c 	.word	0x2000046c

0800be8c <__sfputc_r>:
 800be8c:	6893      	ldr	r3, [r2, #8]
 800be8e:	3b01      	subs	r3, #1
 800be90:	2b00      	cmp	r3, #0
 800be92:	6093      	str	r3, [r2, #8]
 800be94:	b410      	push	{r4}
 800be96:	da08      	bge.n	800beaa <__sfputc_r+0x1e>
 800be98:	6994      	ldr	r4, [r2, #24]
 800be9a:	42a3      	cmp	r3, r4
 800be9c:	db01      	blt.n	800bea2 <__sfputc_r+0x16>
 800be9e:	290a      	cmp	r1, #10
 800bea0:	d103      	bne.n	800beaa <__sfputc_r+0x1e>
 800bea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bea6:	f000 bb71 	b.w	800c58c <__swbuf_r>
 800beaa:	6813      	ldr	r3, [r2, #0]
 800beac:	1c58      	adds	r0, r3, #1
 800beae:	6010      	str	r0, [r2, #0]
 800beb0:	4608      	mov	r0, r1
 800beb2:	7019      	strb	r1, [r3, #0]
 800beb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800beb8:	4770      	bx	lr

0800beba <__sfputs_r>:
 800beba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bebc:	4606      	mov	r6, r0
 800bebe:	460f      	mov	r7, r1
 800bec0:	4614      	mov	r4, r2
 800bec2:	18d5      	adds	r5, r2, r3
 800bec4:	42ac      	cmp	r4, r5
 800bec6:	d101      	bne.n	800becc <__sfputs_r+0x12>
 800bec8:	2000      	movs	r0, #0
 800beca:	e007      	b.n	800bedc <__sfputs_r+0x22>
 800becc:	463a      	mov	r2, r7
 800bece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bed2:	4630      	mov	r0, r6
 800bed4:	f7ff ffda 	bl	800be8c <__sfputc_r>
 800bed8:	1c43      	adds	r3, r0, #1
 800beda:	d1f3      	bne.n	800bec4 <__sfputs_r+0xa>
 800bedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bee0 <_vfiprintf_r>:
 800bee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee4:	460d      	mov	r5, r1
 800bee6:	b09d      	sub	sp, #116	@ 0x74
 800bee8:	4614      	mov	r4, r2
 800beea:	4698      	mov	r8, r3
 800beec:	4606      	mov	r6, r0
 800beee:	b118      	cbz	r0, 800bef8 <_vfiprintf_r+0x18>
 800bef0:	6a03      	ldr	r3, [r0, #32]
 800bef2:	b90b      	cbnz	r3, 800bef8 <_vfiprintf_r+0x18>
 800bef4:	f7ff fe62 	bl	800bbbc <__sinit>
 800bef8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800befa:	07d9      	lsls	r1, r3, #31
 800befc:	d405      	bmi.n	800bf0a <_vfiprintf_r+0x2a>
 800befe:	89ab      	ldrh	r3, [r5, #12]
 800bf00:	059a      	lsls	r2, r3, #22
 800bf02:	d402      	bmi.n	800bf0a <_vfiprintf_r+0x2a>
 800bf04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf06:	f7ff ff6e 	bl	800bde6 <__retarget_lock_acquire_recursive>
 800bf0a:	89ab      	ldrh	r3, [r5, #12]
 800bf0c:	071b      	lsls	r3, r3, #28
 800bf0e:	d501      	bpl.n	800bf14 <_vfiprintf_r+0x34>
 800bf10:	692b      	ldr	r3, [r5, #16]
 800bf12:	b99b      	cbnz	r3, 800bf3c <_vfiprintf_r+0x5c>
 800bf14:	4629      	mov	r1, r5
 800bf16:	4630      	mov	r0, r6
 800bf18:	f000 fb76 	bl	800c608 <__swsetup_r>
 800bf1c:	b170      	cbz	r0, 800bf3c <_vfiprintf_r+0x5c>
 800bf1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf20:	07dc      	lsls	r4, r3, #31
 800bf22:	d504      	bpl.n	800bf2e <_vfiprintf_r+0x4e>
 800bf24:	f04f 30ff 	mov.w	r0, #4294967295
 800bf28:	b01d      	add	sp, #116	@ 0x74
 800bf2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf2e:	89ab      	ldrh	r3, [r5, #12]
 800bf30:	0598      	lsls	r0, r3, #22
 800bf32:	d4f7      	bmi.n	800bf24 <_vfiprintf_r+0x44>
 800bf34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf36:	f7ff ff57 	bl	800bde8 <__retarget_lock_release_recursive>
 800bf3a:	e7f3      	b.n	800bf24 <_vfiprintf_r+0x44>
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf42:	f04f 0901 	mov.w	r9, #1
 800bf46:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c0fc <_vfiprintf_r+0x21c>
 800bf4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf4c:	2320      	movs	r3, #32
 800bf4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf52:	2330      	movs	r3, #48	@ 0x30
 800bf54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf58:	4623      	mov	r3, r4
 800bf5a:	469a      	mov	sl, r3
 800bf5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf60:	b10a      	cbz	r2, 800bf66 <_vfiprintf_r+0x86>
 800bf62:	2a25      	cmp	r2, #37	@ 0x25
 800bf64:	d1f9      	bne.n	800bf5a <_vfiprintf_r+0x7a>
 800bf66:	ebba 0b04 	subs.w	fp, sl, r4
 800bf6a:	d00b      	beq.n	800bf84 <_vfiprintf_r+0xa4>
 800bf6c:	465b      	mov	r3, fp
 800bf6e:	4622      	mov	r2, r4
 800bf70:	4629      	mov	r1, r5
 800bf72:	4630      	mov	r0, r6
 800bf74:	f7ff ffa1 	bl	800beba <__sfputs_r>
 800bf78:	3001      	adds	r0, #1
 800bf7a:	f000 80a7 	beq.w	800c0cc <_vfiprintf_r+0x1ec>
 800bf7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf80:	445a      	add	r2, fp
 800bf82:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf84:	f89a 3000 	ldrb.w	r3, [sl]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	f000 809f 	beq.w	800c0cc <_vfiprintf_r+0x1ec>
 800bf8e:	2300      	movs	r3, #0
 800bf90:	f04f 32ff 	mov.w	r2, #4294967295
 800bf94:	f10a 0a01 	add.w	sl, sl, #1
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfa6:	4654      	mov	r4, sl
 800bfa8:	2205      	movs	r2, #5
 800bfaa:	4854      	ldr	r0, [pc, #336]	@ (800c0fc <_vfiprintf_r+0x21c>)
 800bfac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfb0:	f000 fbc4 	bl	800c73c <memchr>
 800bfb4:	9a04      	ldr	r2, [sp, #16]
 800bfb6:	b9d8      	cbnz	r0, 800bff0 <_vfiprintf_r+0x110>
 800bfb8:	06d1      	lsls	r1, r2, #27
 800bfba:	bf44      	itt	mi
 800bfbc:	2320      	movmi	r3, #32
 800bfbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfc2:	0713      	lsls	r3, r2, #28
 800bfc4:	bf44      	itt	mi
 800bfc6:	232b      	movmi	r3, #43	@ 0x2b
 800bfc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfcc:	f89a 3000 	ldrb.w	r3, [sl]
 800bfd0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfd2:	d015      	beq.n	800c000 <_vfiprintf_r+0x120>
 800bfd4:	9a07      	ldr	r2, [sp, #28]
 800bfd6:	4654      	mov	r4, sl
 800bfd8:	2000      	movs	r0, #0
 800bfda:	f04f 0c0a 	mov.w	ip, #10
 800bfde:	4621      	mov	r1, r4
 800bfe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfe4:	3b30      	subs	r3, #48	@ 0x30
 800bfe6:	2b09      	cmp	r3, #9
 800bfe8:	d94b      	bls.n	800c082 <_vfiprintf_r+0x1a2>
 800bfea:	b1b0      	cbz	r0, 800c01a <_vfiprintf_r+0x13a>
 800bfec:	9207      	str	r2, [sp, #28]
 800bfee:	e014      	b.n	800c01a <_vfiprintf_r+0x13a>
 800bff0:	eba0 0308 	sub.w	r3, r0, r8
 800bff4:	46a2      	mov	sl, r4
 800bff6:	fa09 f303 	lsl.w	r3, r9, r3
 800bffa:	4313      	orrs	r3, r2
 800bffc:	9304      	str	r3, [sp, #16]
 800bffe:	e7d2      	b.n	800bfa6 <_vfiprintf_r+0xc6>
 800c000:	9b03      	ldr	r3, [sp, #12]
 800c002:	1d19      	adds	r1, r3, #4
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	2b00      	cmp	r3, #0
 800c008:	9103      	str	r1, [sp, #12]
 800c00a:	bfbb      	ittet	lt
 800c00c:	425b      	neglt	r3, r3
 800c00e:	f042 0202 	orrlt.w	r2, r2, #2
 800c012:	9307      	strge	r3, [sp, #28]
 800c014:	9307      	strlt	r3, [sp, #28]
 800c016:	bfb8      	it	lt
 800c018:	9204      	strlt	r2, [sp, #16]
 800c01a:	7823      	ldrb	r3, [r4, #0]
 800c01c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c01e:	d10a      	bne.n	800c036 <_vfiprintf_r+0x156>
 800c020:	7863      	ldrb	r3, [r4, #1]
 800c022:	2b2a      	cmp	r3, #42	@ 0x2a
 800c024:	d132      	bne.n	800c08c <_vfiprintf_r+0x1ac>
 800c026:	9b03      	ldr	r3, [sp, #12]
 800c028:	3402      	adds	r4, #2
 800c02a:	1d1a      	adds	r2, r3, #4
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c032:	9203      	str	r2, [sp, #12]
 800c034:	9305      	str	r3, [sp, #20]
 800c036:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c10c <_vfiprintf_r+0x22c>
 800c03a:	2203      	movs	r2, #3
 800c03c:	7821      	ldrb	r1, [r4, #0]
 800c03e:	4650      	mov	r0, sl
 800c040:	f000 fb7c 	bl	800c73c <memchr>
 800c044:	b138      	cbz	r0, 800c056 <_vfiprintf_r+0x176>
 800c046:	eba0 000a 	sub.w	r0, r0, sl
 800c04a:	2240      	movs	r2, #64	@ 0x40
 800c04c:	9b04      	ldr	r3, [sp, #16]
 800c04e:	3401      	adds	r4, #1
 800c050:	4082      	lsls	r2, r0
 800c052:	4313      	orrs	r3, r2
 800c054:	9304      	str	r3, [sp, #16]
 800c056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c05a:	2206      	movs	r2, #6
 800c05c:	4828      	ldr	r0, [pc, #160]	@ (800c100 <_vfiprintf_r+0x220>)
 800c05e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c062:	f000 fb6b 	bl	800c73c <memchr>
 800c066:	2800      	cmp	r0, #0
 800c068:	d03f      	beq.n	800c0ea <_vfiprintf_r+0x20a>
 800c06a:	4b26      	ldr	r3, [pc, #152]	@ (800c104 <_vfiprintf_r+0x224>)
 800c06c:	bb1b      	cbnz	r3, 800c0b6 <_vfiprintf_r+0x1d6>
 800c06e:	9b03      	ldr	r3, [sp, #12]
 800c070:	3307      	adds	r3, #7
 800c072:	f023 0307 	bic.w	r3, r3, #7
 800c076:	3308      	adds	r3, #8
 800c078:	9303      	str	r3, [sp, #12]
 800c07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c07c:	443b      	add	r3, r7
 800c07e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c080:	e76a      	b.n	800bf58 <_vfiprintf_r+0x78>
 800c082:	fb0c 3202 	mla	r2, ip, r2, r3
 800c086:	460c      	mov	r4, r1
 800c088:	2001      	movs	r0, #1
 800c08a:	e7a8      	b.n	800bfde <_vfiprintf_r+0xfe>
 800c08c:	2300      	movs	r3, #0
 800c08e:	3401      	adds	r4, #1
 800c090:	f04f 0c0a 	mov.w	ip, #10
 800c094:	4619      	mov	r1, r3
 800c096:	9305      	str	r3, [sp, #20]
 800c098:	4620      	mov	r0, r4
 800c09a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c09e:	3a30      	subs	r2, #48	@ 0x30
 800c0a0:	2a09      	cmp	r2, #9
 800c0a2:	d903      	bls.n	800c0ac <_vfiprintf_r+0x1cc>
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d0c6      	beq.n	800c036 <_vfiprintf_r+0x156>
 800c0a8:	9105      	str	r1, [sp, #20]
 800c0aa:	e7c4      	b.n	800c036 <_vfiprintf_r+0x156>
 800c0ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0b0:	4604      	mov	r4, r0
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	e7f0      	b.n	800c098 <_vfiprintf_r+0x1b8>
 800c0b6:	ab03      	add	r3, sp, #12
 800c0b8:	462a      	mov	r2, r5
 800c0ba:	a904      	add	r1, sp, #16
 800c0bc:	4630      	mov	r0, r6
 800c0be:	9300      	str	r3, [sp, #0]
 800c0c0:	4b11      	ldr	r3, [pc, #68]	@ (800c108 <_vfiprintf_r+0x228>)
 800c0c2:	f3af 8000 	nop.w
 800c0c6:	4607      	mov	r7, r0
 800c0c8:	1c78      	adds	r0, r7, #1
 800c0ca:	d1d6      	bne.n	800c07a <_vfiprintf_r+0x19a>
 800c0cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ce:	07d9      	lsls	r1, r3, #31
 800c0d0:	d405      	bmi.n	800c0de <_vfiprintf_r+0x1fe>
 800c0d2:	89ab      	ldrh	r3, [r5, #12]
 800c0d4:	059a      	lsls	r2, r3, #22
 800c0d6:	d402      	bmi.n	800c0de <_vfiprintf_r+0x1fe>
 800c0d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0da:	f7ff fe85 	bl	800bde8 <__retarget_lock_release_recursive>
 800c0de:	89ab      	ldrh	r3, [r5, #12]
 800c0e0:	065b      	lsls	r3, r3, #25
 800c0e2:	f53f af1f 	bmi.w	800bf24 <_vfiprintf_r+0x44>
 800c0e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0e8:	e71e      	b.n	800bf28 <_vfiprintf_r+0x48>
 800c0ea:	ab03      	add	r3, sp, #12
 800c0ec:	462a      	mov	r2, r5
 800c0ee:	a904      	add	r1, sp, #16
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	4b04      	ldr	r3, [pc, #16]	@ (800c108 <_vfiprintf_r+0x228>)
 800c0f6:	f000 f87d 	bl	800c1f4 <_printf_i>
 800c0fa:	e7e4      	b.n	800c0c6 <_vfiprintf_r+0x1e6>
 800c0fc:	0800cae0 	.word	0x0800cae0
 800c100:	0800caea 	.word	0x0800caea
 800c104:	00000000 	.word	0x00000000
 800c108:	0800bebb 	.word	0x0800bebb
 800c10c:	0800cae6 	.word	0x0800cae6

0800c110 <_printf_common>:
 800c110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c114:	4616      	mov	r6, r2
 800c116:	4698      	mov	r8, r3
 800c118:	688a      	ldr	r2, [r1, #8]
 800c11a:	4607      	mov	r7, r0
 800c11c:	690b      	ldr	r3, [r1, #16]
 800c11e:	460c      	mov	r4, r1
 800c120:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c124:	4293      	cmp	r3, r2
 800c126:	bfb8      	it	lt
 800c128:	4613      	movlt	r3, r2
 800c12a:	6033      	str	r3, [r6, #0]
 800c12c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c130:	b10a      	cbz	r2, 800c136 <_printf_common+0x26>
 800c132:	3301      	adds	r3, #1
 800c134:	6033      	str	r3, [r6, #0]
 800c136:	6823      	ldr	r3, [r4, #0]
 800c138:	0699      	lsls	r1, r3, #26
 800c13a:	bf42      	ittt	mi
 800c13c:	6833      	ldrmi	r3, [r6, #0]
 800c13e:	3302      	addmi	r3, #2
 800c140:	6033      	strmi	r3, [r6, #0]
 800c142:	6825      	ldr	r5, [r4, #0]
 800c144:	f015 0506 	ands.w	r5, r5, #6
 800c148:	d106      	bne.n	800c158 <_printf_common+0x48>
 800c14a:	f104 0a19 	add.w	sl, r4, #25
 800c14e:	68e3      	ldr	r3, [r4, #12]
 800c150:	6832      	ldr	r2, [r6, #0]
 800c152:	1a9b      	subs	r3, r3, r2
 800c154:	42ab      	cmp	r3, r5
 800c156:	dc2b      	bgt.n	800c1b0 <_printf_common+0xa0>
 800c158:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c15c:	6822      	ldr	r2, [r4, #0]
 800c15e:	3b00      	subs	r3, #0
 800c160:	bf18      	it	ne
 800c162:	2301      	movne	r3, #1
 800c164:	0692      	lsls	r2, r2, #26
 800c166:	d430      	bmi.n	800c1ca <_printf_common+0xba>
 800c168:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c16c:	4641      	mov	r1, r8
 800c16e:	4638      	mov	r0, r7
 800c170:	47c8      	blx	r9
 800c172:	3001      	adds	r0, #1
 800c174:	d023      	beq.n	800c1be <_printf_common+0xae>
 800c176:	6823      	ldr	r3, [r4, #0]
 800c178:	341a      	adds	r4, #26
 800c17a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c17e:	f003 0306 	and.w	r3, r3, #6
 800c182:	2b04      	cmp	r3, #4
 800c184:	bf0a      	itet	eq
 800c186:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c18a:	2500      	movne	r5, #0
 800c18c:	6833      	ldreq	r3, [r6, #0]
 800c18e:	f04f 0600 	mov.w	r6, #0
 800c192:	bf08      	it	eq
 800c194:	1aed      	subeq	r5, r5, r3
 800c196:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c19a:	bf08      	it	eq
 800c19c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	bfc4      	itt	gt
 800c1a4:	1a9b      	subgt	r3, r3, r2
 800c1a6:	18ed      	addgt	r5, r5, r3
 800c1a8:	42b5      	cmp	r5, r6
 800c1aa:	d11a      	bne.n	800c1e2 <_printf_common+0xd2>
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	e008      	b.n	800c1c2 <_printf_common+0xb2>
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	4652      	mov	r2, sl
 800c1b4:	4641      	mov	r1, r8
 800c1b6:	4638      	mov	r0, r7
 800c1b8:	47c8      	blx	r9
 800c1ba:	3001      	adds	r0, #1
 800c1bc:	d103      	bne.n	800c1c6 <_printf_common+0xb6>
 800c1be:	f04f 30ff 	mov.w	r0, #4294967295
 800c1c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1c6:	3501      	adds	r5, #1
 800c1c8:	e7c1      	b.n	800c14e <_printf_common+0x3e>
 800c1ca:	18e1      	adds	r1, r4, r3
 800c1cc:	1c5a      	adds	r2, r3, #1
 800c1ce:	2030      	movs	r0, #48	@ 0x30
 800c1d0:	3302      	adds	r3, #2
 800c1d2:	4422      	add	r2, r4
 800c1d4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c1d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c1dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c1e0:	e7c2      	b.n	800c168 <_printf_common+0x58>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	4622      	mov	r2, r4
 800c1e6:	4641      	mov	r1, r8
 800c1e8:	4638      	mov	r0, r7
 800c1ea:	47c8      	blx	r9
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	d0e6      	beq.n	800c1be <_printf_common+0xae>
 800c1f0:	3601      	adds	r6, #1
 800c1f2:	e7d9      	b.n	800c1a8 <_printf_common+0x98>

0800c1f4 <_printf_i>:
 800c1f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c1f8:	7e0f      	ldrb	r7, [r1, #24]
 800c1fa:	4691      	mov	r9, r2
 800c1fc:	4680      	mov	r8, r0
 800c1fe:	460c      	mov	r4, r1
 800c200:	2f78      	cmp	r7, #120	@ 0x78
 800c202:	469a      	mov	sl, r3
 800c204:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c206:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c20a:	d807      	bhi.n	800c21c <_printf_i+0x28>
 800c20c:	2f62      	cmp	r7, #98	@ 0x62
 800c20e:	d80a      	bhi.n	800c226 <_printf_i+0x32>
 800c210:	2f00      	cmp	r7, #0
 800c212:	f000 80d2 	beq.w	800c3ba <_printf_i+0x1c6>
 800c216:	2f58      	cmp	r7, #88	@ 0x58
 800c218:	f000 80b9 	beq.w	800c38e <_printf_i+0x19a>
 800c21c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c220:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c224:	e03a      	b.n	800c29c <_printf_i+0xa8>
 800c226:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c22a:	2b15      	cmp	r3, #21
 800c22c:	d8f6      	bhi.n	800c21c <_printf_i+0x28>
 800c22e:	a101      	add	r1, pc, #4	@ (adr r1, 800c234 <_printf_i+0x40>)
 800c230:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c234:	0800c28d 	.word	0x0800c28d
 800c238:	0800c2a1 	.word	0x0800c2a1
 800c23c:	0800c21d 	.word	0x0800c21d
 800c240:	0800c21d 	.word	0x0800c21d
 800c244:	0800c21d 	.word	0x0800c21d
 800c248:	0800c21d 	.word	0x0800c21d
 800c24c:	0800c2a1 	.word	0x0800c2a1
 800c250:	0800c21d 	.word	0x0800c21d
 800c254:	0800c21d 	.word	0x0800c21d
 800c258:	0800c21d 	.word	0x0800c21d
 800c25c:	0800c21d 	.word	0x0800c21d
 800c260:	0800c3a1 	.word	0x0800c3a1
 800c264:	0800c2cb 	.word	0x0800c2cb
 800c268:	0800c35b 	.word	0x0800c35b
 800c26c:	0800c21d 	.word	0x0800c21d
 800c270:	0800c21d 	.word	0x0800c21d
 800c274:	0800c3c3 	.word	0x0800c3c3
 800c278:	0800c21d 	.word	0x0800c21d
 800c27c:	0800c2cb 	.word	0x0800c2cb
 800c280:	0800c21d 	.word	0x0800c21d
 800c284:	0800c21d 	.word	0x0800c21d
 800c288:	0800c363 	.word	0x0800c363
 800c28c:	6833      	ldr	r3, [r6, #0]
 800c28e:	1d1a      	adds	r2, r3, #4
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	6032      	str	r2, [r6, #0]
 800c294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c298:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c29c:	2301      	movs	r3, #1
 800c29e:	e09d      	b.n	800c3dc <_printf_i+0x1e8>
 800c2a0:	6833      	ldr	r3, [r6, #0]
 800c2a2:	6820      	ldr	r0, [r4, #0]
 800c2a4:	1d19      	adds	r1, r3, #4
 800c2a6:	6031      	str	r1, [r6, #0]
 800c2a8:	0606      	lsls	r6, r0, #24
 800c2aa:	d501      	bpl.n	800c2b0 <_printf_i+0xbc>
 800c2ac:	681d      	ldr	r5, [r3, #0]
 800c2ae:	e003      	b.n	800c2b8 <_printf_i+0xc4>
 800c2b0:	0645      	lsls	r5, r0, #25
 800c2b2:	d5fb      	bpl.n	800c2ac <_printf_i+0xb8>
 800c2b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c2b8:	2d00      	cmp	r5, #0
 800c2ba:	da03      	bge.n	800c2c4 <_printf_i+0xd0>
 800c2bc:	232d      	movs	r3, #45	@ 0x2d
 800c2be:	426d      	negs	r5, r5
 800c2c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2c4:	4859      	ldr	r0, [pc, #356]	@ (800c42c <_printf_i+0x238>)
 800c2c6:	230a      	movs	r3, #10
 800c2c8:	e011      	b.n	800c2ee <_printf_i+0xfa>
 800c2ca:	6821      	ldr	r1, [r4, #0]
 800c2cc:	6833      	ldr	r3, [r6, #0]
 800c2ce:	0608      	lsls	r0, r1, #24
 800c2d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c2d4:	d402      	bmi.n	800c2dc <_printf_i+0xe8>
 800c2d6:	0649      	lsls	r1, r1, #25
 800c2d8:	bf48      	it	mi
 800c2da:	b2ad      	uxthmi	r5, r5
 800c2dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c2de:	6033      	str	r3, [r6, #0]
 800c2e0:	4852      	ldr	r0, [pc, #328]	@ (800c42c <_printf_i+0x238>)
 800c2e2:	bf14      	ite	ne
 800c2e4:	230a      	movne	r3, #10
 800c2e6:	2308      	moveq	r3, #8
 800c2e8:	2100      	movs	r1, #0
 800c2ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c2ee:	6866      	ldr	r6, [r4, #4]
 800c2f0:	2e00      	cmp	r6, #0
 800c2f2:	60a6      	str	r6, [r4, #8]
 800c2f4:	bfa2      	ittt	ge
 800c2f6:	6821      	ldrge	r1, [r4, #0]
 800c2f8:	f021 0104 	bicge.w	r1, r1, #4
 800c2fc:	6021      	strge	r1, [r4, #0]
 800c2fe:	b90d      	cbnz	r5, 800c304 <_printf_i+0x110>
 800c300:	2e00      	cmp	r6, #0
 800c302:	d04b      	beq.n	800c39c <_printf_i+0x1a8>
 800c304:	4616      	mov	r6, r2
 800c306:	fbb5 f1f3 	udiv	r1, r5, r3
 800c30a:	fb03 5711 	mls	r7, r3, r1, r5
 800c30e:	5dc7      	ldrb	r7, [r0, r7]
 800c310:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c314:	462f      	mov	r7, r5
 800c316:	460d      	mov	r5, r1
 800c318:	42bb      	cmp	r3, r7
 800c31a:	d9f4      	bls.n	800c306 <_printf_i+0x112>
 800c31c:	2b08      	cmp	r3, #8
 800c31e:	d10b      	bne.n	800c338 <_printf_i+0x144>
 800c320:	6823      	ldr	r3, [r4, #0]
 800c322:	07df      	lsls	r7, r3, #31
 800c324:	d508      	bpl.n	800c338 <_printf_i+0x144>
 800c326:	6923      	ldr	r3, [r4, #16]
 800c328:	6861      	ldr	r1, [r4, #4]
 800c32a:	4299      	cmp	r1, r3
 800c32c:	bfde      	ittt	le
 800c32e:	2330      	movle	r3, #48	@ 0x30
 800c330:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c334:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c338:	1b92      	subs	r2, r2, r6
 800c33a:	6122      	str	r2, [r4, #16]
 800c33c:	464b      	mov	r3, r9
 800c33e:	aa03      	add	r2, sp, #12
 800c340:	4621      	mov	r1, r4
 800c342:	4640      	mov	r0, r8
 800c344:	f8cd a000 	str.w	sl, [sp]
 800c348:	f7ff fee2 	bl	800c110 <_printf_common>
 800c34c:	3001      	adds	r0, #1
 800c34e:	d14a      	bne.n	800c3e6 <_printf_i+0x1f2>
 800c350:	f04f 30ff 	mov.w	r0, #4294967295
 800c354:	b004      	add	sp, #16
 800c356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c35a:	6823      	ldr	r3, [r4, #0]
 800c35c:	f043 0320 	orr.w	r3, r3, #32
 800c360:	6023      	str	r3, [r4, #0]
 800c362:	2778      	movs	r7, #120	@ 0x78
 800c364:	4832      	ldr	r0, [pc, #200]	@ (800c430 <_printf_i+0x23c>)
 800c366:	6823      	ldr	r3, [r4, #0]
 800c368:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c36c:	061f      	lsls	r7, r3, #24
 800c36e:	6831      	ldr	r1, [r6, #0]
 800c370:	f851 5b04 	ldr.w	r5, [r1], #4
 800c374:	d402      	bmi.n	800c37c <_printf_i+0x188>
 800c376:	065f      	lsls	r7, r3, #25
 800c378:	bf48      	it	mi
 800c37a:	b2ad      	uxthmi	r5, r5
 800c37c:	6031      	str	r1, [r6, #0]
 800c37e:	07d9      	lsls	r1, r3, #31
 800c380:	bf44      	itt	mi
 800c382:	f043 0320 	orrmi.w	r3, r3, #32
 800c386:	6023      	strmi	r3, [r4, #0]
 800c388:	b11d      	cbz	r5, 800c392 <_printf_i+0x19e>
 800c38a:	2310      	movs	r3, #16
 800c38c:	e7ac      	b.n	800c2e8 <_printf_i+0xf4>
 800c38e:	4827      	ldr	r0, [pc, #156]	@ (800c42c <_printf_i+0x238>)
 800c390:	e7e9      	b.n	800c366 <_printf_i+0x172>
 800c392:	6823      	ldr	r3, [r4, #0]
 800c394:	f023 0320 	bic.w	r3, r3, #32
 800c398:	6023      	str	r3, [r4, #0]
 800c39a:	e7f6      	b.n	800c38a <_printf_i+0x196>
 800c39c:	4616      	mov	r6, r2
 800c39e:	e7bd      	b.n	800c31c <_printf_i+0x128>
 800c3a0:	6833      	ldr	r3, [r6, #0]
 800c3a2:	6825      	ldr	r5, [r4, #0]
 800c3a4:	1d18      	adds	r0, r3, #4
 800c3a6:	6961      	ldr	r1, [r4, #20]
 800c3a8:	6030      	str	r0, [r6, #0]
 800c3aa:	062e      	lsls	r6, r5, #24
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	d501      	bpl.n	800c3b4 <_printf_i+0x1c0>
 800c3b0:	6019      	str	r1, [r3, #0]
 800c3b2:	e002      	b.n	800c3ba <_printf_i+0x1c6>
 800c3b4:	0668      	lsls	r0, r5, #25
 800c3b6:	d5fb      	bpl.n	800c3b0 <_printf_i+0x1bc>
 800c3b8:	8019      	strh	r1, [r3, #0]
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	4616      	mov	r6, r2
 800c3be:	6123      	str	r3, [r4, #16]
 800c3c0:	e7bc      	b.n	800c33c <_printf_i+0x148>
 800c3c2:	6833      	ldr	r3, [r6, #0]
 800c3c4:	2100      	movs	r1, #0
 800c3c6:	1d1a      	adds	r2, r3, #4
 800c3c8:	6032      	str	r2, [r6, #0]
 800c3ca:	681e      	ldr	r6, [r3, #0]
 800c3cc:	6862      	ldr	r2, [r4, #4]
 800c3ce:	4630      	mov	r0, r6
 800c3d0:	f000 f9b4 	bl	800c73c <memchr>
 800c3d4:	b108      	cbz	r0, 800c3da <_printf_i+0x1e6>
 800c3d6:	1b80      	subs	r0, r0, r6
 800c3d8:	6060      	str	r0, [r4, #4]
 800c3da:	6863      	ldr	r3, [r4, #4]
 800c3dc:	6123      	str	r3, [r4, #16]
 800c3de:	2300      	movs	r3, #0
 800c3e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3e4:	e7aa      	b.n	800c33c <_printf_i+0x148>
 800c3e6:	6923      	ldr	r3, [r4, #16]
 800c3e8:	4632      	mov	r2, r6
 800c3ea:	4649      	mov	r1, r9
 800c3ec:	4640      	mov	r0, r8
 800c3ee:	47d0      	blx	sl
 800c3f0:	3001      	adds	r0, #1
 800c3f2:	d0ad      	beq.n	800c350 <_printf_i+0x15c>
 800c3f4:	6823      	ldr	r3, [r4, #0]
 800c3f6:	079b      	lsls	r3, r3, #30
 800c3f8:	d413      	bmi.n	800c422 <_printf_i+0x22e>
 800c3fa:	68e0      	ldr	r0, [r4, #12]
 800c3fc:	9b03      	ldr	r3, [sp, #12]
 800c3fe:	4298      	cmp	r0, r3
 800c400:	bfb8      	it	lt
 800c402:	4618      	movlt	r0, r3
 800c404:	e7a6      	b.n	800c354 <_printf_i+0x160>
 800c406:	2301      	movs	r3, #1
 800c408:	4632      	mov	r2, r6
 800c40a:	4649      	mov	r1, r9
 800c40c:	4640      	mov	r0, r8
 800c40e:	47d0      	blx	sl
 800c410:	3001      	adds	r0, #1
 800c412:	d09d      	beq.n	800c350 <_printf_i+0x15c>
 800c414:	3501      	adds	r5, #1
 800c416:	68e3      	ldr	r3, [r4, #12]
 800c418:	9903      	ldr	r1, [sp, #12]
 800c41a:	1a5b      	subs	r3, r3, r1
 800c41c:	42ab      	cmp	r3, r5
 800c41e:	dcf2      	bgt.n	800c406 <_printf_i+0x212>
 800c420:	e7eb      	b.n	800c3fa <_printf_i+0x206>
 800c422:	2500      	movs	r5, #0
 800c424:	f104 0619 	add.w	r6, r4, #25
 800c428:	e7f5      	b.n	800c416 <_printf_i+0x222>
 800c42a:	bf00      	nop
 800c42c:	0800caf1 	.word	0x0800caf1
 800c430:	0800cb02 	.word	0x0800cb02

0800c434 <__sflush_r>:
 800c434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c43c:	0716      	lsls	r6, r2, #28
 800c43e:	4605      	mov	r5, r0
 800c440:	460c      	mov	r4, r1
 800c442:	d454      	bmi.n	800c4ee <__sflush_r+0xba>
 800c444:	684b      	ldr	r3, [r1, #4]
 800c446:	2b00      	cmp	r3, #0
 800c448:	dc02      	bgt.n	800c450 <__sflush_r+0x1c>
 800c44a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	dd48      	ble.n	800c4e2 <__sflush_r+0xae>
 800c450:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c452:	2e00      	cmp	r6, #0
 800c454:	d045      	beq.n	800c4e2 <__sflush_r+0xae>
 800c456:	2300      	movs	r3, #0
 800c458:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c45c:	682f      	ldr	r7, [r5, #0]
 800c45e:	6a21      	ldr	r1, [r4, #32]
 800c460:	602b      	str	r3, [r5, #0]
 800c462:	d030      	beq.n	800c4c6 <__sflush_r+0x92>
 800c464:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c466:	89a3      	ldrh	r3, [r4, #12]
 800c468:	0759      	lsls	r1, r3, #29
 800c46a:	d505      	bpl.n	800c478 <__sflush_r+0x44>
 800c46c:	6863      	ldr	r3, [r4, #4]
 800c46e:	1ad2      	subs	r2, r2, r3
 800c470:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c472:	b10b      	cbz	r3, 800c478 <__sflush_r+0x44>
 800c474:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c476:	1ad2      	subs	r2, r2, r3
 800c478:	2300      	movs	r3, #0
 800c47a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c47c:	6a21      	ldr	r1, [r4, #32]
 800c47e:	4628      	mov	r0, r5
 800c480:	47b0      	blx	r6
 800c482:	1c43      	adds	r3, r0, #1
 800c484:	89a3      	ldrh	r3, [r4, #12]
 800c486:	d106      	bne.n	800c496 <__sflush_r+0x62>
 800c488:	6829      	ldr	r1, [r5, #0]
 800c48a:	291d      	cmp	r1, #29
 800c48c:	d82b      	bhi.n	800c4e6 <__sflush_r+0xb2>
 800c48e:	4a2a      	ldr	r2, [pc, #168]	@ (800c538 <__sflush_r+0x104>)
 800c490:	410a      	asrs	r2, r1
 800c492:	07d6      	lsls	r6, r2, #31
 800c494:	d427      	bmi.n	800c4e6 <__sflush_r+0xb2>
 800c496:	2200      	movs	r2, #0
 800c498:	04d9      	lsls	r1, r3, #19
 800c49a:	6062      	str	r2, [r4, #4]
 800c49c:	6922      	ldr	r2, [r4, #16]
 800c49e:	6022      	str	r2, [r4, #0]
 800c4a0:	d504      	bpl.n	800c4ac <__sflush_r+0x78>
 800c4a2:	1c42      	adds	r2, r0, #1
 800c4a4:	d101      	bne.n	800c4aa <__sflush_r+0x76>
 800c4a6:	682b      	ldr	r3, [r5, #0]
 800c4a8:	b903      	cbnz	r3, 800c4ac <__sflush_r+0x78>
 800c4aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c4ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c4ae:	602f      	str	r7, [r5, #0]
 800c4b0:	b1b9      	cbz	r1, 800c4e2 <__sflush_r+0xae>
 800c4b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c4b6:	4299      	cmp	r1, r3
 800c4b8:	d002      	beq.n	800c4c0 <__sflush_r+0x8c>
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	f7ff fc9c 	bl	800bdf8 <_free_r>
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c4c4:	e00d      	b.n	800c4e2 <__sflush_r+0xae>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	4628      	mov	r0, r5
 800c4ca:	47b0      	blx	r6
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	1c50      	adds	r0, r2, #1
 800c4d0:	d1c9      	bne.n	800c466 <__sflush_r+0x32>
 800c4d2:	682b      	ldr	r3, [r5, #0]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d0c6      	beq.n	800c466 <__sflush_r+0x32>
 800c4d8:	2b1d      	cmp	r3, #29
 800c4da:	d001      	beq.n	800c4e0 <__sflush_r+0xac>
 800c4dc:	2b16      	cmp	r3, #22
 800c4de:	d11d      	bne.n	800c51c <__sflush_r+0xe8>
 800c4e0:	602f      	str	r7, [r5, #0]
 800c4e2:	2000      	movs	r0, #0
 800c4e4:	e021      	b.n	800c52a <__sflush_r+0xf6>
 800c4e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4ea:	b21b      	sxth	r3, r3
 800c4ec:	e01a      	b.n	800c524 <__sflush_r+0xf0>
 800c4ee:	690f      	ldr	r7, [r1, #16]
 800c4f0:	2f00      	cmp	r7, #0
 800c4f2:	d0f6      	beq.n	800c4e2 <__sflush_r+0xae>
 800c4f4:	0793      	lsls	r3, r2, #30
 800c4f6:	680e      	ldr	r6, [r1, #0]
 800c4f8:	600f      	str	r7, [r1, #0]
 800c4fa:	bf0c      	ite	eq
 800c4fc:	694b      	ldreq	r3, [r1, #20]
 800c4fe:	2300      	movne	r3, #0
 800c500:	eba6 0807 	sub.w	r8, r6, r7
 800c504:	608b      	str	r3, [r1, #8]
 800c506:	f1b8 0f00 	cmp.w	r8, #0
 800c50a:	ddea      	ble.n	800c4e2 <__sflush_r+0xae>
 800c50c:	4643      	mov	r3, r8
 800c50e:	463a      	mov	r2, r7
 800c510:	6a21      	ldr	r1, [r4, #32]
 800c512:	4628      	mov	r0, r5
 800c514:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c516:	47b0      	blx	r6
 800c518:	2800      	cmp	r0, #0
 800c51a:	dc08      	bgt.n	800c52e <__sflush_r+0xfa>
 800c51c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c524:	f04f 30ff 	mov.w	r0, #4294967295
 800c528:	81a3      	strh	r3, [r4, #12]
 800c52a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52e:	4407      	add	r7, r0
 800c530:	eba8 0800 	sub.w	r8, r8, r0
 800c534:	e7e7      	b.n	800c506 <__sflush_r+0xd2>
 800c536:	bf00      	nop
 800c538:	dfbffffe 	.word	0xdfbffffe

0800c53c <_fflush_r>:
 800c53c:	b538      	push	{r3, r4, r5, lr}
 800c53e:	690b      	ldr	r3, [r1, #16]
 800c540:	4605      	mov	r5, r0
 800c542:	460c      	mov	r4, r1
 800c544:	b913      	cbnz	r3, 800c54c <_fflush_r+0x10>
 800c546:	2500      	movs	r5, #0
 800c548:	4628      	mov	r0, r5
 800c54a:	bd38      	pop	{r3, r4, r5, pc}
 800c54c:	b118      	cbz	r0, 800c556 <_fflush_r+0x1a>
 800c54e:	6a03      	ldr	r3, [r0, #32]
 800c550:	b90b      	cbnz	r3, 800c556 <_fflush_r+0x1a>
 800c552:	f7ff fb33 	bl	800bbbc <__sinit>
 800c556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d0f3      	beq.n	800c546 <_fflush_r+0xa>
 800c55e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c560:	07d0      	lsls	r0, r2, #31
 800c562:	d404      	bmi.n	800c56e <_fflush_r+0x32>
 800c564:	0599      	lsls	r1, r3, #22
 800c566:	d402      	bmi.n	800c56e <_fflush_r+0x32>
 800c568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c56a:	f7ff fc3c 	bl	800bde6 <__retarget_lock_acquire_recursive>
 800c56e:	4628      	mov	r0, r5
 800c570:	4621      	mov	r1, r4
 800c572:	f7ff ff5f 	bl	800c434 <__sflush_r>
 800c576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c578:	4605      	mov	r5, r0
 800c57a:	07da      	lsls	r2, r3, #31
 800c57c:	d4e4      	bmi.n	800c548 <_fflush_r+0xc>
 800c57e:	89a3      	ldrh	r3, [r4, #12]
 800c580:	059b      	lsls	r3, r3, #22
 800c582:	d4e1      	bmi.n	800c548 <_fflush_r+0xc>
 800c584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c586:	f7ff fc2f 	bl	800bde8 <__retarget_lock_release_recursive>
 800c58a:	e7dd      	b.n	800c548 <_fflush_r+0xc>

0800c58c <__swbuf_r>:
 800c58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c58e:	460e      	mov	r6, r1
 800c590:	4614      	mov	r4, r2
 800c592:	4605      	mov	r5, r0
 800c594:	b118      	cbz	r0, 800c59e <__swbuf_r+0x12>
 800c596:	6a03      	ldr	r3, [r0, #32]
 800c598:	b90b      	cbnz	r3, 800c59e <__swbuf_r+0x12>
 800c59a:	f7ff fb0f 	bl	800bbbc <__sinit>
 800c59e:	69a3      	ldr	r3, [r4, #24]
 800c5a0:	60a3      	str	r3, [r4, #8]
 800c5a2:	89a3      	ldrh	r3, [r4, #12]
 800c5a4:	071a      	lsls	r2, r3, #28
 800c5a6:	d501      	bpl.n	800c5ac <__swbuf_r+0x20>
 800c5a8:	6923      	ldr	r3, [r4, #16]
 800c5aa:	b943      	cbnz	r3, 800c5be <__swbuf_r+0x32>
 800c5ac:	4621      	mov	r1, r4
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	f000 f82a 	bl	800c608 <__swsetup_r>
 800c5b4:	b118      	cbz	r0, 800c5be <__swbuf_r+0x32>
 800c5b6:	f04f 37ff 	mov.w	r7, #4294967295
 800c5ba:	4638      	mov	r0, r7
 800c5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5be:	6823      	ldr	r3, [r4, #0]
 800c5c0:	b2f6      	uxtb	r6, r6
 800c5c2:	6922      	ldr	r2, [r4, #16]
 800c5c4:	4637      	mov	r7, r6
 800c5c6:	1a98      	subs	r0, r3, r2
 800c5c8:	6963      	ldr	r3, [r4, #20]
 800c5ca:	4283      	cmp	r3, r0
 800c5cc:	dc05      	bgt.n	800c5da <__swbuf_r+0x4e>
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	f7ff ffb3 	bl	800c53c <_fflush_r>
 800c5d6:	2800      	cmp	r0, #0
 800c5d8:	d1ed      	bne.n	800c5b6 <__swbuf_r+0x2a>
 800c5da:	68a3      	ldr	r3, [r4, #8]
 800c5dc:	3b01      	subs	r3, #1
 800c5de:	60a3      	str	r3, [r4, #8]
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	1c5a      	adds	r2, r3, #1
 800c5e4:	6022      	str	r2, [r4, #0]
 800c5e6:	701e      	strb	r6, [r3, #0]
 800c5e8:	1c43      	adds	r3, r0, #1
 800c5ea:	6962      	ldr	r2, [r4, #20]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	d004      	beq.n	800c5fa <__swbuf_r+0x6e>
 800c5f0:	89a3      	ldrh	r3, [r4, #12]
 800c5f2:	07db      	lsls	r3, r3, #31
 800c5f4:	d5e1      	bpl.n	800c5ba <__swbuf_r+0x2e>
 800c5f6:	2e0a      	cmp	r6, #10
 800c5f8:	d1df      	bne.n	800c5ba <__swbuf_r+0x2e>
 800c5fa:	4621      	mov	r1, r4
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	f7ff ff9d 	bl	800c53c <_fflush_r>
 800c602:	2800      	cmp	r0, #0
 800c604:	d0d9      	beq.n	800c5ba <__swbuf_r+0x2e>
 800c606:	e7d6      	b.n	800c5b6 <__swbuf_r+0x2a>

0800c608 <__swsetup_r>:
 800c608:	b538      	push	{r3, r4, r5, lr}
 800c60a:	4b29      	ldr	r3, [pc, #164]	@ (800c6b0 <__swsetup_r+0xa8>)
 800c60c:	4605      	mov	r5, r0
 800c60e:	460c      	mov	r4, r1
 800c610:	6818      	ldr	r0, [r3, #0]
 800c612:	b118      	cbz	r0, 800c61c <__swsetup_r+0x14>
 800c614:	6a03      	ldr	r3, [r0, #32]
 800c616:	b90b      	cbnz	r3, 800c61c <__swsetup_r+0x14>
 800c618:	f7ff fad0 	bl	800bbbc <__sinit>
 800c61c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c620:	0719      	lsls	r1, r3, #28
 800c622:	d422      	bmi.n	800c66a <__swsetup_r+0x62>
 800c624:	06da      	lsls	r2, r3, #27
 800c626:	d407      	bmi.n	800c638 <__swsetup_r+0x30>
 800c628:	2209      	movs	r2, #9
 800c62a:	602a      	str	r2, [r5, #0]
 800c62c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c630:	f04f 30ff 	mov.w	r0, #4294967295
 800c634:	81a3      	strh	r3, [r4, #12]
 800c636:	e033      	b.n	800c6a0 <__swsetup_r+0x98>
 800c638:	0758      	lsls	r0, r3, #29
 800c63a:	d512      	bpl.n	800c662 <__swsetup_r+0x5a>
 800c63c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c63e:	b141      	cbz	r1, 800c652 <__swsetup_r+0x4a>
 800c640:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c644:	4299      	cmp	r1, r3
 800c646:	d002      	beq.n	800c64e <__swsetup_r+0x46>
 800c648:	4628      	mov	r0, r5
 800c64a:	f7ff fbd5 	bl	800bdf8 <_free_r>
 800c64e:	2300      	movs	r3, #0
 800c650:	6363      	str	r3, [r4, #52]	@ 0x34
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c658:	81a3      	strh	r3, [r4, #12]
 800c65a:	2300      	movs	r3, #0
 800c65c:	6063      	str	r3, [r4, #4]
 800c65e:	6923      	ldr	r3, [r4, #16]
 800c660:	6023      	str	r3, [r4, #0]
 800c662:	89a3      	ldrh	r3, [r4, #12]
 800c664:	f043 0308 	orr.w	r3, r3, #8
 800c668:	81a3      	strh	r3, [r4, #12]
 800c66a:	6923      	ldr	r3, [r4, #16]
 800c66c:	b94b      	cbnz	r3, 800c682 <__swsetup_r+0x7a>
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c678:	d003      	beq.n	800c682 <__swsetup_r+0x7a>
 800c67a:	4621      	mov	r1, r4
 800c67c:	4628      	mov	r0, r5
 800c67e:	f000 f890 	bl	800c7a2 <__smakebuf_r>
 800c682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c686:	f013 0201 	ands.w	r2, r3, #1
 800c68a:	d00a      	beq.n	800c6a2 <__swsetup_r+0x9a>
 800c68c:	2200      	movs	r2, #0
 800c68e:	60a2      	str	r2, [r4, #8]
 800c690:	6962      	ldr	r2, [r4, #20]
 800c692:	4252      	negs	r2, r2
 800c694:	61a2      	str	r2, [r4, #24]
 800c696:	6922      	ldr	r2, [r4, #16]
 800c698:	b942      	cbnz	r2, 800c6ac <__swsetup_r+0xa4>
 800c69a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c69e:	d1c5      	bne.n	800c62c <__swsetup_r+0x24>
 800c6a0:	bd38      	pop	{r3, r4, r5, pc}
 800c6a2:	0799      	lsls	r1, r3, #30
 800c6a4:	bf58      	it	pl
 800c6a6:	6962      	ldrpl	r2, [r4, #20]
 800c6a8:	60a2      	str	r2, [r4, #8]
 800c6aa:	e7f4      	b.n	800c696 <__swsetup_r+0x8e>
 800c6ac:	2000      	movs	r0, #0
 800c6ae:	e7f7      	b.n	800c6a0 <__swsetup_r+0x98>
 800c6b0:	20000028 	.word	0x20000028

0800c6b4 <_raise_r>:
 800c6b4:	291f      	cmp	r1, #31
 800c6b6:	b538      	push	{r3, r4, r5, lr}
 800c6b8:	4605      	mov	r5, r0
 800c6ba:	460c      	mov	r4, r1
 800c6bc:	d904      	bls.n	800c6c8 <_raise_r+0x14>
 800c6be:	2316      	movs	r3, #22
 800c6c0:	6003      	str	r3, [r0, #0]
 800c6c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c6c6:	bd38      	pop	{r3, r4, r5, pc}
 800c6c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c6ca:	b112      	cbz	r2, 800c6d2 <_raise_r+0x1e>
 800c6cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6d0:	b94b      	cbnz	r3, 800c6e6 <_raise_r+0x32>
 800c6d2:	4628      	mov	r0, r5
 800c6d4:	f000 f830 	bl	800c738 <_getpid_r>
 800c6d8:	4622      	mov	r2, r4
 800c6da:	4601      	mov	r1, r0
 800c6dc:	4628      	mov	r0, r5
 800c6de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6e2:	f000 b817 	b.w	800c714 <_kill_r>
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	d00a      	beq.n	800c700 <_raise_r+0x4c>
 800c6ea:	1c59      	adds	r1, r3, #1
 800c6ec:	d103      	bne.n	800c6f6 <_raise_r+0x42>
 800c6ee:	2316      	movs	r3, #22
 800c6f0:	6003      	str	r3, [r0, #0]
 800c6f2:	2001      	movs	r0, #1
 800c6f4:	e7e7      	b.n	800c6c6 <_raise_r+0x12>
 800c6f6:	2100      	movs	r1, #0
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c6fe:	4798      	blx	r3
 800c700:	2000      	movs	r0, #0
 800c702:	e7e0      	b.n	800c6c6 <_raise_r+0x12>

0800c704 <raise>:
 800c704:	4b02      	ldr	r3, [pc, #8]	@ (800c710 <raise+0xc>)
 800c706:	4601      	mov	r1, r0
 800c708:	6818      	ldr	r0, [r3, #0]
 800c70a:	f7ff bfd3 	b.w	800c6b4 <_raise_r>
 800c70e:	bf00      	nop
 800c710:	20000028 	.word	0x20000028

0800c714 <_kill_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	2300      	movs	r3, #0
 800c718:	4d06      	ldr	r5, [pc, #24]	@ (800c734 <_kill_r+0x20>)
 800c71a:	4604      	mov	r4, r0
 800c71c:	4608      	mov	r0, r1
 800c71e:	4611      	mov	r1, r2
 800c720:	602b      	str	r3, [r5, #0]
 800c722:	f7f5 fdd1 	bl	80022c8 <_kill>
 800c726:	1c43      	adds	r3, r0, #1
 800c728:	d102      	bne.n	800c730 <_kill_r+0x1c>
 800c72a:	682b      	ldr	r3, [r5, #0]
 800c72c:	b103      	cbz	r3, 800c730 <_kill_r+0x1c>
 800c72e:	6023      	str	r3, [r4, #0]
 800c730:	bd38      	pop	{r3, r4, r5, pc}
 800c732:	bf00      	nop
 800c734:	200005ac 	.word	0x200005ac

0800c738 <_getpid_r>:
 800c738:	f7f5 bdbe 	b.w	80022b8 <_getpid>

0800c73c <memchr>:
 800c73c:	b2c9      	uxtb	r1, r1
 800c73e:	4603      	mov	r3, r0
 800c740:	4402      	add	r2, r0
 800c742:	b510      	push	{r4, lr}
 800c744:	4293      	cmp	r3, r2
 800c746:	4618      	mov	r0, r3
 800c748:	d101      	bne.n	800c74e <memchr+0x12>
 800c74a:	2000      	movs	r0, #0
 800c74c:	e003      	b.n	800c756 <memchr+0x1a>
 800c74e:	7804      	ldrb	r4, [r0, #0]
 800c750:	3301      	adds	r3, #1
 800c752:	428c      	cmp	r4, r1
 800c754:	d1f6      	bne.n	800c744 <memchr+0x8>
 800c756:	bd10      	pop	{r4, pc}

0800c758 <__swhatbuf_r>:
 800c758:	b570      	push	{r4, r5, r6, lr}
 800c75a:	460c      	mov	r4, r1
 800c75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c760:	b096      	sub	sp, #88	@ 0x58
 800c762:	4615      	mov	r5, r2
 800c764:	2900      	cmp	r1, #0
 800c766:	461e      	mov	r6, r3
 800c768:	da0c      	bge.n	800c784 <__swhatbuf_r+0x2c>
 800c76a:	89a3      	ldrh	r3, [r4, #12]
 800c76c:	2100      	movs	r1, #0
 800c76e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c772:	bf14      	ite	ne
 800c774:	2340      	movne	r3, #64	@ 0x40
 800c776:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c77a:	2000      	movs	r0, #0
 800c77c:	6031      	str	r1, [r6, #0]
 800c77e:	602b      	str	r3, [r5, #0]
 800c780:	b016      	add	sp, #88	@ 0x58
 800c782:	bd70      	pop	{r4, r5, r6, pc}
 800c784:	466a      	mov	r2, sp
 800c786:	f000 f849 	bl	800c81c <_fstat_r>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	dbed      	blt.n	800c76a <__swhatbuf_r+0x12>
 800c78e:	9901      	ldr	r1, [sp, #4]
 800c790:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c794:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c798:	4259      	negs	r1, r3
 800c79a:	4159      	adcs	r1, r3
 800c79c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7a0:	e7eb      	b.n	800c77a <__swhatbuf_r+0x22>

0800c7a2 <__smakebuf_r>:
 800c7a2:	898b      	ldrh	r3, [r1, #12]
 800c7a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7a6:	079d      	lsls	r5, r3, #30
 800c7a8:	4606      	mov	r6, r0
 800c7aa:	460c      	mov	r4, r1
 800c7ac:	d507      	bpl.n	800c7be <__smakebuf_r+0x1c>
 800c7ae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7b2:	6023      	str	r3, [r4, #0]
 800c7b4:	6123      	str	r3, [r4, #16]
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	6163      	str	r3, [r4, #20]
 800c7ba:	b003      	add	sp, #12
 800c7bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7be:	ab01      	add	r3, sp, #4
 800c7c0:	466a      	mov	r2, sp
 800c7c2:	f7ff ffc9 	bl	800c758 <__swhatbuf_r>
 800c7c6:	9f00      	ldr	r7, [sp, #0]
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	4639      	mov	r1, r7
 800c7ce:	f7ff f8dd 	bl	800b98c <_malloc_r>
 800c7d2:	b948      	cbnz	r0, 800c7e8 <__smakebuf_r+0x46>
 800c7d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7d8:	059a      	lsls	r2, r3, #22
 800c7da:	d4ee      	bmi.n	800c7ba <__smakebuf_r+0x18>
 800c7dc:	f023 0303 	bic.w	r3, r3, #3
 800c7e0:	f043 0302 	orr.w	r3, r3, #2
 800c7e4:	81a3      	strh	r3, [r4, #12]
 800c7e6:	e7e2      	b.n	800c7ae <__smakebuf_r+0xc>
 800c7e8:	89a3      	ldrh	r3, [r4, #12]
 800c7ea:	6020      	str	r0, [r4, #0]
 800c7ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f0:	81a3      	strh	r3, [r4, #12]
 800c7f2:	9b01      	ldr	r3, [sp, #4]
 800c7f4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7f8:	b15b      	cbz	r3, 800c812 <__smakebuf_r+0x70>
 800c7fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7fe:	4630      	mov	r0, r6
 800c800:	f000 f81e 	bl	800c840 <_isatty_r>
 800c804:	b128      	cbz	r0, 800c812 <__smakebuf_r+0x70>
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	f023 0303 	bic.w	r3, r3, #3
 800c80c:	f043 0301 	orr.w	r3, r3, #1
 800c810:	81a3      	strh	r3, [r4, #12]
 800c812:	89a3      	ldrh	r3, [r4, #12]
 800c814:	431d      	orrs	r5, r3
 800c816:	81a5      	strh	r5, [r4, #12]
 800c818:	e7cf      	b.n	800c7ba <__smakebuf_r+0x18>
	...

0800c81c <_fstat_r>:
 800c81c:	b538      	push	{r3, r4, r5, lr}
 800c81e:	2300      	movs	r3, #0
 800c820:	4d06      	ldr	r5, [pc, #24]	@ (800c83c <_fstat_r+0x20>)
 800c822:	4604      	mov	r4, r0
 800c824:	4608      	mov	r0, r1
 800c826:	4611      	mov	r1, r2
 800c828:	602b      	str	r3, [r5, #0]
 800c82a:	f7f5 fdad 	bl	8002388 <_fstat>
 800c82e:	1c43      	adds	r3, r0, #1
 800c830:	d102      	bne.n	800c838 <_fstat_r+0x1c>
 800c832:	682b      	ldr	r3, [r5, #0]
 800c834:	b103      	cbz	r3, 800c838 <_fstat_r+0x1c>
 800c836:	6023      	str	r3, [r4, #0]
 800c838:	bd38      	pop	{r3, r4, r5, pc}
 800c83a:	bf00      	nop
 800c83c:	200005ac 	.word	0x200005ac

0800c840 <_isatty_r>:
 800c840:	b538      	push	{r3, r4, r5, lr}
 800c842:	2300      	movs	r3, #0
 800c844:	4d05      	ldr	r5, [pc, #20]	@ (800c85c <_isatty_r+0x1c>)
 800c846:	4604      	mov	r4, r0
 800c848:	4608      	mov	r0, r1
 800c84a:	602b      	str	r3, [r5, #0]
 800c84c:	f7f5 fdac 	bl	80023a8 <_isatty>
 800c850:	1c43      	adds	r3, r0, #1
 800c852:	d102      	bne.n	800c85a <_isatty_r+0x1a>
 800c854:	682b      	ldr	r3, [r5, #0]
 800c856:	b103      	cbz	r3, 800c85a <_isatty_r+0x1a>
 800c858:	6023      	str	r3, [r4, #0]
 800c85a:	bd38      	pop	{r3, r4, r5, pc}
 800c85c:	200005ac 	.word	0x200005ac

0800c860 <_init>:
 800c860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c862:	bf00      	nop
 800c864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c866:	bc08      	pop	{r3}
 800c868:	469e      	mov	lr, r3
 800c86a:	4770      	bx	lr

0800c86c <_fini>:
 800c86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c86e:	bf00      	nop
 800c870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c872:	bc08      	pop	{r3}
 800c874:	469e      	mov	lr, r3
 800c876:	4770      	bx	lr
