<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/efm32zg_prs.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/efm32zg_prs.h</h1><a href="efm32zg__prs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00032"></a>00032 <span class="comment">/**************************************************************************/</span>
<a name="l00037"></a>00037 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00038"></a>00038 <span class="keyword"></span>{
<a name="l00039"></a>00039   __IO uint32_t  SWPULSE;      
<a name="l00040"></a>00040   __IO uint32_t  SWLEVEL;      
<a name="l00041"></a>00041   __IO uint32_t  ROUTE;        
<a name="l00043"></a>00043   uint32_t       RESERVED0[1]; 
<a name="l00044"></a>00044   <a class="code" href="structPRS__CH__TypeDef.html">PRS_CH_TypeDef</a> CH[4];        
<a name="l00045"></a>00045 } <a class="code" href="structPRS__TypeDef.html">PRS_TypeDef</a>;                 
<a name="l00047"></a>00047 <span class="comment">/**************************************************************************/</span>
<a name="l00052"></a>00052 <span class="comment">/* Bit fields for PRS SWPULSE */</span>
<a name="l00053"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2ab5f8a8f7976cfe780bb23fc7ca184d">00053</a> <span class="preprocessor">#define _PRS_SWPULSE_RESETVALUE              0x00000000UL                         </span>
<a name="l00054"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gaa2b7d9ce7b1d07e4c577ed71ccb6159">00054</a> <span class="preprocessor">#define _PRS_SWPULSE_MASK                    0x0000000FUL                         </span>
<a name="l00055"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g47e4c4568b630420def76b5f17c5604a">00055</a> <span class="preprocessor">#define PRS_SWPULSE_CH0PULSE                 (0x1UL &lt;&lt; 0)                         </span>
<a name="l00056"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4e0d36605d5bab8ceffaf0b5ed656cb8">00056</a> <span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_SHIFT          0                                    </span>
<a name="l00057"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g842bcb3c30296ac18afca2b56a8ce6ab">00057</a> <span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_MASK           0x1UL                                </span>
<a name="l00058"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd5c23b89db4226729382f2c44f1f49d9">00058</a> <span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_DEFAULT        0x00000000UL                         </span>
<a name="l00059"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g59c9abf38131dd8c97d7001bf50fadff">00059</a> <span class="preprocessor">#define PRS_SWPULSE_CH0PULSE_DEFAULT         (_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0) </span>
<a name="l00060"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gcb8ece77849aa64e0543fed5af7779c3">00060</a> <span class="preprocessor">#define PRS_SWPULSE_CH1PULSE                 (0x1UL &lt;&lt; 1)                         </span>
<a name="l00061"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9e95394eb0ab7787b2079e907d22cd7b">00061</a> <span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_SHIFT          1                                    </span>
<a name="l00062"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g0cd68f32e827c6a06a5aabb234be148c">00062</a> <span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_MASK           0x2UL                                </span>
<a name="l00063"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g6fb1b5120ea80441d41cb7b593bbc6ba">00063</a> <span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_DEFAULT        0x00000000UL                         </span>
<a name="l00064"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd15e33a50b951b6b6b281f7c80b82d6f">00064</a> <span class="preprocessor">#define PRS_SWPULSE_CH1PULSE_DEFAULT         (_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1) </span>
<a name="l00065"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3cca3d9562632938beb49c44b0b77081">00065</a> <span class="preprocessor">#define PRS_SWPULSE_CH2PULSE                 (0x1UL &lt;&lt; 2)                         </span>
<a name="l00066"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g61ebcad9414ce5a7cccaa54912d5d15a">00066</a> <span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_SHIFT          2                                    </span>
<a name="l00067"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gfaa1e7e199925102d3c08a262db65e8a">00067</a> <span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_MASK           0x4UL                                </span>
<a name="l00068"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4e9b8b736b62f53b0b5e12284e6ffe59">00068</a> <span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_DEFAULT        0x00000000UL                         </span>
<a name="l00069"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g0d81a08359239371922eb240b8ce2951">00069</a> <span class="preprocessor">#define PRS_SWPULSE_CH2PULSE_DEFAULT         (_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2) </span>
<a name="l00070"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g41a9bbbe23222308b559675c7081fd1a">00070</a> <span class="preprocessor">#define PRS_SWPULSE_CH3PULSE                 (0x1UL &lt;&lt; 3)                         </span>
<a name="l00071"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g30f8a72bc3720526a9c812af478c288d">00071</a> <span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_SHIFT          3                                    </span>
<a name="l00072"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7e2f71181e478510ef883ada7e3cb174">00072</a> <span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_MASK           0x8UL                                </span>
<a name="l00073"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ge6a1b90b929ad89379989173e5ce50fc">00073</a> <span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_DEFAULT        0x00000000UL                         </span>
<a name="l00074"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g146e72d0dd1c912f9bec9f22fd02f5ff">00074</a> <span class="preprocessor">#define PRS_SWPULSE_CH3PULSE_DEFAULT         (_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3) </span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="comment">/* Bit fields for PRS SWLEVEL */</span>
<a name="l00077"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gdeac54101aca47a17ecb61f9f559c811">00077</a> <span class="preprocessor">#define _PRS_SWLEVEL_RESETVALUE              0x00000000UL                         </span>
<a name="l00078"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc733addf8455b38abfa0a2a0d4024e6a">00078</a> <span class="preprocessor">#define _PRS_SWLEVEL_MASK                    0x0000000FUL                         </span>
<a name="l00079"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g783f93f8907f806b06cdf20d4800e074">00079</a> <span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL                 (0x1UL &lt;&lt; 0)                         </span>
<a name="l00080"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7e1f525b00b4466c77da8037b66b9bfb">00080</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT          0                                    </span>
<a name="l00081"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g04e2e56f9003cd6ea6a51f9b802279be">00081</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_MASK           0x1UL                                </span>
<a name="l00082"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc6b7a9be4702c70797b9beaa5ca4c283">00082</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT        0x00000000UL                         </span>
<a name="l00083"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g737949d3661a5f24fb60ce0f62759890">00083</a> <span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT         (_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0) </span>
<a name="l00084"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1ce5b99f05e49d947a868dc4d49f5a4e">00084</a> <span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL                 (0x1UL &lt;&lt; 1)                         </span>
<a name="l00085"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gdf5f2ea0475476c63fd57a0ebf11e9e9">00085</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT          1                                    </span>
<a name="l00086"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9dfa84e502d8c90093045dc4793a1fc9">00086</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_MASK           0x2UL                                </span>
<a name="l00087"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g844e86a2e412df19d7a21117c8e9fcef">00087</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT        0x00000000UL                         </span>
<a name="l00088"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g8ce1e40ca36c543e77c0b283f262e09c">00088</a> <span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT         (_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1) </span>
<a name="l00089"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g96661a8a2065b449ec1eda025dfa27c0">00089</a> <span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL                 (0x1UL &lt;&lt; 2)                         </span>
<a name="l00090"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gf65f960bbd86c57739bdf0deeb620f09">00090</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT          2                                    </span>
<a name="l00091"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4e0b67c62cf3144bf467e5fba6b557cd">00091</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_MASK           0x4UL                                </span>
<a name="l00092"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7c179bad8d4dd561922479b3d8ed0d6f">00092</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT        0x00000000UL                         </span>
<a name="l00093"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb39ef1e79dd5c8a23adca1e36e074665">00093</a> <span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT         (_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2) </span>
<a name="l00094"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7335db4897e7caeee27a9bd91e770a2a">00094</a> <span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL                 (0x1UL &lt;&lt; 3)                         </span>
<a name="l00095"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g02d4f17fbefe41a918193d77b639204c">00095</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT          3                                    </span>
<a name="l00096"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g68d0c529d67fd21616d7bd4367e9ae8b">00096</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_MASK           0x8UL                                </span>
<a name="l00097"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g0b2f85f931cde674fe2139df74b8f840">00097</a> <span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT        0x00000000UL                         </span>
<a name="l00098"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1f153587e837f422b5e2f010cdf8c08e">00098</a> <span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT         (_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3) </span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">/* Bit fields for PRS ROUTE */</span>
<a name="l00101"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1e83c5ae47256593785743f4d42763de">00101</a> <span class="preprocessor">#define _PRS_ROUTE_RESETVALUE                0x00000000UL                       </span>
<a name="l00102"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g64486ed6fae30b45aa7ec57d67d15169">00102</a> <span class="preprocessor">#define _PRS_ROUTE_MASK                      0x0000070FUL                       </span>
<a name="l00103"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3f61120a30423a724d8af82b69257bc7">00103</a> <span class="preprocessor">#define PRS_ROUTE_CH0PEN                     (0x1UL &lt;&lt; 0)                       </span>
<a name="l00104"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4356b34aa52716c7992bbc92822f4afc">00104</a> <span class="preprocessor">#define _PRS_ROUTE_CH0PEN_SHIFT              0                                  </span>
<a name="l00105"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g6f7f1b631eed79ccb57e6db97dabba4c">00105</a> <span class="preprocessor">#define _PRS_ROUTE_CH0PEN_MASK               0x1UL                              </span>
<a name="l00106"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g36185549aa55f90ffc5d1be4b1f55070">00106</a> <span class="preprocessor">#define _PRS_ROUTE_CH0PEN_DEFAULT            0x00000000UL                       </span>
<a name="l00107"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd2e7100ea446add762a425e8da10bc74">00107</a> <span class="preprocessor">#define PRS_ROUTE_CH0PEN_DEFAULT             (_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)   </span>
<a name="l00108"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ge8b31697fea92ed0bc2edc702c9a05b6">00108</a> <span class="preprocessor">#define PRS_ROUTE_CH1PEN                     (0x1UL &lt;&lt; 1)                       </span>
<a name="l00109"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gf67225d837a715d6909dd5b6ef5b909f">00109</a> <span class="preprocessor">#define _PRS_ROUTE_CH1PEN_SHIFT              1                                  </span>
<a name="l00110"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g70d4c4e9f65249cacffba14d6e1c0873">00110</a> <span class="preprocessor">#define _PRS_ROUTE_CH1PEN_MASK               0x2UL                              </span>
<a name="l00111"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g86aafbf1fc6c280ce588b58ac238ec79">00111</a> <span class="preprocessor">#define _PRS_ROUTE_CH1PEN_DEFAULT            0x00000000UL                       </span>
<a name="l00112"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gba80fcc6a92be38d997755f274905e91">00112</a> <span class="preprocessor">#define PRS_ROUTE_CH1PEN_DEFAULT             (_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)   </span>
<a name="l00113"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g63fb3666b52412b607b8bc97f5826e28">00113</a> <span class="preprocessor">#define PRS_ROUTE_CH2PEN                     (0x1UL &lt;&lt; 2)                       </span>
<a name="l00114"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g02f49463f08965bd1eebc1e37a554499">00114</a> <span class="preprocessor">#define _PRS_ROUTE_CH2PEN_SHIFT              2                                  </span>
<a name="l00115"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g72f460f61a3c0f7fe36560889be3e461">00115</a> <span class="preprocessor">#define _PRS_ROUTE_CH2PEN_MASK               0x4UL                              </span>
<a name="l00116"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g5bb6b37032a75dfa14344700cb242f52">00116</a> <span class="preprocessor">#define _PRS_ROUTE_CH2PEN_DEFAULT            0x00000000UL                       </span>
<a name="l00117"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd802b81aaeb5eed3596d479023f1c32f">00117</a> <span class="preprocessor">#define PRS_ROUTE_CH2PEN_DEFAULT             (_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)   </span>
<a name="l00118"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc20136920d7cf658b0abed4cdb0f9b88">00118</a> <span class="preprocessor">#define PRS_ROUTE_CH3PEN                     (0x1UL &lt;&lt; 3)                       </span>
<a name="l00119"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g652d937d4b5526780fba5744cc715721">00119</a> <span class="preprocessor">#define _PRS_ROUTE_CH3PEN_SHIFT              3                                  </span>
<a name="l00120"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb5aa692b84d8747fd35e321521761459">00120</a> <span class="preprocessor">#define _PRS_ROUTE_CH3PEN_MASK               0x8UL                              </span>
<a name="l00121"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd2d9dd5cf0a2df6169cf1636e18ac3e9">00121</a> <span class="preprocessor">#define _PRS_ROUTE_CH3PEN_DEFAULT            0x00000000UL                       </span>
<a name="l00122"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g78c8bd9b42ea804812fe15d8d1e50d40">00122</a> <span class="preprocessor">#define PRS_ROUTE_CH3PEN_DEFAULT             (_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)   </span>
<a name="l00123"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga684e37a8d707e96714f435c2a0b0f0d">00123</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_SHIFT            8                                  </span>
<a name="l00124"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g636b0a9717b29e21fdca4506a035e716">00124</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_MASK             0x700UL                            </span>
<a name="l00125"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#geb71905fd8099e5a32fdd3d26e534645">00125</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC0             0x00000000UL                       </span>
<a name="l00126"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2f67dfc89c4905dd45a7a84f64a6a66c">00126</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_DEFAULT          0x00000000UL                       </span>
<a name="l00127"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g24eb54c3e0163a588cce78e873ade5d6">00127</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC1             0x00000001UL                       </span>
<a name="l00128"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g54fe748d350327cf62dc0f331c808aa8">00128</a> <span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC2             0x00000002UL                       </span>
<a name="l00129"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g8112336819b53dad39f7fc9acbb25022">00129</a> <span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC0              (_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)    </span>
<a name="l00130"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g18ad5742e8a8d0c5d62d1d358cb0eb4d">00130</a> <span class="preprocessor">#define PRS_ROUTE_LOCATION_DEFAULT           (_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8) </span>
<a name="l00131"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1e057b612c46538b6bc03a03f6fb7e32">00131</a> <span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC1              (_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)    </span>
<a name="l00132"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd8cb86accb395e541b1e7bcd71bff411">00132</a> <span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC2              (_PRS_ROUTE_LOCATION_LOC2 &lt;&lt; 8)    </span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="comment">/* Bit fields for PRS CH_CTRL */</span>
<a name="l00135"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd0a563709dfb1b119309ee4476564f22">00135</a> <span class="preprocessor">#define _PRS_CH_CTRL_RESETVALUE              0x00000000UL                             </span>
<a name="l00136"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g85de3354323cef7c3f39dd63cde6147e">00136</a> <span class="preprocessor">#define _PRS_CH_CTRL_MASK                    0x133F0007UL                             </span>
<a name="l00137"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g817be6803fe7800cd03ca4c4170bf159">00137</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_SHIFT            0                                        </span>
<a name="l00138"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2d36c8c56174e5db5abcbc04c1141597">00138</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_MASK             0x7UL                                    </span>
<a name="l00139"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gfd6e16c30eaef4e96c8d7e71ec5159aa">00139</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT          0x00000000UL                             </span>
<a name="l00140"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2c82c33152490e72c09ac999d0267560">00140</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT         0x00000000UL                             </span>
<a name="l00141"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gde59af93301160d6983e3d33c4a1b9bc">00141</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE       0x00000000UL                             </span>
<a name="l00142"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb0630761b261893187e80307184f6d39">00142</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1IRTX       0x00000000UL                             </span>
<a name="l00143"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc6956bebcb2e0b1db6f5349f75c2ce94">00143</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF         0x00000000UL                             </span>
<a name="l00144"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gde959fb85e9b57478c3b40fd66257c32">00144</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF         0x00000000UL                             </span>
<a name="l00145"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#geb8f8caf167447c839438c779007b5d4">00145</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCOF            0x00000000UL                             </span>
<a name="l00146"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd789e86b470c18c1a8a36562110bf303">00146</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0         0x00000000UL                             </span>
<a name="l00147"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gaf281e92ef88b7833594c1cb6c53cb9b">00147</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8         0x00000000UL                             </span>
<a name="l00148"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc9425d04093321cc508a98a649ead7bf">00148</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_PCNT0TCC         0x00000000UL                             </span>
<a name="l00149"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ged456e3f5392833177c4e1311f05cae3">00149</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN         0x00000001UL                             </span>
<a name="l00150"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7fbcb0f847bb09ff758fcfed19f7a31c">00150</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1TXC        0x00000001UL                             </span>
<a name="l00151"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gfbbd8baa929834533ff8911a936b5664">00151</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF         0x00000001UL                             </span>
<a name="l00152"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g79452f30afc24153299fbadc093238cc">00152</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF         0x00000001UL                             </span>
<a name="l00153"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3ca9c6b45f6c8513dd5c2e361f0e7e32">00153</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0         0x00000001UL                             </span>
<a name="l00154"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g62ba89281fe564ca60163575fa56250d">00154</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1         0x00000001UL                             </span>
<a name="l00155"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1205b2cd1f7614bf3fa8bea2e8275493">00155</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9         0x00000001UL                             </span>
<a name="l00156"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g8794a820dc227b6feaca4b542e599eca">00156</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV    0x00000002UL                             </span>
<a name="l00157"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g517322cdcac75fead5ebef0212dec852">00157</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0        0x00000002UL                             </span>
<a name="l00158"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g6b866f2d2ff9d86f3fe30f236b2fc751">00158</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0        0x00000002UL                             </span>
<a name="l00159"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd7dd59df4e6c1639a7ffe35730ededc5">00159</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1         0x00000002UL                             </span>
<a name="l00160"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc36735a7b6bd5a214aba6bdd8a11bcdf">00160</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2         0x00000002UL                             </span>
<a name="l00161"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g6a5060e31c8356ad0c0bfb527252bd27">00161</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10        0x00000002UL                             </span>
<a name="l00162"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb61a70a13feff6c60b0a310c746d32ee">00162</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1        0x00000003UL                             </span>
<a name="l00163"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g5c7a68a182d7a9ece383be54d8648f8a">00163</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1        0x00000003UL                             </span>
<a name="l00164"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g620f1569a580419059b5dad61647256e">00164</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3         0x00000003UL                             </span>
<a name="l00165"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb5a087428ba5be2c49e2aa52ded4a903">00165</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11        0x00000003UL                             </span>
<a name="l00166"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gdcacfa3e28e5a1519e96b97f8ce548d2">00166</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2        0x00000004UL                             </span>
<a name="l00167"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4d840218244c71f9990a7b1cb933118c">00167</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2        0x00000004UL                             </span>
<a name="l00168"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd7254eaacfaf503763af51c1e2fca241">00168</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4         0x00000004UL                             </span>
<a name="l00169"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3a90004974156984e962e104f6e8cc71">00169</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12        0x00000004UL                             </span>
<a name="l00170"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gafe90797830caf0f7732f673abf35e84">00170</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5         0x00000005UL                             </span>
<a name="l00171"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb1ec6280c56b4427758246813cecaa8a">00171</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13        0x00000005UL                             </span>
<a name="l00172"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gefd05b068b8572e50ab8a75d257d7171">00172</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6         0x00000006UL                             </span>
<a name="l00173"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3443f38c54796d23752e6b343f834e67">00173</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14        0x00000006UL                             </span>
<a name="l00174"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g85abc8e7f195ea48967d5ad5192bef8d">00174</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7         0x00000007UL                             </span>
<a name="l00175"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga449617edffa499c5ef643278e66678e">00175</a> <span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15        0x00000007UL                             </span>
<a name="l00176"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gfad22584b9290fd2fee23a77dcb7c1e1">00176</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_VCMPOUT           (_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)       </span>
<a name="l00177"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g46050fa44c14c795482bbbafa8f651d7">00177</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT          (_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)      </span>
<a name="l00178"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g76718c370048a716ff13d54d52663070">00178</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE        (_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)    </span>
<a name="l00179"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gf07b1cbbf3e81d7bfc5725c49d66d9b0">00179</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1IRTX        (_PRS_CH_CTRL_SIGSEL_USART1IRTX &lt;&lt; 0)    </span>
<a name="l00180"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc00a17f59ef3f6d91d2cd82eee43fa9e">00180</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0UF          (_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)      </span>
<a name="l00181"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g76697c35948199a2b5723766f30a7ff4">00181</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1UF          (_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)      </span>
<a name="l00182"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g140f067bc546484319a76f78719d990a">00182</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCOF             (_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)         </span>
<a name="l00183"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gb6f6a7d871d54759467f1e0c01a38673">00183</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0          (_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)      </span>
<a name="l00184"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4ae8335ac21ca1108f7815acdbb40763">00184</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8          (_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)      </span>
<a name="l00185"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2fc1c0996c7f665559648974e897a924">00185</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_PCNT0TCC          (_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)      </span>
<a name="l00186"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga01dc9a580cd2247f2531d74a5ae873a">00186</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN          (_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)      </span>
<a name="l00187"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g45ac7f5fe630e31d0dedd618997e0ba5">00187</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1TXC         (_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)     </span>
<a name="l00188"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gbe6b925ab91893d157b089831fbfc4f5">00188</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0OF          (_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)      </span>
<a name="l00189"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc635883215a112e39e624392fc21fd78">00189</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1OF          (_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)      </span>
<a name="l00190"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gee3cfedbe8f8290a6a155dde00d64271">00190</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0          (_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)      </span>
<a name="l00191"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gbe2a84e58f2ece064455df1da505a869">00191</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1          (_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)      </span>
<a name="l00192"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gca7c21155f7362490bfd8f5179d65756">00192</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9          (_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)      </span>
<a name="l00193"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9e52ef2ab07b5a42867fa7ee668fbaea">00193</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV     (_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0) </span>
<a name="l00194"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4b693798cc1c8a7021363f0effcd01ca">00194</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0         (_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)     </span>
<a name="l00195"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g46c95072a414f26fefc78bfe1d6066f5">00195</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0         (_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)     </span>
<a name="l00196"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga12c443c22224ec74189055ca25339c2">00196</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1          (_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)      </span>
<a name="l00197"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd00494ce69289141b10e3fc7fe3fe80c">00197</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2          (_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)      </span>
<a name="l00198"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3367ef8a287e62d6ec0d701a86b95e87">00198</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10         (_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)     </span>
<a name="l00199"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7f42a9a994ad3ca7f824701c8667082f">00199</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1         (_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)     </span>
<a name="l00200"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga87f446fa919df5e8f398c13ae31500c">00200</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1         (_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)     </span>
<a name="l00201"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3a4203b58cca23222507f906d9739874">00201</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3          (_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)      </span>
<a name="l00202"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g10ebbc69abadd60e34bea810dfd1a0e4">00202</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11         (_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)     </span>
<a name="l00203"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3d25dd53bfb9b16fc587b030638b735d">00203</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2         (_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)     </span>
<a name="l00204"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g741779e211e24525b289c10710bc30eb">00204</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2         (_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)     </span>
<a name="l00205"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g63c695f10b4f4fb227b8e856b20ac7e4">00205</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4          (_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)      </span>
<a name="l00206"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1c5b619600de181781c6a2f893b47e34">00206</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12         (_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)     </span>
<a name="l00207"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g6f91ed1413c6360b29ad6ea7a7096a54">00207</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5          (_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)      </span>
<a name="l00208"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc4bd15b44887f205d3e91c65c12eeab7">00208</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13         (_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)     </span>
<a name="l00209"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9f1505d7b6d54d1016f51e83ffbf7eb0">00209</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6          (_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)      </span>
<a name="l00210"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1c12066d18f663c7c7f5dddf35e112e1">00210</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14         (_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)     </span>
<a name="l00211"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g41ed065e6745f25521f60466dbb95d55">00211</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7          (_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)      </span>
<a name="l00212"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7ad47b6e1d0def5858d962b19975432a">00212</a> <span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15         (_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)     </span>
<a name="l00213"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gdc44f7e0f59fa9d81e5589d77158c8e9">00213</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_SHIFT         16                                       </span>
<a name="l00214"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3a7487965459eeccdd641d169bb1262a">00214</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_MASK          0x3F0000UL                               </span>
<a name="l00215"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g2204a00ff1c3deb7d5cffd1dc37827ca">00215</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_NONE          0x00000000UL                             </span>
<a name="l00216"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gac04fc5afdbc694f6196ec77cb3a3cf0">00216</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_VCMP          0x00000001UL                             </span>
<a name="l00217"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gcfbdaffa34ca8ceebd5e38a262a68789">00217</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ACMP0         0x00000002UL                             </span>
<a name="l00218"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gac17b2021300eb950d03c6e6a3eeb7da">00218</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ADC0          0x00000008UL                             </span>
<a name="l00219"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gf51774c50e9c8813a7f33d7d903958ea">00219</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USART1        0x00000011UL                             </span>
<a name="l00220"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g122e8c2af23b8d1fa904fb8297ebf545">00220</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER0        0x0000001CUL                             </span>
<a name="l00221"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g8ca4873e3b294c8d19b18ff39e3ae02e">00221</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER1        0x0000001DUL                             </span>
<a name="l00222"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gab56c4cb4d47dc8f42ee94b438c03e21">00222</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_RTC           0x00000028UL                             </span>
<a name="l00223"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc98fdcefa552c264b4f59252863aaee1">00223</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOL         0x00000030UL                             </span>
<a name="l00224"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3948e0005fc96dca6230a67eacea6523">00224</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOH         0x00000031UL                             </span>
<a name="l00225"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gebedc8cd3d7ba5677133ab2d2dd0cad1">00225</a> <span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_PCNT0         0x00000036UL                             </span>
<a name="l00226"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gf4257b6773dc3ee4b6e6ee7ffbe442a6">00226</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_NONE           (_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)      </span>
<a name="l00227"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#ga1d36d3bda3e26eebb0ca7e0f8ef4431">00227</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_VCMP           (_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)      </span>
<a name="l00228"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g05455e41a92fc3aff80164a56d2bd718">00228</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ACMP0          (_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)     </span>
<a name="l00229"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gda44d0d2ddc16c700c921a6ee21e1848">00229</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ADC0           (_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)      </span>
<a name="l00230"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g346f1839f8e8941f5cd5ec6dba8bfb76">00230</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USART1         (_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)    </span>
<a name="l00231"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g946819b2e4a99179651f73fe66970720">00231</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER0         (_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)    </span>
<a name="l00232"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gc18dfc8f91faff990d0ab4c595486683">00232</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER1         (_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)    </span>
<a name="l00233"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gba99b54c693295c2a0363bda375c06d1">00233</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_RTC            (_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)       </span>
<a name="l00234"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd9935e476e6fc2f0eae913cdda1506c9">00234</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOL          (_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)     </span>
<a name="l00235"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g0044f19dcfb01574337fd4e05147270e">00235</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOH          (_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)     </span>
<a name="l00236"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd2e55761a472731a511daa0a30a0dea3">00236</a> <span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_PCNT0          (_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 16)     </span>
<a name="l00237"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9d99ba164532805668cd6221917fe124">00237</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_SHIFT             24                                       </span>
<a name="l00238"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g3c1affdd7e4f63baed3d8ad36909c818">00238</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_MASK              0x3000000UL                              </span>
<a name="l00239"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g0fa51602b5956dc3b3cb899ebc8e3db9">00239</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_DEFAULT           0x00000000UL                             </span>
<a name="l00240"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g5ee943aba476b82808bdf0ef2c5fe188">00240</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_OFF               0x00000000UL                             </span>
<a name="l00241"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g75cea2dacf6fdcba0e93046fd1487cbe">00241</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_POSEDGE           0x00000001UL                             </span>
<a name="l00242"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gfe887098478fa2690a439693870ea844">00242</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_NEGEDGE           0x00000002UL                             </span>
<a name="l00243"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g4f1380bfca76aba7f0b33399582cb977">00243</a> <span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES         0x00000003UL                             </span>
<a name="l00244"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g1f8c411b984a791a0378b87496555291">00244</a> <span class="preprocessor">#define PRS_CH_CTRL_EDSEL_DEFAULT            (_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)       </span>
<a name="l00245"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gd2e8f3971f911576d36121fc2fa50fcb">00245</a> <span class="preprocessor">#define PRS_CH_CTRL_EDSEL_OFF                (_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)           </span>
<a name="l00246"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g629937c225db1e00a996bbba5bc0dfa9">00246</a> <span class="preprocessor">#define PRS_CH_CTRL_EDSEL_POSEDGE            (_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)       </span>
<a name="l00247"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g03fd7be0967b8ad13fc5251643a0c2a6">00247</a> <span class="preprocessor">#define PRS_CH_CTRL_EDSEL_NEGEDGE            (_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)       </span>
<a name="l00248"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g9ed74f2cef37af34d0d919470497afc7">00248</a> <span class="preprocessor">#define PRS_CH_CTRL_EDSEL_BOTHEDGES          (_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)     </span>
<a name="l00249"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g776bf2cd206588212b9e638163017e47">00249</a> <span class="preprocessor">#define PRS_CH_CTRL_ASYNC                    (0x1UL &lt;&lt; 28)                            </span>
<a name="l00250"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g7c298433ecf665c32d77ae355eacb451">00250</a> <span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_SHIFT             28                                       </span>
<a name="l00251"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g30c73fb349043fcd019f17558f692c0b">00251</a> <span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_MASK              0x10000000UL                             </span>
<a name="l00252"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#gbc8419e019664888ca2822d992e51350">00252</a> <span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_DEFAULT           0x00000000UL                             </span>
<a name="l00253"></a><a class="code" href="group__EFM32ZG__PRS__BitFields.html#g11857e54b77535a319cc7916ed4816e8">00253</a> <span class="preprocessor">#define PRS_CH_CTRL_ASYNC_DEFAULT            (_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)       </span>
</pre></div><div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:12:28 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
