INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub/half_sub.srcs/sources_1/new/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub/half_sub.srcs/sim_1/new/half_sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sub_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub/half_sub.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
