Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 29 21:50:38 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UartReceiver_control_sets_placed.rpt
| Design       : UartReceiver
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+--------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+---------------+--------------------------+------------------+----------------+
|  sys_clock_IBUF_BUFG |               |                          |                1 |              1 |
|  U0/tempClk          |               |                          |                1 |              2 |
|  sys_clock_IBUF_BUFG | U0/sel        | U0/clkCounter[0]_i_1_n_0 |                7 |             26 |
+----------------------+---------------+--------------------------+------------------+----------------+


