library verilog;
use verilog.vl_types.all;
entity npc is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        npc_sel         : in     vl_logic_vector(1 downto 0);
        zero            : in     vl_logic;
        pc              : out    vl_logic_vector(31 downto 0);
        imout           : in     vl_logic_vector(31 downto 0);
        rs_data         : in     vl_logic_vector(31 downto 0)
    );
end npc;
