// Seed: 1641238282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri1 id_13
    , id_50,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16,
    input supply1 id_17,
    input wand id_18,
    input tri1 id_19,
    input wor id_20,
    output uwire id_21,
    input supply1 id_22,
    output tri id_23,
    input wor id_24,
    output tri0 id_25,
    input supply1 id_26,
    input wor id_27,
    input wor id_28,
    input supply1 id_29,
    input wire id_30,
    output tri1 id_31,
    input uwire id_32,
    input supply1 id_33,
    input wor id_34,
    output tri id_35,
    input tri0 id_36,
    input supply0 id_37,
    input uwire id_38,
    input wor id_39,
    input tri0 id_40,
    output supply0 id_41,
    input wire id_42,
    output tri1 id_43,
    input wand id_44,
    output uwire id_45,
    input wor id_46,
    input tri0 id_47,
    input tri1 id_48
);
  wire id_51;
  module_0(
      id_51, id_51, id_51, id_50
  );
  wand id_52 = id_18;
  wire id_53;
  assign id_35 = ~id_12;
  wire id_54;
endmodule
