<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>smc83c170var.h source code [netbsd/sys/dev/ic/smc83c170var.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="epic_control_data,epic_descsoft,epic_softc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/smc83c170var.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='smc83c170var.h.html'>smc83c170var.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: smc83c170var.h,v 1.14 2009/09/03 14:13:16 tsutsui Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 1999 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_SMC83C170VAR_H_">_DEV_IC_SMC83C170VAR_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/_DEV_IC_SMC83C170VAR_H_" data-ref="_M/_DEV_IC_SMC83C170VAR_H_">_DEV_IC_SMC83C170VAR_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../sys/callout.h.html">&lt;sys/callout.h&gt;</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/*</i></td></tr>
<tr><th id="39">39</th><td><i> * Misc. definitions for the Standard Microsystems Corp. 83C170</i></td></tr>
<tr><th id="40">40</th><td><i> * Ethernet PCI Integrated Controller (EPIC/100) driver.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Transmit descriptor list size.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NTXDESC" data-ref="_M/EPIC_NTXDESC">EPIC_NTXDESC</dfn>		128</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NTXDESC_MASK" data-ref="_M/EPIC_NTXDESC_MASK">EPIC_NTXDESC_MASK</dfn>	(EPIC_NTXDESC - 1)</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NEXTTX" data-ref="_M/EPIC_NEXTTX">EPIC_NEXTTX</dfn>(x)		((x + 1) &amp; EPIC_NTXDESC_MASK)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/*</i></td></tr>
<tr><th id="51">51</th><td><i> * Receive descriptor list size.</i></td></tr>
<tr><th id="52">52</th><td><i> */</i></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NRXDESC" data-ref="_M/EPIC_NRXDESC">EPIC_NRXDESC</dfn>		64</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NRXDESC_MASK" data-ref="_M/EPIC_NRXDESC_MASK">EPIC_NRXDESC_MASK</dfn>	(EPIC_NRXDESC - 1)</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/EPIC_NEXTRX" data-ref="_M/EPIC_NEXTRX">EPIC_NEXTRX</dfn>(x)		((x + 1) &amp; EPIC_NRXDESC_MASK)</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/*</i></td></tr>
<tr><th id="58">58</th><td><i> * Control structures are DMA'd to the EPIC chip.  We allocate them in</i></td></tr>
<tr><th id="59">59</th><td><i> * a single clump that maps to a single DMA segment to make several things</i></td></tr>
<tr><th id="60">60</th><td><i> * easier.</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td><b>struct</b> <dfn class="type def" id="epic_control_data" title='epic_control_data' data-ref="epic_control_data" data-ref-filename="epic_control_data">epic_control_data</dfn> {</td></tr>
<tr><th id="63">63</th><td>	<i>/*</i></td></tr>
<tr><th id="64">64</th><td><i>	 * The transmit descriptors.</i></td></tr>
<tr><th id="65">65</th><td><i>	 */</i></td></tr>
<tr><th id="66">66</th><td>	<b>struct</b> <a class="type" href="smc83c170reg.h.html#epic_txdesc" title='epic_txdesc' data-ref="epic_txdesc" data-ref-filename="epic_txdesc">epic_txdesc</a> <dfn class="decl field" id="epic_control_data::ecd_txdescs" title='epic_control_data::ecd_txdescs' data-ref="epic_control_data::ecd_txdescs" data-ref-filename="epic_control_data..ecd_txdescs">ecd_txdescs</dfn>[<a class="macro" href="#46" title="128" data-ref="_M/EPIC_NTXDESC">EPIC_NTXDESC</a>];</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<i>/*</i></td></tr>
<tr><th id="69">69</th><td><i>	 * The receive descriptors.</i></td></tr>
<tr><th id="70">70</th><td><i>	 */</i></td></tr>
<tr><th id="71">71</th><td>	<b>struct</b> <a class="type" href="smc83c170reg.h.html#epic_rxdesc" title='epic_rxdesc' data-ref="epic_rxdesc" data-ref-filename="epic_rxdesc">epic_rxdesc</a> <dfn class="decl field" id="epic_control_data::ecd_rxdescs" title='epic_control_data::ecd_rxdescs' data-ref="epic_control_data::ecd_rxdescs" data-ref-filename="epic_control_data..ecd_rxdescs">ecd_rxdescs</dfn>[<a class="macro" href="#53" title="64" data-ref="_M/EPIC_NRXDESC">EPIC_NRXDESC</a>];</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<i>/*</i></td></tr>
<tr><th id="74">74</th><td><i>	 * The transmit fraglists.</i></td></tr>
<tr><th id="75">75</th><td><i>	 */</i></td></tr>
<tr><th id="76">76</th><td>	<b>struct</b> <a class="type" href="smc83c170reg.h.html#epic_fraglist" title='epic_fraglist' data-ref="epic_fraglist" data-ref-filename="epic_fraglist">epic_fraglist</a> <dfn class="decl field" id="epic_control_data::ecd_txfrags" title='epic_control_data::ecd_txfrags' data-ref="epic_control_data::ecd_txfrags" data-ref-filename="epic_control_data..ecd_txfrags">ecd_txfrags</dfn>[<a class="macro" href="#46" title="128" data-ref="_M/EPIC_NTXDESC">EPIC_NTXDESC</a>];</td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDOFF" data-ref="_M/EPIC_CDOFF">EPIC_CDOFF</dfn>(x)	offsetof(struct epic_control_data, x)</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDTXOFF" data-ref="_M/EPIC_CDTXOFF">EPIC_CDTXOFF</dfn>(x)	EPIC_CDOFF(ecd_txdescs[(x)])</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDRXOFF" data-ref="_M/EPIC_CDRXOFF">EPIC_CDRXOFF</dfn>(x)	EPIC_CDOFF(ecd_rxdescs[(x)])</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDFLOFF" data-ref="_M/EPIC_CDFLOFF">EPIC_CDFLOFF</dfn>(x)	EPIC_CDOFF(ecd_txfrags[(x)])</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * Software state for transmit and receive desciptors.</i></td></tr>
<tr><th id="86">86</th><td><i> */</i></td></tr>
<tr><th id="87">87</th><td><b>struct</b> <dfn class="type def" id="epic_descsoft" title='epic_descsoft' data-ref="epic_descsoft" data-ref-filename="epic_descsoft">epic_descsoft</dfn> {</td></tr>
<tr><th id="88">88</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a> *<dfn class="decl field" id="epic_descsoft::ds_mbuf" title='epic_descsoft::ds_mbuf' data-ref="epic_descsoft::ds_mbuf" data-ref-filename="epic_descsoft..ds_mbuf">ds_mbuf</dfn>;		<i>/* head of mbuf chain */</i></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="epic_descsoft::ds_dmamap" title='epic_descsoft::ds_dmamap' data-ref="epic_descsoft::ds_dmamap" data-ref-filename="epic_descsoft..ds_dmamap">ds_dmamap</dfn>;		<i>/* our DMA map */</i></td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/*</i></td></tr>
<tr><th id="93">93</th><td><i> * Software state per device.</i></td></tr>
<tr><th id="94">94</th><td><i> */</i></td></tr>
<tr><th id="95">95</th><td><b>struct</b> <dfn class="type def" id="epic_softc" title='epic_softc' data-ref="epic_softc" data-ref-filename="epic_softc">epic_softc</dfn> {</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a> <dfn class="decl field" id="epic_softc::sc_dev" title='epic_softc::sc_dev' data-ref="epic_softc::sc_dev" data-ref-filename="epic_softc..sc_dev">sc_dev</dfn>;		<i>/* generic device information */</i></td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a> <dfn class="decl field" id="epic_softc::sc_st" title='epic_softc::sc_st' data-ref="epic_softc::sc_st" data-ref-filename="epic_softc..sc_st">sc_st</dfn>;		<i>/* bus space tag */</i></td></tr>
<tr><th id="98">98</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a> <dfn class="decl field" id="epic_softc::sc_sh" title='epic_softc::sc_sh' data-ref="epic_softc::sc_sh" data-ref-filename="epic_softc..sc_sh">sc_sh</dfn>;	<i>/* bus space handle */</i></td></tr>
<tr><th id="99">99</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a> <dfn class="decl field" id="epic_softc::sc_dmat" title='epic_softc::sc_dmat' data-ref="epic_softc::sc_dmat" data-ref-filename="epic_softc..sc_dmat">sc_dmat</dfn>;		<i>/* bus DMA tag */</i></td></tr>
<tr><th id="100">100</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ethercom" title='ethercom' data-ref="ethercom" data-ref-filename="ethercom">ethercom</a> <dfn class="decl field" id="epic_softc::sc_ethercom" title='epic_softc::sc_ethercom' data-ref="epic_softc::sc_ethercom" data-ref-filename="epic_softc..sc_ethercom">sc_ethercom</dfn>;	<i>/* ethernet common data */</i></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>	<em>int</em> <dfn class="decl field" id="epic_softc::sc_hwflags" title='epic_softc::sc_hwflags' data-ref="epic_softc::sc_hwflags" data-ref-filename="epic_softc..sc_hwflags">sc_hwflags</dfn>;			<i>/* info about board */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/EPIC_HAS_BNC" data-ref="_M/EPIC_HAS_BNC">EPIC_HAS_BNC</dfn>		0x01	/* BNC on serial interface */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/EPIC_HAS_MII_FIBER" data-ref="_M/EPIC_HAS_MII_FIBER">EPIC_HAS_MII_FIBER</dfn>	0x02	/* fiber on MII lxtphy */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/EPIC_DUPLEXLED_ON_694" data-ref="_M/EPIC_DUPLEXLED_ON_694">EPIC_DUPLEXLED_ON_694</dfn>	0x04	/* duplex LED by software */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<b>struct</b> <a class="type" href="../mii/miivar.h.html#mii_data" title='mii_data' data-ref="mii_data" data-ref-filename="mii_data">mii_data</a> <dfn class="decl field" id="epic_softc::sc_mii" title='epic_softc::sc_mii' data-ref="epic_softc::sc_mii" data-ref-filename="epic_softc..sc_mii">sc_mii</dfn>;		<i>/* MII/media information */</i></td></tr>
<tr><th id="108">108</th><td>	<b>struct</b> <a class="type" href="../../sys/callout.h.html#callout" title='callout' data-ref="callout" data-ref-filename="callout">callout</a> <dfn class="decl field" id="epic_softc::sc_mii_callout" title='epic_softc::sc_mii_callout' data-ref="epic_softc::sc_mii_callout" data-ref-filename="epic_softc..sc_mii_callout">sc_mii_callout</dfn>;	<i>/* MII callout */</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="epic_softc::sc_cddmamap" title='epic_softc::sc_cddmamap' data-ref="epic_softc::sc_cddmamap" data-ref-filename="epic_softc..sc_cddmamap">sc_cddmamap</dfn>;	<i>/* control data DMA map */</i></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/sc_cddma" data-ref="_M/sc_cddma">sc_cddma</dfn>	sc_cddmamap-&gt;dm_segs[0].ds_addr</u></td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="epic_softc::sc_nulldmamap" title='epic_softc::sc_nulldmamap' data-ref="epic_softc::sc_nulldmamap" data-ref-filename="epic_softc..sc_nulldmamap">sc_nulldmamap</dfn>;	<i>/* DMA map for the pad buffer */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/sc_nulldma" data-ref="_M/sc_nulldma">sc_nulldma</dfn>	sc_nulldmamap-&gt;dm_segs[0].ds_addr</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/*</i></td></tr>
<tr><th id="116">116</th><td><i>	 * Software state for transmit and receive descriptors.</i></td></tr>
<tr><th id="117">117</th><td><i>	 */</i></td></tr>
<tr><th id="118">118</th><td>	<b>struct</b> <a class="type" href="#epic_descsoft" title='epic_descsoft' data-ref="epic_descsoft" data-ref-filename="epic_descsoft">epic_descsoft</a> <dfn class="decl field" id="epic_softc::sc_txsoft" title='epic_softc::sc_txsoft' data-ref="epic_softc::sc_txsoft" data-ref-filename="epic_softc..sc_txsoft">sc_txsoft</dfn>[<a class="macro" href="#46" title="128" data-ref="_M/EPIC_NTXDESC">EPIC_NTXDESC</a>];</td></tr>
<tr><th id="119">119</th><td>	<b>struct</b> <a class="type" href="#epic_descsoft" title='epic_descsoft' data-ref="epic_descsoft" data-ref-filename="epic_descsoft">epic_descsoft</a> <dfn class="decl field" id="epic_softc::sc_rxsoft" title='epic_softc::sc_rxsoft' data-ref="epic_softc::sc_rxsoft" data-ref-filename="epic_softc..sc_rxsoft">sc_rxsoft</dfn>[<a class="macro" href="#53" title="64" data-ref="_M/EPIC_NRXDESC">EPIC_NRXDESC</a>];</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<i>/*</i></td></tr>
<tr><th id="122">122</th><td><i>	 * Control data structures.</i></td></tr>
<tr><th id="123">123</th><td><i>	 */</i></td></tr>
<tr><th id="124">124</th><td>	<b>struct</b> <a class="type" href="#epic_control_data" title='epic_control_data' data-ref="epic_control_data" data-ref-filename="epic_control_data">epic_control_data</a> *<dfn class="decl field" id="epic_softc::sc_control_data" title='epic_softc::sc_control_data' data-ref="epic_softc::sc_control_data" data-ref-filename="epic_softc..sc_control_data">sc_control_data</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>	<em>int</em>	<dfn class="decl field" id="epic_softc::sc_txpending" title='epic_softc::sc_txpending' data-ref="epic_softc::sc_txpending" data-ref-filename="epic_softc..sc_txpending">sc_txpending</dfn>;		<i>/* number of TX requests pending */</i></td></tr>
<tr><th id="127">127</th><td>	<em>int</em>	<dfn class="decl field" id="epic_softc::sc_txdirty" title='epic_softc::sc_txdirty' data-ref="epic_softc::sc_txdirty" data-ref-filename="epic_softc..sc_txdirty">sc_txdirty</dfn>;		<i>/* first dirty TX descriptor */</i></td></tr>
<tr><th id="128">128</th><td>	<em>int</em>	<dfn class="decl field" id="epic_softc::sc_txlast" title='epic_softc::sc_txlast' data-ref="epic_softc::sc_txlast" data-ref-filename="epic_softc..sc_txlast">sc_txlast</dfn>;		<i>/* last used TX descriptor */</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<em>int</em>	<dfn class="decl field" id="epic_softc::sc_rxptr" title='epic_softc::sc_rxptr' data-ref="epic_softc::sc_rxptr" data-ref-filename="epic_softc..sc_rxptr">sc_rxptr</dfn>;		<i>/* next ready RX descriptor */</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>	<dfn class="decl field" id="epic_softc::sc_serinst" title='epic_softc::sc_serinst' data-ref="epic_softc::sc_serinst" data-ref-filename="epic_softc..sc_serinst">sc_serinst</dfn>;		<i>/* ifmedia instance for serial mode */</i></td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDTXADDR" data-ref="_M/EPIC_CDTXADDR">EPIC_CDTXADDR</dfn>(sc, x)	((sc)-&gt;sc_cddma + EPIC_CDTXOFF((x)))</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDRXADDR" data-ref="_M/EPIC_CDRXADDR">EPIC_CDRXADDR</dfn>(sc, x)	((sc)-&gt;sc_cddma + EPIC_CDRXOFF((x)))</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDFLADDR" data-ref="_M/EPIC_CDFLADDR">EPIC_CDFLADDR</dfn>(sc, x)	((sc)-&gt;sc_cddma + EPIC_CDFLOFF((x)))</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDTX" data-ref="_M/EPIC_CDTX">EPIC_CDTX</dfn>(sc, x)	(&amp;(sc)-&gt;sc_control_data-&gt;ecd_txdescs[(x)])</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDRX" data-ref="_M/EPIC_CDRX">EPIC_CDRX</dfn>(sc, x)	(&amp;(sc)-&gt;sc_control_data-&gt;ecd_rxdescs[(x)])</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDFL" data-ref="_M/EPIC_CDFL">EPIC_CDFL</dfn>(sc, x)	(&amp;(sc)-&gt;sc_control_data-&gt;ecd_txfrags[(x)])</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/EPIC_DSTX" data-ref="_M/EPIC_DSTX">EPIC_DSTX</dfn>(sc, x)	(&amp;(sc)-&gt;sc_txsoft[(x)])</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/EPIC_DSRX" data-ref="_M/EPIC_DSRX">EPIC_DSRX</dfn>(sc, x)	(&amp;(sc)-&gt;sc_rxsoft[(x)])</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDTXSYNC" data-ref="_M/EPIC_CDTXSYNC">EPIC_CDTXSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="147">147</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;sc_cddmamap,		\</u></td></tr>
<tr><th id="148">148</th><td><u>	    EPIC_CDTXOFF((x)), sizeof(struct epic_txdesc), (ops))</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDRXSYNC" data-ref="_M/EPIC_CDRXSYNC">EPIC_CDRXSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="151">151</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;sc_cddmamap,		\</u></td></tr>
<tr><th id="152">152</th><td><u>	    EPIC_CDRXOFF((x)), sizeof(struct epic_rxdesc), (ops))</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/EPIC_CDFLSYNC" data-ref="_M/EPIC_CDFLSYNC">EPIC_CDFLSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="155">155</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;sc_cddmamap,		\</u></td></tr>
<tr><th id="156">156</th><td><u>	    EPIC_CDFLOFF((x)), sizeof(struct epic_fraglist), (ops))</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/EPIC_INIT_RXDESC" data-ref="_M/EPIC_INIT_RXDESC">EPIC_INIT_RXDESC</dfn>(sc, x)						\</u></td></tr>
<tr><th id="159">159</th><td><u>do {									\</u></td></tr>
<tr><th id="160">160</th><td><u>	struct epic_descsoft *__ds = EPIC_DSRX((sc), (x));		\</u></td></tr>
<tr><th id="161">161</th><td><u>	struct epic_rxdesc *__rxd = EPIC_CDRX((sc), (x));		\</u></td></tr>
<tr><th id="162">162</th><td><u>	struct mbuf *__m = __ds-&gt;ds_mbuf;				\</u></td></tr>
<tr><th id="163">163</th><td><u>									\</u></td></tr>
<tr><th id="164">164</th><td><u>	/*								\</u></td></tr>
<tr><th id="165">165</th><td><u>	 * Note we scoot the packet forward 2 bytes in the buffer	\</u></td></tr>
<tr><th id="166">166</th><td><u>	 * so that the payload after the Ethernet header is aligned	\</u></td></tr>
<tr><th id="167">167</th><td><u>	 * to a 4 byte boundary.					\</u></td></tr>
<tr><th id="168">168</th><td><u>	 */								\</u></td></tr>
<tr><th id="169">169</th><td><u>	__m-&gt;m_data = __m-&gt;m_ext.ext_buf + 2;				\</u></td></tr>
<tr><th id="170">170</th><td><u>	__rxd-&gt;er_bufaddr = __ds-&gt;ds_dmamap-&gt;dm_segs[0].ds_addr + 2;	\</u></td></tr>
<tr><th id="171">171</th><td><u>	__rxd-&gt;er_control = RXCTL_BUFLENGTH(__m-&gt;m_ext.ext_size - 2);	\</u></td></tr>
<tr><th id="172">172</th><td><u>	__rxd-&gt;er_nextdesc = EPIC_CDRXADDR((sc), EPIC_NEXTRX((x)));	\</u></td></tr>
<tr><th id="173">173</th><td><u>	__rxd-&gt;er_rxstatus = ER_RXSTAT_OWNER;				\</u></td></tr>
<tr><th id="174">174</th><td><u>	EPIC_CDRXSYNC((sc), (x), BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE); \</u></td></tr>
<tr><th id="175">175</th><td><u>} while (/* CONSTCOND */ 0)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#<span data-ppcond="177">ifdef</span> <span class="macro" data-ref="_M/_KERNEL">_KERNEL</span></u></td></tr>
<tr><th id="178">178</th><td><em>void</em>	<a class="decl fn" href="smc83c170.c.html#epic_attach" title='epic_attach' data-ref="epic_attach" data-ref-filename="epic_attach" id="epic_attach">epic_attach</a>(<b>struct</b> <a class="type" href="#epic_softc" title='epic_softc' data-ref="epic_softc" data-ref-filename="epic_softc">epic_softc</a> *);</td></tr>
<tr><th id="179">179</th><td><em>int</em>	<a class="decl fn" href="smc83c170.c.html#epic_intr" title='epic_intr' data-ref="epic_intr" data-ref-filename="epic_intr" id="epic_intr">epic_intr</a>(<em>void</em> *);</td></tr>
<tr><th id="180">180</th><td><u>#<span data-ppcond="177">endif</span> /* _KERNEL */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_IC_SMC83C170VAR_H_ */</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='smc83c170.c.html'>netbsd/sys/dev/ic/smc83c170.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
