Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 24 12:45:30 2024
| Host         : DESKTOP-L18CUH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_oled_timing_summary_routed.rpt -rpx test_oled_timing_summary_routed.rpx -warn_on_violation
| Design       : test_oled
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.897        0.000                      0                  221        0.105        0.000                      0                  221        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.897        0.000                      0                  221        0.105        0.000                      0                  221        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.742ns  (logic 0.648ns (37.208%)  route 1.094ns (62.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.707    10.309    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.524    10.833 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.672    11.505    U_SPI/SCLK_OBUF
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.124    11.629 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.422    12.051    U_SPI/CntOut0
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.929    U_SPI/CLK
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.205    14.948    U_SPI/CntOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.742ns  (logic 0.648ns (37.208%)  route 1.094ns (62.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.707    10.309    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.524    10.833 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.672    11.505    U_SPI/SCLK_OBUF
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.124    11.629 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.422    12.051    U_SPI/CntOut0
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.929    U_SPI/CLK
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.205    14.948    U_SPI/CntOut_reg[1]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.742ns  (logic 0.648ns (37.208%)  route 1.094ns (62.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.707    10.309    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.524    10.833 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.672    11.505    U_SPI/SCLK_OBUF
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.124    11.629 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.422    12.051    U_SPI/CntOut0
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.929    U_SPI/CLK
    SLICE_X9Y107         FDCE                                         r  U_SPI/CntOut_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.205    14.948    U_SPI/CntOut_reg[2]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.742ns  (logic 0.648ns (37.208%)  route 1.094ns (62.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.707    10.309    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.524    10.833 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.672    11.505    U_SPI/SCLK_OBUF
    SLICE_X7Y107         LUT3 (Prop_lut3_I0_O)        0.124    11.629 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.422    12.051    U_SPI/CntOut0
    SLICE_X9Y107         FDPE                                         r  U_SPI/CntOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.929    U_SPI/CLK
    SLICE_X9Y107         FDPE                                         r  U_SPI/CntOut_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDPE (Setup_fdpe_C_CE)      -0.205    14.948    U_SPI/CntOut_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 U_SPI/FC_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/SCLK_Out_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.779ns (44.280%)  route 0.980ns (55.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    U_SPI/CLK
    SLICE_X6Y106         FDCE                                         r  U_SPI/FC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  U_SPI/FC_reg/Q
                         net (fo=4, routed)           0.980     6.769    U_SPI/FC__0
    SLICE_X6Y108         LUT4 (Prop_lut4_I0_O)        0.301     7.070 r  U_SPI/SCLK_Out_i_1/O
                         net (fo=1, routed)           0.000     7.070    U_SPI/SCLK_Out_i_1_n_0
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.586    10.008    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X6Y108         FDCE (Setup_fdce_C_D)        0.082    10.331    U_SPI/SCLK_Out_reg
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/BUSY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.504ns  (logic 0.648ns (43.096%)  route 0.856ns (56.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.707    10.309    U_SPI/CLK
    SLICE_X6Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.524    10.833 r  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.667    11.500    U_SPI/SCLK_OBUF
    SLICE_X7Y107         LUT5 (Prop_lut5_I3_O)        0.124    11.624 r  U_SPI/BUSY_i_1__0/O
                         net (fo=1, routed)           0.189    11.813    U_SPI/BUSY_i_1__0_n_0
    SLICE_X6Y107         FDCE                                         r  U_SPI/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.586    15.008    U_SPI/CLK
    SLICE_X6Y107         FDCE                                         r  U_SPI/BUSY_reg/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y107         FDCE (Setup_fdce_C_D)       -0.031    15.218    U_SPI/BUSY_reg
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 U_OLED/cnt_pix_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/cnt_pix_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.054ns (25.744%)  route 3.040ns (74.256%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.631     5.233    U_OLED/CLK_IBUF_BUFG
    SLICE_X11Y103        FDCE                                         r  U_OLED/cnt_pix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U_OLED/cnt_pix_reg[3]/Q
                         net (fo=4, routed)           1.137     6.826    U_OLED/cnt_pix[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_OLED/plusOp_inferred__1/cnt_pix[8]_i_2/O
                         net (fo=4, routed)           0.827     7.777    U_OLED/plusOp_inferred__1/cnt_pix[8]_i_2_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I1_O)        0.146     7.923 r  U_OLED/plusOp_inferred__1/cnt_pix[9]_i_4/O
                         net (fo=1, routed)           0.452     8.376    U_OLED/plusOp_inferred__1/cnt_pix[9]_i_4_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I2_O)        0.328     8.704 r  U_OLED/cnt_pix[9]_i_2/O
                         net (fo=2, routed)           0.624     9.327    U_OLED/cnt_pix_4[9]
    SLICE_X10Y103        FDCE                                         r  U_OLED/cnt_pix_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.511    14.933    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y103        FDCE                                         r  U_OLED/cnt_pix_reg[9]/C
                         clock pessimism              0.278    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X10Y103        FDCE (Setup_fdce_C_D)       -0.045    15.131    U_OLED/cnt_pix_reg[9]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OLED/cnt_pix_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/cnt_pix_reg_rep[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.054ns (25.744%)  route 3.040ns (74.256%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.631     5.233    U_OLED/CLK_IBUF_BUFG
    SLICE_X11Y103        FDCE                                         r  U_OLED/cnt_pix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U_OLED/cnt_pix_reg[3]/Q
                         net (fo=4, routed)           1.137     6.826    U_OLED/cnt_pix[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_OLED/plusOp_inferred__1/cnt_pix[8]_i_2/O
                         net (fo=4, routed)           0.827     7.777    U_OLED/plusOp_inferred__1/cnt_pix[8]_i_2_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I1_O)        0.146     7.923 r  U_OLED/plusOp_inferred__1/cnt_pix[9]_i_4/O
                         net (fo=1, routed)           0.452     8.376    U_OLED/plusOp_inferred__1/cnt_pix[9]_i_4_n_0
    SLICE_X10Y103        LUT5 (Prop_lut5_I2_O)        0.328     8.704 r  U_OLED/cnt_pix[9]_i_2/O
                         net (fo=2, routed)           0.624     9.327    U_OLED/cnt_pix_4[9]
    SLICE_X10Y103        FDCE                                         r  U_OLED/cnt_pix_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.511    14.933    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y103        FDCE                                         r  U_OLED/cnt_pix_reg_rep[9]/C
                         clock pessimism              0.278    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X10Y103        FDCE (Setup_fdce_C_D)       -0.028    15.148    U_OLED/cnt_pix_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 U_OLED/cnt_ADDR_cfg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/cnt_ADDR_cfg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.098ns (29.134%)  route 2.671ns (70.866%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.232    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  U_OLED/cnt_ADDR_cfg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  U_OLED/cnt_ADDR_cfg_reg[2]/Q
                         net (fo=19, routed)          1.761     7.412    U_OLED/cnt_ADDR_cfg_reg__0[2]
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.321     7.733 r  U_OLED/cnt_ADDR_cfg[6]_i_2/O
                         net (fo=1, routed)           0.436     8.170    U_OLED/cnt_ADDR_cfg[6]_i_2_n_0
    SLICE_X9Y102         LUT3 (Prop_lut3_I0_O)        0.358     8.528 r  U_OLED/cnt_ADDR_cfg[6]_i_1/O
                         net (fo=1, routed)           0.473     9.001    U_OLED/plusOp[6]
    SLICE_X9Y103         FDCE                                         r  U_OLED/cnt_ADDR_cfg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    14.930    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  U_OLED/cnt_ADDR_cfg_reg[6]/C
                         clock pessimism              0.302    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X9Y103         FDCE (Setup_fdce_C_D)       -0.242    14.955    U_OLED/cnt_ADDR_cfg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 U_OLED/DOUT_dec_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/RegOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.578ns (68.797%)  route 1.169ns (31.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.671     5.274    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.728 r  U_OLED/DOUT_dec_reg/DOADO[3]
                         net (fo=1, routed)           1.169     8.897    U_OLED/DOUT_dec_reg__0[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I0_O)        0.124     9.021 r  U_OLED/RegOut[3]_i_1/O
                         net (fo=1, routed)           0.000     9.021    U_SPI/D[3]
    SLICE_X9Y105         FDCE                                         r  U_SPI/RegOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    14.930    U_SPI/CLK
    SLICE_X9Y105         FDCE                                         r  U_SPI/RegOut_reg[3]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)        0.031    15.203    U_SPI/RegOut_reg[3]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.777%)  route 0.205ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  U_OLED/cnt_pix_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[6]/Q
                         net (fo=1, routed)           0.205     1.834    U_OLED/cnt_pix__0[6]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_OLED/DOUT_cfg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DATA_TX_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.570     1.489    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  U_OLED/DOUT_cfg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_OLED/DOUT_cfg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.687    U_OLED/DOUT_cfg[8]
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.732 r  U_OLED/DATA_TX_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.732    U_OLED/DATA_TX[8]
    SLICE_X8Y102         FDCE                                         r  U_OLED/DATA_TX_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.841     2.006    U_OLED/CLK_IBUF_BUFG
    SLICE_X8Y102         FDCE                                         r  U_OLED/DATA_TX_reg_reg[8]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.120     1.622    U_OLED/DATA_TX_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  U_OLED/cnt_pix_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[5]/Q
                         net (fo=1, routed)           0.211     1.840    U_OLED/cnt_pix__0[5]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.659%)  route 0.212ns (56.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y104        FDCE                                         r  U_OLED/cnt_pix_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  U_OLED/cnt_pix_reg_rep[3]/Q
                         net (fo=1, routed)           0.212     1.864    U_OLED/cnt_pix__0[3]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.750    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_OLED/cnt_msg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/cnt_msg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    U_OLED/CLK_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  U_OLED/cnt_msg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_OLED/cnt_msg_reg[3]/Q
                         net (fo=4, routed)           0.074     1.733    U_OLED/cnt_msg_reg__0[3]
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  U_OLED/cnt_msg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_OLED/cnt_msg[4]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  U_OLED/cnt_msg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    U_OLED/CLK_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  U_OLED/cnt_msg_reg[4]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092     1.622    U_OLED/cnt_msg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.774%)  route 0.264ns (65.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  U_OLED/cnt_pix_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[1]/Q
                         net (fo=1, routed)           0.264     1.894    U_OLED/cnt_pix__0[1]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/cnt_pix_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X11Y104        FDCE                                         r  U_OLED/cnt_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     1.629 f  U_OLED/cnt_pix_reg[0]/Q
                         net (fo=8, routed)           0.115     1.745    U_OLED/cnt_pix_reg_n_0_[0]
    SLICE_X10Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  U_OLED/cnt_pix[0]_i_1/O
                         net (fo=2, routed)           0.000     1.790    U_OLED/cnt_pix[0]_i_1_n_0
    SLICE_X10Y104        FDCE                                         r  U_OLED/cnt_pix_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.840     2.005    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y104        FDCE                                         r  U_OLED/cnt_pix_reg_rep[0]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X10Y104        FDCE (Hold_fdce_C_D)         0.121     1.622    U_OLED/cnt_pix_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.043%)  route 0.231ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y104        FDCE                                         r  U_OLED/cnt_pix_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.148     1.636 r  U_OLED/cnt_pix_reg_rep[8]/Q
                         net (fo=1, routed)           0.231     1.867    U_OLED/cnt_pix__0[8]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.697    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.488%)  route 0.273ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y103        FDCE                                         r  U_OLED/cnt_pix_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  U_OLED/cnt_pix_reg_rep[7]/Q
                         net (fo=1, routed)           0.273     1.926    U_OLED/cnt_pix__0[7]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.750    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_OLED/FSM_onehot_std_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/num_cmds_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    U_OLED/CLK_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  U_OLED/FSM_onehot_std_2_reg[2]/Q
                         net (fo=6, routed)           0.073     1.755    U_OLED/FSM_onehot_std_2_reg_n_0_[2]
    SLICE_X3Y104         LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  U_OLED/num_cmds[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U_OLED/num_cmds[0]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  U_OLED/num_cmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    U_OLED/CLK_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  U_OLED/num_cmds_reg[0]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.092     1.622    U_OLED/num_cmds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    U_OLED/DOUT_dec_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    DATA_OK_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X4Y104    U_OLED/BUSY_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y102    U_OLED/DATA_TX_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y102    U_OLED/DATA_TX_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y102    U_OLED/DATA_TX_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101    U_OLED/DOUT_cfg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102    U_OLED/DOUT_cfg_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y103    U_OLED/FSM_onehot_state_cfg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104    U_OLED/FSM_onehot_state_cfg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104    U_OLED/FSM_onehot_state_cfg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    DATA_OK_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104    U_OLED/BUSY_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y104    U_OLED/BUSY_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y102    U_OLED/DATA_TX_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y102    U_OLED/DATA_TX_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102    U_OLED/DATA_TX_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/DATA_TX_reg_reg[6]/C



