$date
	Sun May 24 12:27:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbanch $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module single_cpu $end
$var wire 1 ! clk $end
$var wire 1 # imm_command $end
$var wire 1 " rst $end
$var wire 1 $ ori $end
$var wire 1 % jump $end
$var wire 1 & imm $end
$var wire 1 ' bne $end
$var wire 1 ( andi $end
$var wire 1 ) addi $end
$var wire 6 * OpCode [5:0] $end
$var wire 9 + ConOut [8:0] $end
$scope module control_flow $end
$var wire 1 ) addi $end
$var wire 1 , alusrc $end
$var wire 1 ( andi $end
$var wire 1 - beq $end
$var wire 1 ' bne $end
$var wire 1 . branch $end
$var wire 1 & imm $end
$var wire 1 % j $end
$var wire 1 / lw $end
$var wire 1 0 memread $end
$var wire 1 1 memtoreg $end
$var wire 1 2 memwrite $end
$var wire 1 $ ori $end
$var wire 1 3 r $end
$var wire 1 4 regdst $end
$var wire 1 5 regwrite $end
$var wire 1 6 sw $end
$var wire 2 7 WB [1:0] $end
$var wire 9 8 Out [8:0] $end
$var wire 6 9 Op [5:0] $end
$var wire 3 : M [2:0] $end
$var wire 4 ; EXE [3:0] $end
$upscope $end
$scope module data_flow $end
$var wire 9 < ConOut [8:0] $end
$var wire 1 = ExtSel $end
$var wire 1 > IFFlush $end
$var wire 1 ? PCSrc $end
$var wire 1 ) addi $end
$var wire 1 ( andi $end
$var wire 1 ' bne $end
$var wire 1 ! clk $end
$var wire 1 # imm_command $end
$var wire 1 % jump $end
$var wire 1 $ ori $end
$var wire 1 " rst $end
$var wire 5 @ ws [4:0] $end
$var wire 32 A wd [31:0] $end
$var wire 5 B shamt [4:0] $end
$var wire 5 C rs3 [4:0] $end
$var wire 5 D rs2 [4:0] $end
$var wire 5 E rs1 [4:0] $end
$var wire 32 F rdata [31:0] $end
$var wire 32 G rd2_imm_out [31:0] $end
$var wire 32 H rd2 [31:0] $end
$var wire 32 I rd1 [31:0] $end
$var wire 32 J plus_4_out [31:0] $end
$var wire 32 K pc_out [31:0] $end
$var wire 32 L pc_in [31:0] $end
$var wire 32 M memory_word [31:0] $end
$var wire 32 N jabs [31:0] $end
$var wire 32 O imm_valuereg [31:0] $end
$var wire 16 P imm [15:0] $end
$var wire 1 Q hit $end
$var wire 6 R funct [5:0] $end
$var wire 32 S ext [31:0] $end
$var wire 3 T counter [2:0] $end
$var wire 32 U command [31:0] $end
$var wire 32 V br [31:0] $end
$var wire 32 W alu_res [31:0] $end
$var wire 26 X address [25:0] $end
$var wire 32 Y WriteDataOut [31:0] $end
$var wire 2 Z WBreg_mem_wb [1:0] $end
$var wire 2 [ WBreg_idex [1:0] $end
$var wire 2 \ WBreg [1:0] $end
$var wire 5 ] RegRtreg [4:0] $end
$var wire 5 ^ RegRsreg [4:0] $end
$var wire 5 _ RegRdreg [4:0] $end
$var wire 5 ` RegRDreg_mem_wb [4:0] $end
$var wire 5 a RegRDreg [4:0] $end
$var wire 6 b RegOpCode [5:0] $end
$var wire 32 c PC_Plus4Reg [31:0] $end
$var wire 1 d PCWrite $end
$var wire 6 e OpCode [5:0] $end
$var wire 3 f Mreg_idex [2:0] $end
$var wire 3 g Mreg [2:0] $end
$var wire 32 h Memreg [31:0] $end
$var wire 32 i MUX3_forwardRD2_out [31:0] $end
$var wire 32 j MUX3_forwardRD1_out [31:0] $end
$var wire 1 k MEMWBWrite $end
$var wire 32 l InstReg [31:0] $end
$var wire 1 m IFIDWrite $end
$var wire 9 n IDcontrol [8:0] $end
$var wire 1 o IDEXWrite $end
$var wire 1 p HazMuxCon $end
$var wire 2 q ForwardB [1:0] $end
$var wire 2 r ForwardA [1:0] $end
$var wire 4 s EXreg [3:0] $end
$var wire 1 t EXMEMWrite $end
$var wire 32 u DataBreg [31:0] $end
$var wire 32 v DataAreg [31:0] $end
$var wire 1 w CacheStall $end
$var wire 32 x ALUreg_mem_wb [31:0] $end
$var wire 32 y ALUreg [31:0] $end
$var wire 1 z ALUSrc $end
$scope module EXMEM $end
$var wire 1 ! clock $end
$var wire 1 " rst $end
$var wire 32 { WriteDataIn [31:0] $end
$var wire 2 | WB [1:0] $end
$var wire 5 } RegRD [4:0] $end
$var wire 3 ~ M [2:0] $end
$var wire 1 t EXMEMWrite $end
$var wire 32 !" ALUOut [31:0] $end
$var reg 32 "" ALUreg [31:0] $end
$var reg 3 #" Mreg [2:0] $end
$var reg 5 $" RegRDreg [4:0] $end
$var reg 2 %" WBreg [1:0] $end
$var reg 32 &" WriteDataOut [31:0] $end
$upscope $end
$scope module ForwardUnit $end
$var wire 5 '" MEMRegRd [4:0] $end
$var wire 1 (" MEM_RegWrite $end
$var wire 1 )" WB_RegWrite $end
$var wire 5 *" WBRegRd [4:0] $end
$var wire 5 +" EXRegRt [4:0] $end
$var wire 5 ," EXRegRs [4:0] $end
$var reg 2 -" ForwardA [1:0] $end
$var reg 2 ." ForwardB [1:0] $end
$upscope $end
$scope module GPRs $end
$var wire 1 /" RegWrite $end
$var wire 1 ! clk $end
$var wire 32 0" rd1 [31:0] $end
$var wire 32 1" rd2 [31:0] $end
$var wire 1 " rst $end
$var wire 5 2" ws [4:0] $end
$var wire 32 3" wd [31:0] $end
$var wire 5 4" rs2 [4:0] $end
$var wire 5 5" rs1 [4:0] $end
$var integer 32 6" i [31:0] $end
$upscope $end
$scope module HazardUnit $end
$var wire 1 7" EXMemRead $end
$var wire 5 8" IDRegRt [4:0] $end
$var wire 5 9" IDRegRs [4:0] $end
$var wire 5 :" EXRegRt [4:0] $end
$var wire 1 w CacheStall $end
$var reg 1 t EXMEMWrite $end
$var reg 1 p HazMuxCon $end
$var reg 1 o IDEXWrite $end
$var reg 1 m IFIDWrite $end
$var reg 1 k MEMWBWrite $end
$var reg 1 d PCWrite $end
$upscope $end
$scope module IDEX $end
$var wire 32 ;" DataA [31:0] $end
$var wire 32 <" DataB [31:0] $end
$var wire 4 =" EX [3:0] $end
$var wire 1 o IDEXWrite $end
$var wire 3 >" M [2:0] $end
$var wire 2 ?" WB [1:0] $end
$var wire 1 ! clock $end
$var wire 1 " rst $end
$var wire 32 @" imm_value [31:0] $end
$var wire 5 A" RegRt [4:0] $end
$var wire 5 B" RegRs [4:0] $end
$var wire 5 C" RegRd [4:0] $end
$var wire 6 D" OpCode [5:0] $end
$var reg 32 E" DataAreg [31:0] $end
$var reg 32 F" DataBreg [31:0] $end
$var reg 4 G" EXreg [3:0] $end
$var reg 3 H" Mreg [2:0] $end
$var reg 6 I" RegOpCode [5:0] $end
$var reg 5 J" RegRdreg [4:0] $end
$var reg 5 K" RegRsreg [4:0] $end
$var reg 5 L" RegRtreg [4:0] $end
$var reg 2 M" WBreg [1:0] $end
$var reg 32 N" imm_valuereg [31:0] $end
$upscope $end
$scope module IFID $end
$var wire 1 m IFIDWrite $end
$var wire 1 ! clock $end
$var wire 1 > flush $end
$var wire 1 " rst $end
$var wire 32 O" PC_Plus4 [31:0] $end
$var wire 32 P" Inst [31:0] $end
$var reg 32 Q" InstReg [31:0] $end
$var reg 32 R" PC_Plus4Reg [31:0] $end
$upscope $end
$scope module MEMWB $end
$var wire 32 S" ALUOut [31:0] $end
$var wire 1 k MEMWBWrite $end
$var wire 5 T" RegRD [4:0] $end
$var wire 2 U" WB [1:0] $end
$var wire 1 ! clock $end
$var wire 1 " rst $end
$var wire 32 V" Memout [31:0] $end
$var reg 32 W" ALUreg [31:0] $end
$var reg 32 X" Memreg [31:0] $end
$var reg 5 Y" RegRDreg [4:0] $end
$var reg 2 Z" WBreg [1:0] $end
$upscope $end
$scope module MUX3_forwardRD1 $end
$var wire 2 [" A [1:0] $end
$var wire 32 \" X0 [31:0] $end
$var wire 32 ]" X2 [31:0] $end
$var wire 32 ^" X1 [31:0] $end
$var reg 32 _" Out [31:0] $end
$upscope $end
$scope module MUX3_forwardRD2 $end
$var wire 2 `" A [1:0] $end
$var wire 32 a" X0 [31:0] $end
$var wire 32 b" X2 [31:0] $end
$var wire 32 c" X1 [31:0] $end
$var reg 32 d" Out [31:0] $end
$upscope $end
$scope module PCcontrol $end
$var wire 1 ? PCSrc $end
$var wire 1 % jump $end
$var wire 32 e" pc_plus_4 [31:0] $end
$var wire 32 f" out [31:0] $end
$var wire 32 g" jabs [31:0] $end
$var wire 32 h" br [31:0] $end
$var wire 32 i" PCMuxOut [31:0] $end
$upscope $end
$scope module WRcontrol $end
$var wire 1 j" WBSrc $end
$var wire 32 k" alu_out [31:0] $end
$var wire 32 l" data_memory_out [31:0] $end
$var reg 32 m" out [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 n" in1 [31:0] $end
$var wire 6 o" op_code [5:0] $end
$var wire 32 p" in2 [31:0] $end
$var reg 32 q" out [31:0] $end
$upscope $end
$scope module cache_memory $end
$var wire 1 w IsStall $end
$var wire 1 r" MemRead $end
$var wire 1 s" MemWrite $end
$var wire 32 t" addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 Q hit $end
$var wire 1 " rst $end
$var wire 32 u" wdata [31:0] $end
$var wire 1 v" v $end
$var wire 26 w" tag [25:0] $end
$var wire 2 x" offset [1:0] $end
$var wire 32 y" memory_word [31:0] $end
$var wire 2 z" index [1:0] $end
$var wire 3 {" counter [2:0] $end
$var reg 155 |" cache_data_index [154:0] $end
$var reg 32 }" rdata [31:0] $end
$var integer 32 ~" i [31:0] $end
$upscope $end
$scope module choose_rd2_imm $end
$var wire 1 z BSrc $end
$var wire 32 !# imm [31:0] $end
$var wire 32 "# rd2 [31:0] $end
$var wire 32 ## out [31:0] $end
$upscope $end
$scope module choose_write_reg $end
$var wire 1 $# RegDst $end
$var wire 5 %# rs2 [4:0] $end
$var wire 5 &# rs3 [4:0] $end
$var reg 5 '# ws [4:0] $end
$upscope $end
$scope module comand_parser $end
$var wire 32 (# command [31:0] $end
$var wire 6 )# op_code [5:0] $end
$var reg 26 *# address [25:0] $end
$var reg 6 +# funct [5:0] $end
$var reg 16 ,# imm [15:0] $end
$var reg 5 -# rs1 [4:0] $end
$var reg 5 .# rs2 [4:0] $end
$var reg 5 /# shamt [4:0] $end
$var reg 5 0# ws [4:0] $end
$upscope $end
$scope module data_memory $end
$var wire 1 1# MemRead $end
$var wire 1 2# MemWrite $end
$var wire 32 3# addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 Q hit $end
$var wire 32 4# mask [31:0] $end
$var wire 1 " rst $end
$var wire 32 5# wdata [31:0] $end
$var reg 3 6# counter [2:0] $end
$var reg 32 7# rdata [31:0] $end
$var integer 32 8# i [31:0] $end
$upscope $end
$scope module extend $end
$var wire 26 9# in [25:0] $end
$var wire 32 :# out [31:0] $end
$upscope $end
$scope module imm_ext $end
$var wire 1 = ExtSel $end
$var wire 32 ;# ext [31:0] $end
$var wire 16 <# imm [15:0] $end
$upscope $end
$scope module inst_memory $end
$var wire 32 =# addr [31:0] $end
$var reg 32 ># inst [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 d PCWrite $end
$var wire 1 ! clk $end
$var wire 32 ?# in [31:0] $end
$var wire 1 " rst $end
$var reg 32 @# out [31:0] $end
$upscope $end
$scope module plus_4 $end
$var wire 32 A# in [31:0] $end
$var wire 32 B# out [31:0] $end
$upscope $end
$scope module two_in_sum $end
$var wire 32 C# imm [31:0] $end
$var wire 32 D# in1 [31:0] $end
$var wire 32 E# out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx E#
b0 D#
bx C#
b100 B#
b0 A#
b0 @#
b100 ?#
b10001100000000010000000000000001 >#
b0 =#
bx <#
bx ;#
b0xxxxxxxxxxxxxxxxxxxxxxxxxx :#
bx 9#
b100000 8#
bx 7#
b0 6#
b0 5#
b11111111111111111111111111110000 4#
b0 3#
02#
01#
b0 0#
b0 /#
b0 .#
b0 -#
bx ,#
b0 +#
bx *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
0$#
b0 ##
b0 "#
b0 !#
b100 ~"
bx }"
bx |"
b0 {"
b0 z"
bx y"
b0 x"
b0 w"
0v"
b0 u"
b0 t"
0s"
0r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
0j"
b100 i"
bx h"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx g"
b100 f"
b100 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
bx V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b10001100000000010000000000000001 P"
b100 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
bx @"
b1 ?"
b0 >"
b1010 ="
b10 <"
b10 ;"
b0 :"
b0 9"
b0 8"
07"
b100000 6"
b0 5"
b0 4"
b0 3"
b0 2"
b10 1"
b10 0"
0/"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
0)"
0("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
0z
b0 y
b0 x
0w
b0 v
b0 u
1t
b0 s
b0 r
b0 q
1p
1o
b10001010 n
1m
b0 l
1k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
1d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
bx X
b0 W
bx V
b10001100000000010000000000000001 U
b0 T
bx S
b0 R
0Q
bx P
b0 O
b0xxxxxxxxxxxxxxxxxxxxxxxxxx N
bx M
b100 L
b0 K
b100 J
b10 I
b10 H
b0 G
bx F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
0?
0>
1=
b10001010 <
b1010 ;
b0 :
b0 9
b10001010 8
b1 7
06
15
14
13
02
01
00
0/
0.
0-
0,
b10001010 +
b0 *
0)
0(
0'
0&
0%
0$
z#
1"
0!
$end
#1
1z
1,
b10 >"
b11 ?"
11
b10 :
10
1/
b11 7
15
b100 ="
b110100100 n
04
b110100100 +
b110100100 8
b110100100 <
b100 ;
03
b1000 V
b1000 h"
b1000 E#
b0 N
b0 g"
b0 :#
b0 X
b0 *#
b0 9#
b1 S
b1 @"
b1 ;#
b1 C#
b1 P
b1 ,#
b1 <#
b1 D
b1 4"
b1 8"
b1 A"
b1 .#
b100011 *
b100011 9
b100011 e
b100011 D"
b100011 )#
b100 c
b100 R"
b100 D#
b10001100000000010000000000000001 l
b10001100000000010000000000000001 Q"
b10001100000000010000000000000001 (#
b100000 6"
1!
#2
0!
0"
#3
b10 i
b10 {
b10 d"
b10 "#
b10 j
b10 _"
b10 n"
b1000 L
b1000 f"
b1000 ?#
b1000 i"
b100100000000010000000000000101 U
b100100000000010000000000000101 P"
b100100000000010000000000000101 >#
b11 W
b11 !"
b11 q"
b1 @
b1 }
b1 2"
b1 '#
b1 G
b1 p"
b1 ##
bx A
bx 3"
bx ^"
bx c"
bx m"
b1000 J
b1000 O"
b1000 e"
b1000 B#
b100 K
b100 =#
b100 @#
b100 A#
b100011 b
b100011 I"
b100011 o"
b1 ]
b1 +"
b1 :"
b1 L"
b1 %#
b1 O
b1 N"
b1 !#
b10 u
b10 F"
b10 a"
b10 v
b10 E"
b10 \"
b100 s
b100 G"
b10 f
b10 ~
b10 H"
b11 [
b11 |
b11 M"
bx h
bx X"
bx l"
1!
#4
0!
#5
b11 i
b11 {
b11 d"
b11 "#
b101 W
b101 !"
b101 q"
b11 G
b11 p"
b11 ##
0z
b0 ;
0,
05
b0 ?"
b0 >"
b0 ="
b0 7
01
b0 +
b0 8
b0 <
b0 :
00
0/
b0 n
0k
0t
0o
0p
0m
0d
1w
b1100 L
b1100 f"
b1100 ?#
b10 q
b10 ."
b10 `"
17"
11#
1r"
1("
b101 S
b101 @"
b101 ;#
b101 C#
b101 P
b101 ,#
b101 <#
b1001 *
b1001 9
b1001 e
b1001 D"
b1001 )#
b1100 i"
b10000001000010000000000000111 U
b10000001000010000000000000111 P"
b10000001000010000000000000111 >#
b10 Y
b10 &"
b10 u"
b10 5#
b1 a
b1 $"
b1 '"
b1 T"
b11 y
b11 ""
b11 S"
b11 ]"
b11 b"
b11 t"
b11 3#
b10 g
b10 #"
b11 \
b11 %"
b11 U"
b11100 V
b11100 h"
b11100 E#
b1000 c
b1000 R"
b1000 D#
b100100000000010000000000000101 l
b100100000000010000000000000101 Q"
b100100000000010000000000000101 (#
b1100 J
b1100 O"
b1100 e"
b1100 B#
b1000 K
b1000 =#
b1000 @#
b1000 A#
1!
#6
0!
#7
b11 M
b11 y"
b11 7#
b0 |"
b1 T
b1 {"
b1 6#
1!
#8
0!
#9
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |"
b100 M
b100 y"
b100 7#
b10 T
b10 {"
b10 6#
1!
#10
0!
#11
b101 M
b101 y"
b101 7#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000 |"
b11 T
b11 {"
b11 6#
1!
#12
0!
#13
0w
1Q
1v"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |"
b110 M
b110 y"
b110 7#
b100 T
b100 {"
b100 6#
1!
#14
0!
#15
b100000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |"
1!
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
