[1] ]R. Bertran, M. Gonzalez, X. Martorell, N. Navarro,
and E. Ayguade. Decomposable and responsive power
models for multicore processors using performance
counters. In Proceedings of the 24th ACM
International Conference on Supercomputing, ICS ’10,
pages 147-158, New York, NY, USA, 2010. ACM.

[2] J. M. Cebriadn, L. Natvig, and J. C. Meyer.
Performance and energy impact of parallelization and
vectorization techniques in modern microprocessors.
Computing, 96(12):1179-1193, Dec. 2014.

[3] M. Curtis-Maury, F. Blagojevic, C. D. Antonopoulos,
and D. 8. Nikolopoulos. Prediction-based
power-performance adaptation of multithreaded
scientific codes. IEEE Transactions on Parallel and
Distributed Systems, 19({10):1396-1410, Oct 2008.

[4] K. Czechowski, V. W. Lee, E. Grochowski, R. Ronen,
R. Singhal, R. Vuduc, and P. Dubey. Improving the
energy efficiency of big cores. SIGARCH Comput.
Archit. News, 42(3):493-504, June 2014.

[5] H. David, E. Gorbatov, U. R. Hanebutte, R. Khanna,
and C. Le. Rapl: Memory power estimation and
capping. In Proceedings of the 16th ACM/IEEE
International Symposium on Low Power Electronics
and Design, ISLPED ’10, pages 189-194, New York,
NY, USA, 2010. ACM.

[6] B. Goel and S. A. McKee. A methodology for
modeling dynamic and static power consumption for
multicore processors. In 2016 IEEE International
Parallel and Distributed Processing Symposium
(IPDPS), pages 273-282, May 2016.

[7] R. Gonzalez and M. Horowitz. Energy dissipation in
general purpose processors. In Low Power Electronics,
1995., IEEE Symposium on, pages 12-13. IEEE, 1995.
[8] V. Gupta, P. Brett, D. Koufaty, D. Reddy, S. Hahn,
K. Schwan, and G. Srinivasa. The forgotten ’uncore’:
On the energy-efficiency of heterogeneous cores. In
Proceedings of the 2012 USENIX Conference on
Annual Technical Conference, USENIX ATC’12, pages
34-34, Berkeley, CA, USA, 2012. USENIX
Association.

[9] D. Hackenberg, T. Ilsche, R. Schone, D. Molka,

M. Schmidt, and W. E. Nagel. Power measurement
techniques on standard compute nodes: A
quantitative comparison. 2013 IEEE International
Symposium on Performance Analysis of Systems and
Software (ISPASS), 0:194-204, 2013.

[10] Intel Corporation. Intel 64 and [A-32 architectures
software developer’s manual: System programming
guide, September 2016.

[11] W. Jalby, D. C. Wong, D. J. Kuck, J. Acquaviva, and
J. C. Beyler. Measuring computer performance. In
M. W. Berry, K. A. Gallivan, E. Gallopoulos,

A. Grama, and B. Philippe, editors, High-Performance
Scientific Computing - Algorithms and Applications.,
pages 75-95. Springer, 2012.

[12] D. J. Kuck. Computational Capacity-Based Codesign
of Computer Systems, pages 45-73. Springer London,
London, 2012.

[13] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M.
Tullsen, and N. P. Jouppi. Mepat: An integrated
power, area, and timing modeling framework for
multicore and manycore architectures. In Proceedings
of the 42Nd Annual IEEE/ACM International
Symposium on Microarchitecture, MICRO 42, pages
469-480, New York, NY, USA, 2009. ACM.

[14] 8. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P.
Jouppi. Cacti-p: Architecture-level modeling for
sram-based structures with advanced leakage
reduction techniques. In Proceedings of the
International Conference on Computer-Aided Design,
ICCAD ’11, pages 694-701, Piscataway, NJ, USA,
2011. IEEE Press.

[15] MAQAO. Magqao project, 2016.

[16] A. Mazouz, B. Pradelle, and W. Jalby. Statistical
validation methodology of cpu power probes. In
Revised Selected Papers, Part I, of the Euro-Par 2014
International Workshops on Parallel Processing Volume 8805, pages 487-498, New York, NY, USA,
2014. Springer-Verlag New York, Inc.

[17] A. Mazouz, S. A. A. Touati, and D. Barthou. Study of
variations of native program execution times on
multi-core architectures. In L. Barolli, F. Xhafa,

[18] S. Vitabile, and H. Hsu, editors, CISIS 2010, The
Fourth International Conference on Complex,
Intelligent and Software Intensive Systems, Krakow,
Poland, 15-18 February 2010, pages 919-924. IEEE
Computer Society, 2010.

[19] J. C. McCullough, Y. Agarwal, J. Chandrashekar,
S. Kuppuswamy, A. C. Snoeren, and R. K. Gupta.
Evaluating the effectiveness of model-based power
characterization. In Proceedings of the 2011 USENIX
Conference on USENIX Annual Technical Conference,
USENIXATC’11, pages 12-12, Berkeley, CA, USA,
2011. USENIX Association.

[20] J. Noudohouenou, V. Palomares, W. Jalby, D. C.
Wong, D. J. Kuck, and J. C. Beyler. Simsys: A
performance simulation framework. In Proceedings of
the 2013 Workshop on Rapid Simulation and
Performance Evaluation: Methods and Tools,
RAPIDO ’13, pages 1:1-1:8, New York, NY, USA,
2013. ACM.

[21] W. H. Press, 8. A. Teukolsky, W. T. Vetterling, and
B. P. Flannery. Numerical Recipes in C (2Nd Ed.):
The Art of Scientific Computing. Cambridge
University Press, New York, NY, USA, 1992.

[22] Y.S. Shao and D. M. Brooks. Energy characterization
and instruction-level energy model of intel’s xeon phi
processor. In International Symposium on Low Power
Electronics and Design (ISLPED), Beijing, China,
September 4-6, 2018, pages 389-394, 2013.

[23] V. Spiliopoulos, A. Sembrant, and S. Kaxiras.
Power-sleuth: A tool for investigating your program’s
power behavior. In 2012 IEEE 20th International
Symposium on Modeling, Analysis and Simulation of
Computer and Telecommunication Systems, pages
241-250, Aug 2012.