


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

	<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->
<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="37701bd4-e5c0-4ee3-9329-e7475d0b13a7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
		<!-- Google Tag Manager -->
	<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
	new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
	j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
	'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
	})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
	<!-- End Google Tag Manager -->
	
        <!-- Google Tag Manager -->
        <noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
        <!-- End Google Tag Manager -->	

  
  
  
  

  
      <script type="text/javascript" src="../../_static/js/jquery.min.js"></script>
	  <script type="text/javascript" src="../../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../../_static/js/common-ui-all.min.js"></script>
    <script type="text/javascript" src="../../_static/js/jquery-ui.min.js"></script>
    <script type="text/javascript" src="../../_static/js/CoveoJsSearch.Lazy.min.js"></script>
    <script type="text/javascript" src="../../_static/js/linkid.js"></script>
    <script type="text/javascript" src="../../_static/js/Searchbox.min.js"></script>
    <script type="text/javascript" src="../../_static/js/header-footer.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/pro.min.css" media="all" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="2.2. FFT/iFFT" href="func-fft.html" />
    <link rel="prev" title="2. DSP Library Functions" href="dsp-lib-func.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
 <div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">

    
    

    



<div class="xf-content-height">
    

<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
    
    <div class="header parbase aem-GridColumn aem-GridColumn--default--12"><noindex>
	<header data-component="header" class="site-header">
		<nav class="navbar navbar-default">
			<div class="container-fluid main-nav">
				<div class="row">
					<div class="navbar-column col-xs-4 col-sm-5">
						<ul class="nav navbar-nav hidden-xs">
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
								</li>
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
								</li>
							<li>
									<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
								</li>
							</ul>
							
						<ul class="nav navbar-nav hidden-sm hidden-md hidden-lg">
							<li>
									<button data-target="#header-container-0" data-function="toggle">Solutions</button>
								</li>
							<li>
									<button data-target="#header-container-1" data-function="toggle">Products</button>
								</li>
							<li>
									<button data-target="#header-container-2" data-function="toggle">Company</button>
								</li>
							</ul>
							
						<div id="header-container-0" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							<div id="header-container-1" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							<div id="header-container-2" class="menu-container">
								<div class="navbar-nav-container">
									<ul class="nav navbar-nav">
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/applications.html&#39;;">Solutions</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/products/silicon-devices.html&#39;;">Products</button>
												</li>
										<li>
												<button onclick="window.location.href=&#39;https://www.xilinx.com/about/company-overview.html&#39;;">Company</button>
												</li>
										</ul>
									<button data-function="close-menu">
										<span class="fal fa-times" aria-hidden="true"></span>
									</button>
								</div>
							</div>
							</div>
					<div class="logo-column col-xs-4 col-sm-2">
						<div class="logo">
							<a target="_blank" href="https://www.xilinx.com/">
								<img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-header-logo.svg?raw=true" title="Xilinx Inc"/>
							</a>
						</div>
					</div>

				</div>
			</div>
			</nav></header></noindex></div>
		
	
</div>

    
</div>
</div>

<div class="calloutBanner parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16"><div class="callout-banner">
    Xilinx is now a part of <a target="_blank" href="https://www.amd.com/en/corporate/xilinx-acquisition">AMD</a> |  <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Learn More</a>
</div>
</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home" alt="Documentation Home"> Vitis DSP Library
          

          
          </a>

          
            
            
              <div class="version">
                2022.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

      
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
            
            
            
              
            
            
              <p class="caption"><span class="caption-text">Library Overview</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../overview.html">Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../overview.html#license">License</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../overview.html#trademark-notice">Trademark Notice</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../release.html">Release Note</a></li>
</ul>
<p class="caption"><span class="caption-text">L1 PL DSP Library User Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../L1.html">1. 1-Dimensional(Line) SSR FFT L1 FPGA Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../L1_2dfft.html">2. 2-Dimensional(Matrix) SSR FFT L1 FPGA Module</a></li>
</ul>
<p class="caption"><span class="caption-text">L2 DSP Library User Guide</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="introduction.html">1. Introduction</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="dsp-lib-func.html">2. DSP Library Functions</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">2.1. Filters</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#entry-point">2.1.1. Entry Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="#supported-types">2.1.2. Supported Types</a></li>
<li class="toctree-l3"><a class="reference internal" href="#template-parameters">2.1.3. Template Parameters</a></li>
<li class="toctree-l3"><a class="reference internal" href="#access-functions">2.1.4. Access functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ports">2.1.5. Ports</a></li>
<li class="toctree-l3"><a class="reference internal" href="#design-notes">2.1.6. Design Notes</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#coefficient-array-for-filters">2.1.6.1. Coefficient array for Filters</a></li>
<li class="toctree-l4"><a class="reference internal" href="#window-interface-for-filters">2.1.6.2. Window interface for Filters</a></li>
<li class="toctree-l4"><a class="reference internal" href="#streaming-interface-for-filters">2.1.6.3. Streaming interface for Filters</a></li>
<li class="toctree-l4"><a class="reference internal" href="#maximum-fir-length">2.1.6.4. Maximum FIR Length</a></li>
<li class="toctree-l4"><a class="reference internal" href="#minimum-cascade-length">2.1.6.5. Minimum Cascade Length</a></li>
<li class="toctree-l4"><a class="reference internal" href="#optimum-cascade-length">2.1.6.6. Optimum Cascade Length</a></li>
<li class="toctree-l4"><a class="reference internal" href="#super-sample-rate-operation">2.1.6.7. Super Sample Rate Operation</a></li>
<li class="toctree-l4"><a class="reference internal" href="#constraints">2.1.6.8. Constraints</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#code-example-including-constraints">2.1.7. Code Example including constraints</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="func-fft.html">2.2. FFT/iFFT</a></li>
<li class="toctree-l2"><a class="reference internal" href="func-matmul.html">2.3. Matrix Multiply</a></li>
<li class="toctree-l2"><a class="reference internal" href="func-widget-apicast.html">2.4. Widget API Cast</a></li>
<li class="toctree-l2"><a class="reference internal" href="func-widget-real2comp.html">2.5. Widget Real to Complex</a></li>
<li class="toctree-l2"><a class="reference internal" href="func-dds.html">2.6. DDS / Mixer</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="compiling-and-simulating.html">3. Compiling and Simulating Using the Makefile</a></li>
<li class="toctree-l1"><a class="reference internal" href="benchmark.html">4. Benchmark/QoR</a></li>
</ul>
<p class="caption"><span class="caption-text">API Reference</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="api-reference.html">API Reference Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_sr_asym_fir_sr_asym_graph.html">fir_sr_asym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_sr_sym_fir_sr_sym_graph.html">fir_sr_sym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_interpolate_asym_fir_interpolate_asym_graph.html">fir_interpolate_asym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_decimate_hb_fir_decimate_hb_graph.html">fir_decimate_hb_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_interpolate_hb_fir_interpolate_hb_graph.html">fir_interpolate_hb_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_decimate_asym_fir_decimate_asym_graph.html">fir_decimate_asym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_interpolate_fract_asym_fir_interpolate_fract_asym_graph.html">fir_interpolate_fract_asym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_resampler_fir_resampler_graph.html">fir_resampler_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_fir_decimate_sym_fir_decimate_sym_graph.html">fir_decimate_sym_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_blas_matrix_mult_matrix_mult_graph.html">matrix_mult_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/group_fft_graphs.html">FFT Graphs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_widget_api_cast_widget_api_cast_graph.html">widget_api_cast_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_widget_real2complex_widget_real2complex_graph.html">widget_real2complex_graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rst/class_xf_dsp_aie_mixer_dds_mixer_dds_mixer_graph.html">dds_mixer_graph</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../../_sources/user_guide/L2/func-fir-filters.rst.txt"
						rel="nofollow">Show Source</a></li>
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Vitis DSP Library</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="dsp-lib-func.html">2. DSP Library Functions</a> &raquo;</li>
        
      <li>2.1. Filters</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/user_guide/L2/func-fir-filters.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="filters">
<span id="id1"></span><h1>2.1. Filters<a class="headerlink" href="#filters" title="Permalink to this headline">¶</a></h1>
<p>The DSPLib contains several variants of Finite Impulse Response (FIR) filters.
These include single-rate FIRs, half-band interpolation/decimation FIRs, as well as integer and fractional interpolation/decimation FIRs. More details in the <a class="reference internal" href="#filter-entry"><span class="std std-ref">Entry Point</span></a>.</p>
<div class="section" id="entry-point">
<span id="filter-entry"></span><h2>2.1.1. Entry Point<a class="headerlink" href="#entry-point" title="Permalink to this headline">¶</a></h2>
<p>FIR filters have been categorized into classes and placed in a distinct namespace scope: xf::dsp::aie::fir, to prevent name collision in the global scope. Namespace aliasing can be utilized to shorten instantiations:</p>
<pre class="highlight literal-block">
<span></span><span class="n">namespace</span> <span class="n">dsplib</span> <span class="o">=</span> <span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">;</span>
</pre>
<p>Additionally, each FIR filter has been placed in its unique FIR type namespace. The available FIR filter classes and the corresponding graph entry point are listed below:</p>
<span id="tab-fir-filter-classes"></span><table border="1" class="docutils align-center" id="id3">
<caption><span class="caption-text">Table 1 : FIR Filter Classes</span><a class="headerlink" href="#id3" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="37%" />
<col width="63%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>Function</strong></th>
<th class="head"><strong>Namespace and class name</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Single rate, asymmetrical</td>
<td>dsplib::fir::sr_asym::fir_sr_asym_graph</td>
</tr>
<tr class="row-odd"><td>Single rate, symmetrical</td>
<td>dsplib::fir::sr_sym::fir_sr_sym_graph</td>
</tr>
<tr class="row-even"><td>Interpolation asymmetrical</td>
<td>dsplib::fir::interpolate_asym::fir_interpolate_asym_graph</td>
</tr>
<tr class="row-odd"><td>Decimation, halfband</td>
<td>dsplib::fir::decimate_hb::fir_decimate_hb_graph</td>
</tr>
<tr class="row-even"><td>Interpolation, halfband</td>
<td>dsplib::fir::interpolate_hb::fir_interpolate_hb_graph</td>
</tr>
<tr class="row-odd"><td>Decimation, asymmetric</td>
<td>dsplib::fir::decimate_asym::fir_decimate_asym_graph</td>
</tr>
<tr class="row-even"><td>Interpolation, fractional,
asymmetric
Note: superseded by resampler</td>
<td>dsplib::fir::interpolate_fract_asym::
fir_interpolate_fract_asym_graph</td>
</tr>
<tr class="row-odd"><td>Interpolation or decimation,
fractional, asymmetric</td>
<td>dsplib::fir::resampler::fir_resampler_graph</td>
</tr>
<tr class="row-even"><td>Decimation, symmetric</td>
<td>dsplib::fir::decimate_sym::fir_decimate_sym_graph</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="supported-types">
<h2>2.1.2. Supported Types<a class="headerlink" href="#supported-types" title="Permalink to this headline">¶</a></h2>
<p>All FIR filters can be configured for various types of data and coefficients. These types can be int16, int32, or float, and also real or complex.
However, configurations with real data versus complex coefficients are not supported nor are configurations where the coefficents are a higher precision type than the data type. Data and coefficients must both be integer types or both be float types, as mixes are not supported.</p>
<p>The following table lists the supported combinations of data type and coefficient type.</p>
<span id="tab-supported-combos"></span><table border="1" class="docutils align-center" id="id4">
<caption><span class="caption-text">Table 2 : Supported Combinations of Data Type and Coefficient Type</span><a class="headerlink" href="#id4" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="22%" />
<col width="8%" />
<col width="11%" />
<col width="12%" />
<col width="11%" />
<col width="12%" />
<col width="11%" />
<col width="12%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td colspan="2" rowspan="2">&#160;</td>
<td colspan="6"><strong>Data Type</strong></td>
</tr>
<tr class="row-even"><td><strong>Int16</strong></td>
<td><strong>Cint16</strong></td>
<td><strong>Int32</strong></td>
<td><strong>Cint32</strong></td>
<td><strong>Float</strong></td>
<td><strong>Cfloat</strong></td>
</tr>
<tr class="row-odd"><td rowspan="6"><strong>Coefficient type</strong></td>
<td>Int16</td>
<td>Supported</td>
<td>Supported</td>
<td>Supported</td>
<td>Supported</td>
<td>3</td>
<td>3</td>
</tr>
<tr class="row-even"><td>Cint16</td>
<td>1</td>
<td>Supported</td>
<td>1</td>
<td>Supported</td>
<td>3</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>Int32</td>
<td>2</td>
<td>2</td>
<td>Supported</td>
<td>Supported</td>
<td>3</td>
<td>3</td>
</tr>
<tr class="row-even"><td>Cint32</td>
<td>1, 2</td>
<td>2</td>
<td>1</td>
<td>Supported</td>
<td>3</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>Float</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>Supported</td>
<td>Supported</td>
</tr>
<tr class="row-even"><td>Cfloat</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>Supported</td>
</tr>
<tr class="row-odd"><td colspan="8"><ol class="first last arabic simple">
<li>Complex coefficients are not supported for real-only data types.</li>
<li>Coefficient type of higher precision than data type is not supported.</li>
<li>A mix of float and integer types is not supported.</li>
<li>The fir_interpolate_asym variant does not support int16/int16.</li>
</ol>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="template-parameters">
<h2>2.1.3. Template Parameters<a class="headerlink" href="#template-parameters" title="Permalink to this headline">¶</a></h2>
<p>The following table lists parameters common to all the FIR filters:</p>
<span id="fir-supported-params"></span><table border="1" class="docutils align-center" id="id5">
<caption><span class="caption-text">Table 3 : Parameters Supported by FIR Filters</span><a class="headerlink" href="#id5" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="27%" />
<col width="18%" />
<col width="19%" />
<col width="37%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter Name</th>
<th class="head">Type</th>
<th class="head">Description</th>
<th class="head">Range</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>TP_FIR_LEN</td>
<td>Unsigned
int</td>
<td>The number of
taps</td>
<td><p class="first">Min - 4,</p>
<p class="last">Max - see <a class="reference internal" href="#max-fir-length"><span class="std std-ref">Maximum FIR Length</span></a></p>
</td>
</tr>
<tr class="row-odd"><td>TP_RND</td>
<td>Unsigned
int</td>
<td>Round mode</td>
<td><p class="first">0 =
truncate or
floor</p>
<p>1 =
ceiling</p>
<p>2 =
positive
infinity</p>
<p>3 =
negative
infinity</p>
<p>4 =
symmetrical
to infinity</p>
<p>5 =
symmetrical
to zero</p>
<p>6 =
convergent
to even</p>
<p class="last">7 =
convergent
to odd</p>
</td>
</tr>
<tr class="row-even"><td>TP_SHIFT</td>
<td>Unsigned
int</td>
<td>The number of
bits to shift
unscaled
result
down by before
output.</td>
<td>0 to 61</td>
</tr>
<tr class="row-odd"><td>TT_DATA</td>
<td>Typename</td>
<td>Data Type</td>
<td>int16,
cint16,
int32,
cint32,
float,
cfloat</td>
</tr>
<tr class="row-even"><td>TT_COEFF</td>
<td>Typename</td>
<td>Coefficient
type</td>
<td>int16,
cint16,
int32,
cint32,
float,
cfloat</td>
</tr>
<tr class="row-odd"><td>TP_INPUT_WINDOW_VSIZE</td>
<td>Unsigned
int</td>
<td>The number
of samples
in the
input
window. For
streams, it
impacts the
number of input
samples operated
on in a single
iteration
of the kernel.</td>
<td><p class="first">Must be a
multiple of
the number
of lanes
used
(typically
4 or 8).</p>
<p class="last">No
enforced
range, but
large
windows
will result
in mapper
errors due
to
excessive
RAM use, for windowed
API implementations.</p>
</td>
</tr>
<tr class="row-even"><td>TP_CASC_LEN</td>
<td>Unsigned
int</td>
<td>The number
of cascaded
kernels to
use for
this FIR.</td>
<td><p class="first">1 to 9.</p>
<p class="last">Defaults to
1 if not
set.</p>
</td>
</tr>
<tr class="row-odd"><td>TP_DUAL_IP</td>
<td>Unsigned
int</td>
<td><p class="first">Use dual
inputs ports.</p>
<p class="last">An additional
‘in2’ input
port will
appear on
the graph
when set to 1.</p>
</td>
<td><p class="first">Range 0
(single
input), 1
(dual
input).</p>
<p class="last">Defaults to
0 if not
set.</p>
</td>
</tr>
<tr class="row-even"><td>TP_USE_COEFF_RELOAD</td>
<td>Unsigned
int</td>
<td><p class="first">Enable
reloadable
coefficient
feature.</p>
<p class="last">An additional
‘coeff’ RTP
port will
appear on
the graph.</p>
</td>
<td><p class="first">0 (no
reload), 1
(use
reloads).</p>
<p class="last">Defaults to
0 if not
set.</p>
</td>
</tr>
<tr class="row-odd"><td>TP_NUM_OUTPUTS</td>
<td>Unsigned
int</td>
<td><p class="first">Number of
fir output
ports</p>
<p class="last">An additional
‘out2’ output
port will
appear on
the graph
when set to 2.</p>
</td>
<td><p class="first">1 to 2</p>
<p class="last">Defaults to
1 if not
set.</p>
</td>
</tr>
<tr class="row-even"><td>TP_API</td>
<td>Unsigned
int</td>
<td>I/O interface
port type</td>
<td><p class="first">0 = Window</p>
<p class="last">1 = Stream</p>
</td>
</tr>
<tr class="row-odd"><td>TP_SSR</td>
<td>Unsigned
int</td>
<td>Parallelism
factor</td>
<td><p class="first">min=1</p>
<p>Defaults to
1 if not
set.</p>
<p class="last">Max = limited by resource
availability</p>
</td>
</tr>
</tbody>
</table>
<div class="admonition note" id="lanes-note">
<p class="first admonition-title">Note</p>
<p class="last">The number of lanes is the number of data elements that are being processed in parallel. This varies depending on the data type (i.e., number of bits in each element) and the register or bus width.</p>
</div>
<p>For a list of template parameters for each FIR variant, see <a class="reference internal" href="api-reference.html#api-reference"><span class="std std-ref">API Reference Overview</span></a>.</p>
<p><strong>TP_CASC_LEN</strong> describes the number of AIE processors to split the operation over, which allows resource to be traded for higher performance. TP_CASC_LEN must be in the range 1 (default) to 9.
FIR graph instance consists of TP_CASC_LEN kernels and the FIR length (TP_FIR_LEN) is divided by the requested cascade length and each kernel in the graph gets assigned a fraction of the workload.
Kernels are connected with cascade ports, which pass partial accumulation products downstream until last kernel in chain produces the output.</p>
<p><strong>TP_DUAL_IP</strong> is an implementation trade-off between performance and resource utilization.
Symmetric FIRs may be instanced with 2 input ports to alleviate the potential for memory read contention, which would otherwise result in stall cycles and therefore lower throughput.
In addition, FIRs with streaming interface may utilize the second input port to maximize the available throughput.</p>
<ul>
<li><p class="first">When set to 0, the FIR is created with a single input port.</p>
</li>
<li><p class="first">When set to 1, two input ports will be created.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">when used, port <code class="docutils literal notranslate"> <span class="pre">port&lt;input&gt;</span> <span class="pre">in2;</span></code> will be added to the FIR.</p>
</div>
</li>
</ul>
<p><strong>TP_USE_COEFF_RELOAD</strong>  allows the user to select if runtime coefficient reloading should be used.
When defining the parameter:</p>
<ul>
<li><p class="first">0 = static coefficients, defined in filter constructor</p>
</li>
<li><p class="first">1 = reloadable coefficients, passed as argument to runtime function.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">when used, port <code class="docutils literal notranslate"> <span class="pre">port&lt;input&gt;</span> <span class="pre">coeff;</span></code> will be added to the FIR.</p>
</div>
</li>
</ul>
<p><strong>TP_NUM_OUTPUTS</strong> sets the number of output ports to send the output data to. Supported range: 1 to 2.</p>
<p>For Windows API, additional output provides flexibility in connecting FIR output with multiple destinations.
Additional output <code class="docutils literal notranslate"><span class="pre">out2</span></code> is an exact copy of the data of the output port <code class="docutils literal notranslate"><span class="pre">out</span></code>.</p>
<p>Stream API uses the additional output port to increase the FIR’s throughput. Please refer to <a class="reference internal" href="#fir-stream-output"><span class="std std-ref">Stream Output</span></a> for more details.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">when used, port <code class="docutils literal notranslate"> <span class="pre">port&lt;output&gt;</span> <span class="pre">out2;</span></code> will be added to the FIR.</p>
</div>
<p id="ssr-ports-explanation"><strong>TP_SSR</strong> sets the parallelism factor. SSR is Super Sample Rate. It is supported for only the single rate asymmetic FIR at present. This setting allows for higher throughput at the expense of more tiles or kernels. The input data must be split over multiple ports where each successive sample is sent to a different input port in a round-robin fashion, i.e. sample 0 goes to input port <code class="code docutils literal notranslate"><span class="pre">in[0]</span></code>, sample 1 to <code class="code docutils literal notranslate"><span class="pre">in[1]</span></code>, etc up to N-1 where N=TP_SSR, then sample N goes to <code class="code docutils literal notranslate"><span class="pre">in[0]</span></code>, sample N+1 goes to <code class="code docutils literal notranslate"><span class="pre">in[1]</span></code> and so on. Output samples are output from the multiple output ports in the same fashion. Where DUAL_IP is also enabled, there will be two sets of SSR input ports, <code class="code docutils literal notranslate"><span class="pre">in</span></code> and <code class="code docutils literal notranslate"><span class="pre">in2</span></code>. Allocate samples to ports 0 to N-1 of port <code class="code docutils literal notranslate"><span class="pre">in</span></code> in the round robin fashion above until each port has 128bits of data, then allocate the next samples in a round robin fashion to ports 0 through N-1 of port <code class="code docutils literal notranslate"><span class="pre">in2</span></code> until these too have 128bits of data, then return to allocating samples to ports 0 through N-1 of <code class="code docutils literal notranslate"><span class="pre">in</span></code>, and repeat.</p>
<p>If we have a data stream like <code class="code docutils literal notranslate"><span class="pre">int32</span> <span class="pre">x</span> <span class="pre">=</span> <span class="pre">0,</span> <span class="pre">1,</span> <span class="pre">2,</span> <span class="pre">3,</span> <span class="pre">4,</span> <span class="pre">5,</span> <span class="pre">6,</span> <span class="pre">7,</span> <span class="pre">8,</span> <span class="pre">9,</span> <span class="pre">...</span></code>, then an SSR of 3 with dual ports would look something like this:</p>
<pre class="highlight literal-block">
<span></span><span class="ow">in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="o">...</span>
<span class="ow">in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="o">...</span>
<span class="ow">in</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="o">...</span>
<span class="n">in2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="o">...</span>
<span class="n">in2</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="o">...</span>
<span class="n">in2</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="o">...</span>
</pre>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">TP_SSR is currently supported only for fir_sr_asym.</p>
</div>
<p>For more details, refer to <a class="reference internal" href="#ssr-operation"><span class="std std-ref">Super Sample Rate Operation</span></a>.</p>
</div>
<div class="section" id="access-functions">
<h2>2.1.4. Access functions<a class="headerlink" href="#access-functions" title="Permalink to this headline">¶</a></h2>
<p>For the access functions for each FIR variant, see <a class="reference internal" href="api-reference.html#api-reference"><span class="std std-ref">API Reference Overview</span></a>.</p>
</div>
<div class="section" id="ports">
<h2>2.1.5. Ports<a class="headerlink" href="#ports" title="Permalink to this headline">¶</a></h2>
<p>To see the ports for each FIR variants, see <a class="reference internal" href="api-reference.html#api-reference"><span class="std std-ref">API Reference Overview</span></a>. Note that some ports are present only for certain configurations of template parameters.</p>
</div>
<div class="section" id="design-notes">
<h2>2.1.6. Design Notes<a class="headerlink" href="#design-notes" title="Permalink to this headline">¶</a></h2>
<div class="section" id="coefficient-array-for-filters">
<h3>2.1.6.1. Coefficient array for Filters<a class="headerlink" href="#coefficient-array-for-filters" title="Permalink to this headline">¶</a></h3>
<div class="section" id="static-coefficients">
<h4>2.1.6.1.1. Static coefficients<a class="headerlink" href="#static-coefficients" title="Permalink to this headline">¶</a></h4>
<p>For all non-reloadable filter configurations, the coefficient values are passed as an array argument to the constructor (e.g.: std::array or std::vector).</p>
</div>
<div class="section" id="reloadable-coefficients">
<h4>2.1.6.1.2. Reloadable coefficients<a class="headerlink" href="#reloadable-coefficients" title="Permalink to this headline">¶</a></h4>
<p>Reloadable configurations do not require coefficient array passed through constructor at compile time.
Instead, the graph’s <cite>update()</cite> (refer to <a class="reference external" href="https://docs.xilinx.com/r/2020.2-English/ug1076-ai-engine-environment/Run-Time-Parameter-Update/Read-Mechanisms">UG1076</a> for usage instructions) method is used to pass coefficient array into kernels. <cite>update()</cite> method must be called after graph has been initialized, but before kernel starts operation on data samples.</p>
</div>
<div class="section" id="coefficients-array-size">
<h4>2.1.6.1.3. Coefficients array size<a class="headerlink" href="#coefficients-array-size" title="Permalink to this headline">¶</a></h4>
<p>Asymmetrical filters expect the full array of coefficients to be passed to kernel, i.e. coefficient array size is of the order of the filter.
In the case of symmetrical filters, only the first half (plus any odd centre tap) need be passed, as the remaining may be derived by symmetry.
For halfband filters, only the non-zero coefficients should be entered, with the centre tap last in the array. The length of the array expected will therefore be (TP_FIR_LEN+1)/4+1, e.g. for a halfband filter of length 11, 4 non-zero tap values, including the centre tap, are expected.</p>
</div>
</div>
<div class="section" id="window-interface-for-filters">
<h3>2.1.6.2. Window interface for Filters<a class="headerlink" href="#window-interface-for-filters" title="Permalink to this headline">¶</a></h3>
<p>On the AI Engine processor, data may be packetized into window buffers. In the case of FIRs, each window is extended by a margin so that the state of the filter at the end of the previous iteration of the window may be restored before new computations begin. Therefore, to maximize throughput, the window size should be set to the maximum that the system will allow, though this will lead to a corresponding increase in latency. For example, with a small window, say 32 samples, the overheads of window acquisition and release will be incurred for every 32 samples. Using a larger window will mean that a greater portion of time will be spent in active computation.</p>
<div class="section" id="maximum-window-size">
<h4>2.1.6.2.1. Maximum Window size<a class="headerlink" href="#maximum-window-size" title="Permalink to this headline">¶</a></h4>
<p>Window buffers are implemented using a ping-pong mechanism, where consumer kernel would read the <cite>ping</cite> portion of the buffer while producer would fill <cite>pong</cite> portion of the buffer that would be consumed in the next iteration.
This approach maximizes performance, at the increased cost of memory storage.
Window buffer is mapped into a single Memory Group in the area surrounding the kernel that accesses it.
A Memory Group is 32 kB, and the maximum Window size should not exceed this limit.</p>
</div>
<div class="section" id="single-buffer-constraint">
<span id="id2"></span><h4>2.1.6.2.2. Single buffer constraint<a class="headerlink" href="#single-buffer-constraint" title="Permalink to this headline">¶</a></h4>
<p>It is possible to disable the ping-pong mechanism, so that the entire available data memory is available to the kernel for computation. However, the single-buffered window can be accessed only by one agent at a time, and it comes with a performance penalty.
This can be achieved by using the <cite>single_buffer()</cite> constraint that is applied to an input or output port of each kernel.</p>
<pre class="highlight literal-block">
<span></span><span class="n">single_buffer</span><span class="p">(</span><span class="n">firGraph</span><span class="o">.</span><span class="n">getKernels</span><span class="p">()[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="ow">in</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
</pre>
</div>
</div>
<div class="section" id="streaming-interface-for-filters">
<h3>2.1.6.3. Streaming interface for Filters<a class="headerlink" href="#streaming-interface-for-filters" title="Permalink to this headline">¶</a></h3>
<p>Streaming interfaces are now supported by all FIRs.
When TP_API is set to 1 the FIR will have stream API input and output ports. Such filters have lower latency than window API filters because there is no window to fill before execution can begin.</p>
<div class="section" id="stream-output">
<span id="fir-stream-output"></span><h4>2.1.6.3.1. Stream Output<a class="headerlink" href="#stream-output" title="Permalink to this headline">¶</a></h4>
<p>Stream output allows computed data samples to be directly sent over the stream without the requirement for a ping-pong window buffer.
As a result, memory use and latency are reduced.
Furthermore, the streaming output allows data samples to be broadcast to multiple destinations.</p>
<p>To maximize the throughput, FIRs can be configured with 2 output stream ports. However, this may not improve performance if the throughput is bottlenecked by other factors, i.e., the input stream bandwidth or the vector processor.
Set TP_NUM_OUTPUTS template parameter to 2, to create a FIR kernel with 2 output stream ports.
In this scenario, the output data from the two streams is interleaved in chunks of 128 bits. E.g.:</p>
<ul class="simple">
<li>samples 0-3 to be sent over output stream 0 for cint16 data type,</li>
<li>samples 4-7 to be sent over output stream 1 for cint16 data type.</li>
</ul>
</div>
<div class="section" id="stream-input-for-asymmetric-firs">
<h4>2.1.6.3.2. Stream Input for Asymmetric FIRs<a class="headerlink" href="#stream-input-for-asymmetric-firs" title="Permalink to this headline">¶</a></h4>
<p>Stream input allows data samples to be directly written from the input stream to one of the Input Vector Registers without the requirement for a ping-pong window buffer.
As a result, memory requirements and latency are reduced.</p>
<p>To maximize the throughput, FIRs can be configured with 2 input stream ports. Although this may not improve performance if the throughput is bottlenecked by other factors, i.e., the output stream bandwidth or the vector processor.
Set TP_DUAL_IP to 1, to create a FIR instance with 2 input stream ports.
In such a case the input data will be interleaved from the two ports to one data stream internally in 128 bit chunks, e.g.:</p>
<ul class="simple">
<li>samples 0-3 to be received on input stream 0 for cint16 data type,</li>
<li>samples 4-7 to be received on input stream 1 for cint16 data type.</li>
</ul>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">For the single rate asymmetric option dual input streams offer no throughput gain if only single output stream would be used. Therefore, dual input streams are only supported with 2 output streams.</p>
</div>
</div>
<div class="section" id="stream-input-for-symmetric-firs">
<h4>2.1.6.3.3. Stream Input for Symmetric FIRs<a class="headerlink" href="#stream-input-for-symmetric-firs" title="Permalink to this headline">¶</a></h4>
<p>Symmetric FIRs require access to data from 2 distinctive areas of the data stream and therefore require memory storage.
In symmetric FIRs the stream input is connected to an input ping-pong window buffer through a DMA port of a Memory Module.</p>
</div>
</div>
<div class="section" id="maximum-fir-length">
<span id="max-fir-length"></span><h3>2.1.6.4. Maximum FIR Length<a class="headerlink" href="#maximum-fir-length" title="Permalink to this headline">¶</a></h3>
<p>The maximum FIR length which can be supported is limited by a variety of factors.
Each of these factors, if exceeded, will result in a compile time failure with some indication of the nature of the limitation.</p>
<p>When using window-API for instance, the window buffer must fit into a 32kByte memory bank and since this includes the margin, it limits the maximum window size. Therefore, it also indirectly sets an upper limit on TP_FIR_LEN.</p>
<p>In addition, the <cite>single_buffer()</cite> constraint is needed to implement window buffers of &gt; 16kB. Please refer to: <a class="reference internal" href="#single-buffer-constraint"><span class="std std-ref">Single buffer constraint</span></a> for more details.</p>
<p>As a guide, a single rate symmetric FIR can support up to:</p>
<ul class="simple">
<li>8k for 16-bit data, i.e. int16 data</li>
<li>4k for 32-bit data, i.e. cint16, int32, float</li>
<li>2k for 64-bit data, i.e. cint32, cfloat</li>
</ul>
<p>Another limiting factor when considering implementation of high order FIRs is the Program Memory and sysmem requirements.
Increasing FIR length requires greater amounts of heap and stack memory to store coefficients. Program Memory footpring also increses, as the number of instructions grows.
As a result, a single FIR kernel can only support a limited amount of coefficents and longer FIRs have to be split up into a design consisting multiple FIR kernels using <cite>TP_CASC_LEN</cite> parameter.</p>
<p>When using stream based API, the architecture uses internal vector registers to store data samples, instead of window buffers, which removes the limiting factors of the window-based equivalent arhchitecture.
However, the internal vector register is only 1024-bit wide, which greatly limits the amount of data samples each FIR kernel can operate on.
In addition, data registers storage capacity will be affected by decimation factors, when a Decimation FIR is used.
As a result, number of taps each AIE kernel can process, limited by the capacity of the input vector register, depends on a variety of factors, like data type, coefficient type and decimation factor.</p>
<p>To help find the number of FIR kernels required (or desired) to implement requested FIR length, please refer to helper functions: <a class="reference internal" href="#minium-casc-len"><span class="std std-ref">Minimum Cascade Length</span></a>, <a class="reference internal" href="#optimum-casc-len"><span class="std std-ref">Optimum Cascade Length</span></a> described below.</p>
</div>
<div class="section" id="minimum-cascade-length">
<span id="minium-casc-len"></span><h3>2.1.6.5. Minimum Cascade Length<a class="headerlink" href="#minimum-cascade-length" title="Permalink to this headline">¶</a></h3>
<p>To help find the minimum supported TP_CASC_LEN value for a given configuration, the following utility functions have been created in file  <code class="code docutils literal notranslate"><span class="pre">L1/include/aie/fir_common_traits.hpp</span></code>, where the corresponding FIR variant is in the name of the function. In the following functions TP_API is 0 for window API and 1 for stream API. The return value is the minimum required TP_CASC_LEN for the FIR.</p>
<pre class="highlight literal-block">
<span></span><span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenSrAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenSrSym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenIntHB</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenDecHB</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_INTERPOLATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenIntAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_DECIMATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenDecAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_DECIMATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetMinCascLenDecSym</span><span class="p">();</span>
</pre>
<p>An example of use within your graph constructor follows for the single rate asymmetric FIR variant, where all other parameters for the configuration you desire are called my* and kMinLen is the minimum supported TP_CASC_LEN value for myFirLen.</p>
<pre class="highlight literal-block">
<span></span><span class="c1">#include &quot;fir_common_traits.hpp&quot;</span>

<span class="o">...</span>

<span class="n">static</span> <span class="n">constexpr</span> <span class="nb">int</span> <span class="n">kMinLen</span> <span class="o">=</span> <span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">fnGetMinCascLenSrAsym</span><span class="o">&lt;</span><span class="n">myFirLen</span><span class="p">,</span> <span class="n">myPortApi</span><span class="p">,</span> <span class="n">myDataType</span><span class="o">&gt;</span><span class="p">();</span>

<span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">sr_asym</span><span class="p">::</span><span class="n">fir_sr_asym_graph</span><span class="o">&lt;</span><span class="n">myDataType</span><span class="p">,</span> <span class="n">myCoeffType</span><span class="p">,</span> <span class="n">myFirLen</span><span class="p">,</span> <span class="n">myShift</span><span class="p">,</span> <span class="n">myRoundMode</span><span class="p">,</span> <span class="n">myInputWindowSize</span><span class="p">,</span>
                                        <span class="n">kMinLen</span><span class="p">,</span> <span class="n">myCoeffReload</span><span class="p">,</span> <span class="n">myNumOutputs</span><span class="p">,</span> <span class="n">myDualIp</span><span class="p">,</span> <span class="n">myPortApi</span><span class="p">,</span> <span class="n">mySsr</span><span class="o">&gt;</span><span class="p">;</span>
</pre>
</div>
<div class="section" id="optimum-cascade-length">
<span id="optimum-casc-len"></span><h3>2.1.6.6. Optimum Cascade Length<a class="headerlink" href="#optimum-cascade-length" title="Permalink to this headline">¶</a></h3>
<p>For FIR variants configured to use streaming interfaces, i.e. TP_API=1, the optimum TP_CASC_LEN for a given configuration of the other parameters is a complicated equation. Here, the optimum value of TP_CASC_LEN refers to the least number of kernels that the overall calculations can be divided, when the interface bandwidth limits the maximum performance. To aid in this determination, utility functions have been created for FIR variants in file <code class="code docutils literal notranslate"><span class="pre">fir_common_traits.hpp</span></code> as follows, where the name of the FIR variant is in the name. In these functions, the parameter names are the same as for the configuration of the library element except for T_PORTS, where T_PORTS should be set to 1 for DUAL_IP=0 and NUM_OUTPUTS=1 or 2 when using DUAL_IP=1 and NUM_OUTPUTS=2.</p>
<pre class="highlight literal-block">
<span></span><span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenSrAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenSrSym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenIntHB</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenDecHB</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_INTERPOLATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenIntAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_DECIMATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenDecAsym</span><span class="p">();</span>

<span class="n">template</span><span class="o">&lt;</span><span class="nb">int</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_DATA</span><span class="p">,</span> <span class="n">typename</span> <span class="n">TT_COEFF</span><span class="p">,</span> <span class="nb">int</span> <span class="n">TP_API</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_PORTS</span><span class="p">,</span> <span class="nb">int</span> <span class="n">T_DECIMATE_FACTOR</span><span class="o">&gt;</span>
<span class="n">constexpr</span> <span class="nb">int</span> <span class="n">fnGetOptCascLenDecSym</span><span class="p">();</span>
</pre>
<p>An example of use within your graph constructor follows from the single rate asymmetric FIR variant, where all other parameters for the configuration you desire are called my* and kOptLen is the optimum TP_CASC_LEN value.</p>
<pre class="highlight literal-block">
<span></span><span class="c1">#include &quot;fir_common_traits.hpp&quot;</span>

<span class="o">...</span>

<span class="n">static</span> <span class="n">constexpr</span> <span class="nb">int</span> <span class="n">kOptLen</span> <span class="o">=</span> <span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">fnGetOptCascLenSrAsym</span><span class="o">&lt;</span><span class="n">myFirLen</span><span class="p">,</span> <span class="n">myDataType</span><span class="p">,</span> <span class="n">myCoeffType</span><span class="p">,</span> <span class="n">myPortApi</span><span class="p">,</span> <span class="n">myNumOutputs</span><span class="o">&gt;</span><span class="p">();</span>

<span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">sr_asym</span><span class="p">::</span><span class="n">fir_sr_asym_graph</span><span class="o">&lt;</span><span class="n">myDataType</span><span class="p">,</span> <span class="n">myCoeffType</span><span class="p">,</span> <span class="n">myFirLen</span><span class="p">,</span> <span class="n">myShift</span><span class="p">,</span> <span class="n">myRoundMode</span><span class="p">,</span> <span class="n">myInputWindowSize</span><span class="p">,</span>
                                        <span class="n">kOptLen</span><span class="p">,</span> <span class="n">myCoeffReload</span><span class="p">,</span> <span class="n">myNumOutputs</span><span class="p">,</span> <span class="n">myDualIp</span><span class="p">,</span> <span class="n">myPortApi</span><span class="p">,</span> <span class="n">mySsr</span><span class="o">&gt;</span><span class="p">;</span>
</pre>
</div>
<div class="section" id="super-sample-rate-operation">
<span id="ssr-operation"></span><h3>2.1.6.7. Super Sample Rate Operation<a class="headerlink" href="#super-sample-rate-operation" title="Permalink to this headline">¶</a></h3>
<p>While the term Super Sample Rate strictly means the processing of more than one sample per clock cycle, in the AIE context it is taken to mean an implementation using parallel kernels to improve performance at the expense of additional resource use.
At present, only the Single Rate, Asymmetric FIR variant supports SSR operation.
In the FIR, SSR operation is controlled by the template parameter TP_SSR.</p>
<p>The parameter TP_SSR allows a trade of performance for resource use in the form of tiles used. The number of tiles used by a FIR will be given by the formula</p>
<pre class="highlight literal-block">
<span></span><span class="n">number</span> <span class="n">of</span> <span class="n">tiles</span> <span class="o">=</span> <span class="n">TP_CASC_LEN</span> <span class="o">*</span> <span class="n">TP_SSR</span> <span class="o">*</span> <span class="n">TP_SSR</span>
</pre>
<p>Examples of this formula are given in Table 4.</p>
<span id="fir-resource-usage"></span><table border="1" class="docutils align-center" id="id6">
<caption><span class="caption-text">Table 4 : FIR SSR Resource Usage Examples</span><a class="headerlink" href="#id6" title="Permalink to this table">¶</a></caption>
<colgroup>
<col width="21%" />
<col width="33%" />
<col width="45%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">TP_SSR</th>
<th class="head">TP_CASC_LEN</th>
<th class="head">Number of tiles</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr class="row-odd"><td>2</td>
<td>1</td>
<td>4</td>
</tr>
<tr class="row-even"><td>2</td>
<td>2</td>
<td>8</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>2</td>
<td>18</td>
</tr>
<tr class="row-even"><td>4</td>
<td>3</td>
<td>48</td>
</tr>
</tbody>
</table>
<div class="section" id="super-sample-rate-sample-to-port-mapping">
<h4>2.1.6.7.1. Super Sample Rate Sample to Port Mapping<a class="headerlink" href="#super-sample-rate-sample-to-port-mapping" title="Permalink to this headline">¶</a></h4>
<p>When Super Sample Rate operation is used, data is input and output using multiple ports. These multiple ports on input or output act as one channel. The mapping of samples to ports is that each successive sample should be passed to a different port in a round-robin fashion, e.g. with TP_SSR set to 3, sample 0 should be sent to input port 0, sample 1 to input port 1, sample 2 to input port 2, sample 3 to input port 0 and so on. For more details, refer to <a class="reference internal" href="#ssr-ports-explanation"><span class="std std-ref">TP_SSR</span></a>.</p>
</div>
</div>
<div class="section" id="constraints">
<span id="fir-constraints"></span><h3>2.1.6.8. Constraints<a class="headerlink" href="#constraints" title="Permalink to this headline">¶</a></h3>
<p>Should it be necessary to apply constraints within the FIR instance to achieve successful mapping of the design, you need to know the internal instance names for graph  and kernel names. See <a class="reference internal" href="#figure-1"><span class="std std-ref">Figure 1: Internal structure of FIR with TP_SSR=4 and TP_CASC_LEN=2</span></a> below.</p>
<div class="figure" id="id7">
<span id="figure-1"></span><img alt="../../_images/SSR_FIR_6_5in.png" src="../../_images/SSR_FIR_6_5in.png" />
<p class="caption"><span class="caption-text"><em>Figure 1:</em> <strong>Internal structure of FIR with TP_SSR=4 and TP_CASC_LEN=2</strong></span></p>
</div>
<p>Each FIR variant has a variety of access methods to help assign a constraint on a kernel and/or a net, e.g.:</p>
<ul class="simple">
<li><cite>get_kernels()</cite> which returns a pointer to an array of kernel pointers, or</li>
<li><cite>getInNet()</cite> which returns a pointer to a net indexed by method’s argument(s).</li>
</ul>
<p>More details are provided in the  <a class="reference internal" href="api-reference.html#api-reference"><span class="std std-ref">API Reference Overview</span></a>.</p>
<p>An example of how to use this is given in the section <a class="reference internal" href="#fir-code-example"><span class="std std-ref">Code Example including constraints</span></a>.
When configured for SSR operation, the FIR as a two-dimensional array (paths x phases) of units which are themselves FIRs, though each atomic FIR in this structure may itself be a series of kernels as described by TP_CASC_LEN. The access function <cite>get_kernels()</cite> returns a pointer to the array of kernels within the SSR FIR. This array will have TP_SSR * TP_SSR * TP_CASC_LEN members. The index in the array is determined by its path number, phase number and cascade position as shown in the following equation.</p>
<pre class="highlight literal-block">
<span></span><span class="n">Kernel</span> <span class="n">Index</span> <span class="o">=</span> <span class="n">Kernel</span> <span class="n">Path</span> <span class="o">*</span> <span class="n">TP_SSR</span> <span class="o">*</span> <span class="n">TP_CASC_LEN</span> <span class="o">+</span> <span class="n">Kernel</span> <span class="n">Phase</span> <span class="o">*</span> <span class="n">TP_CASC_LEN</span> <span class="o">+</span> <span class="n">Kernel</span> <span class="n">Cascade</span> <span class="n">index</span>
</pre>
<p>For example, in a design with TP_CASC_LEN=2 and TP_SSR=3, the first kernel of the last path would have index 12.</p>
<p>The nets returned by the getInNet() function can be assigned custom fifo_depths values to override the defaults.</p>
</div>
</div>
<div class="section" id="code-example-including-constraints">
<span id="fir-code-example"></span><h2>2.1.7. Code Example including constraints<a class="headerlink" href="#code-example-including-constraints" title="Permalink to this headline">¶</a></h2>
<p>The following code example shows how an FIR graph class may be used within a user super-graph, including example code to set the runtime ratio of kernels within the FIR graph class.</p>
<pre class="highlight literal-block">
<span></span><span class="c1">#include &lt;adf.h&gt;</span>
<span class="c1">#include &quot;fir_sr_sym_graph.hpp&quot;</span>
<span class="c1">#define LOC_XBASE 0</span>
<span class="c1">#define LOC_YBASE 0</span>
<span class="c1">#define DATA_TYPE cint16</span>
<span class="c1">#define COEFF_TYPE int16</span>
<span class="c1">#define TP_FIR_LEN 32</span>
<span class="c1">#define TP_SHIFT 0</span>
<span class="c1">#define TP_RND 0</span>
<span class="c1">#define TP_INPUT_WINDOW_VSIZE 256</span>
<span class="c1">#define TP_CASC_LEN 1</span>
<span class="c1">#define TP_USE_COEFF_RELOAD 0</span>
<span class="c1">#define TP_NUM_OUTPUTS 1</span>
<span class="c1">#define TP_API 0</span>

<span class="k">class</span> <span class="nc">myFir</span> <span class="p">:</span> <span class="n">public</span> <span class="n">adf</span><span class="p">::</span><span class="n">graph</span>
 <span class="p">{</span>
 <span class="n">public</span><span class="p">:</span>
   <span class="n">adf</span><span class="p">::</span><span class="n">port</span><span class="o">&lt;</span><span class="nb">input</span><span class="o">&gt;</span> <span class="ow">in</span><span class="p">;</span>
   <span class="n">adf</span><span class="p">::</span><span class="n">port</span><span class="o">&lt;</span><span class="n">output</span><span class="o">&gt;</span> <span class="n">out</span><span class="p">;</span>
   <span class="n">std</span><span class="p">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">int16</span><span class="o">&gt;</span> <span class="n">taps</span> <span class="o">=</span> <span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>
   <span class="n">xf</span><span class="p">::</span><span class="n">dsp</span><span class="p">::</span><span class="n">aie</span><span class="p">::</span><span class="n">fir</span><span class="p">::</span><span class="n">sr_sym</span><span class="p">::</span><span class="n">fir_sr_sym_graph</span><span class="o">&lt;</span><span class="n">DATA_TYPE</span><span class="p">,</span> <span class="n">COEFF_TYPE</span><span class="p">,</span> <span class="n">TP_FIR_LEN</span><span class="p">,</span> <span class="n">TP_SHIFT</span><span class="p">,</span> <span class="n">TP_RND</span><span class="p">,</span> <span class="n">TP_INPUT_WINDOW_VSIZE</span><span class="p">,</span>
                                               <span class="n">TP_CASC_LEN</span><span class="p">,</span> <span class="n">TP_USE_COEFF_RELOAD</span><span class="p">,</span> <span class="n">TP_NUM_OUTPUTS</span><span class="p">,</span> <span class="n">TP_API</span><span class="o">&gt;</span>
                                               <span class="nb">filter</span><span class="p">;</span>
   <span class="n">myFir</span><span class="p">()</span> <span class="p">:</span> <span class="nb">filter</span><span class="p">(</span><span class="n">taps</span><span class="p">)</span>
   <span class="p">{</span>
     <span class="n">adf</span><span class="p">::</span><span class="n">kernel</span> <span class="o">*</span><span class="n">filter_kernels</span> <span class="o">=</span> <span class="nb">filter</span><span class="o">.</span><span class="n">getKernels</span><span class="p">();</span>
     <span class="n">adf</span><span class="p">::</span><span class="n">runtime</span><span class="o">&lt;</span><span class="n">ratio</span><span class="o">&gt;</span><span class="p">(</span><span class="o">*</span><span class="n">filter_kernels</span><span class="p">)</span> <span class="o">=</span> <span class="mf">0.515625</span><span class="p">;</span>
     <span class="n">adf</span><span class="p">::</span><span class="n">location</span><span class="o">&lt;</span><span class="n">kernel</span><span class="o">&gt;</span><span class="p">(</span><span class="n">filter_kernels</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">=</span> <span class="n">tile</span><span class="p">(</span><span class="n">LOC_XBASE</span><span class="p">,</span> <span class="n">LOC_YBASE</span><span class="p">);</span>
     <span class="n">adf</span><span class="p">::</span><span class="n">connect</span><span class="o">&lt;&gt;</span> <span class="n">net0</span><span class="p">(</span><span class="ow">in</span> <span class="p">,</span> <span class="nb">filter</span><span class="o">.</span><span class="ow">in</span><span class="p">);</span>
     <span class="n">adf</span><span class="p">::</span><span class="n">connect</span><span class="o">&lt;&gt;</span> <span class="n">net1</span><span class="p">(</span><span class="nb">filter</span><span class="o">.</span><span class="n">out</span> <span class="p">,</span> <span class="n">out</span><span class="p">);</span>
   <span class="p">}</span>
 <span class="p">};</span>
</pre>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>


	  <!-- Sphinx Page Footer block -->
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="func-fft.html" class="btn btn-neutral float-right" title="2.2. FFT/iFFT" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="dsp-lib-func.html" class="btn btn-neutral float-left" title="2. DSP Library Functions" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">

    </p>
	<br>
  </div>
      </div>
    </section>


  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>


  
  
    
  



  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
                  <!-- make footer fixed - NileshP -->
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
                  <!-- make footer fixed NileshP-->
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
														
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<div class="lang-select dropup hidden-md hidden-lg">
		<button data-toggle="dropdown">
			<span class="fas fa-globe" aria-hidden="true"></span>
			<span>
				
					English
				</span>
		<span class="far fa-angle-down" aria-hidden="true"></span>
	</button>
	<ul class="dropdown-menu">
		<li>
				<a target="_blank" href="https://japan.xilinx.com/" target="_self">
					日本語
				</a>
			</li>
		<li>
				<a target="_blank" href="https://china.xilinx.com/" target="_self">
					简体中文
				</a>
			</li>
		</ul>
	</div>
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a target="_blank" href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a target="_blank" href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
																	<div class="lang-select dropup hidden-xs hidden-sm">
	<button data-toggle="dropdown">
		<span class="fas fa-globe" aria-hidden="true"></span>
		<span>
			
				English
			</span>
		<span class="far fa-angle-down" aria-hidden="true"></span>
	</button>
	<ul class="dropdown-menu">
		<li>
				<a target="_blank" href="https://japan.xilinx.com/" target="_self">
					日本語
				</a>
			</li>
		<li>
				<a target="_blank" href="https://china.xilinx.com/" target="_self">
					简体中文
				</a>
			</li>
		</ul>
	</div>
															</div>
														</div>
														<div class="col-md-pull-5 col-lg-pull-5 col-md-5 col-lg-5">
															<span class="copyright">©2022 Advanced Micro Devices, Inc</span>
														</div>

													</div>
													                    <div class="movethisrowtoleft row">
                        <div class="col-xs-24">
                            <ul class="sub-menu">
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a></li>
                                <li><a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a></li>
                                <li><a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a></li>
                                <li><a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a></li>
								<li><a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a></li>
                                <li><a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></li>
                            </ul>
                        </div>
                    </div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
<div class="backToTop parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16"><noindex>
    <span data-component="backToTopButton" class="backToTopButton loaded">
        <ul>
            <li>
                <a href="https://www.author.xilinx.com/xx/rebrand/amd/en-amd-xilinx-header-footer.html#top" class="btn top">
                    <span class="fas fa-angle-up" aria-hidden="true"></span>
                </a>
            </li>
        </ul>
    </span>
</noindex></div>
			</div>
		</div>


		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}

			underscoreSetup();
		</script>
	</body>
</html>