// Seed: 2460215649
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri   id_5,
    output wand  id_6,
    output wire  id_7,
    output tri   id_8,
    output uwire id_9
);
  always id_8 = id_4;
  wire id_11;
  wire id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2
);
  id_4 :
  assert property (@(1) 1) id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_4;
endmodule
