strict digraph "" {
	node [label="\N"];
	"1775:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590bd0>",
		fillcolor=firebrick,
		label="1775:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1772:AL"	 [def_var="['state']",
		label="Leaf_1772:AL"];
	"1775:NS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
	"1774:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5590e10>",
		fillcolor=springgreen,
		label="1774:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1774:IF" -> "1775:NS"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1774];
	"1774:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590a90>",
		fillcolor=firebrick,
		label="1774:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1774:IF" -> "1774:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1774];
	"1772:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5590d10>",
		clk_sens=True,
		fillcolor=gold,
		label="1772:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'next_state']"];
	"1772:AL" -> "1774:IF"	 [cond="[]",
		lineno=None];
	"1774:NS" -> "Leaf_1772:AL"	 [cond="[]",
		lineno=None];
}
