0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/vivado/project_1/project_1.sim/sim_5_registers/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv,1707242220,systemVerilog,,,,RegistersTB,,uvm,,,,,,
H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Registers.sv,1707232282,systemVerilog,,H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_5_registers/new/RegistersTB.sv,,Register,,uvm,,,,,,
