
---------- Begin Simulation Statistics ----------
final_tick                                82449195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 456132                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681244                       # Number of bytes of host memory used
host_op_rate                                   457028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   219.23                       # Real time elapsed on the host
host_tick_rate                              376077008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082449                       # Number of seconds simulated
sim_ticks                                 82449195000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616221                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096262                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728761                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479170                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648984                       # CPI: cycles per instruction
system.cpu.discardedOps                        190806                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615216                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408360                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002282                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32419364                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606434                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164898390                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132479026                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          296                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40223                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17588                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29328896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29328896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74343                       # Request fanout histogram
system.membus.respLayer1.occupancy         1292274250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           797680500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           387                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       152832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    388302848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              388455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58020                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10297088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827875                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000612                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 827369     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    505      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827875                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3759842000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462604494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1741500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695399                       # number of demand (read+write) hits
system.l2.demand_hits::total                   695506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 107                       # number of overall hits
system.l2.overall_hits::.cpu.data              695399                       # number of overall hits
system.l2.overall_hits::total                  695506                       # number of overall hits
system.l2.demand_misses::.cpu.inst                280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74069                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               280                       # number of overall misses
system.l2.overall_misses::.cpu.data             74069                       # number of overall misses
system.l2.overall_misses::total                 74349                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8818057000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8845498500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27441500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8818057000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8845498500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               769855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              769855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.723514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.096260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.723514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.096260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98005.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119051.924557                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118972.662712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98005.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119051.924557                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118972.662712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40223                       # number of writebacks
system.l2.writebacks::total                     40223                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24641500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8076962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8101604000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24641500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8076962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8101604000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.723514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.096252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.723514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.096252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096568                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88005.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109055.297517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108976.016572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88005.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109055.297517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108976.016572                       # average overall mshr miss latency
system.l2.replacements                          58020                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       747341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           747341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       747341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       747341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          195                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            271610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6904877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6904877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.168353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125582.043541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125582.043541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6355047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6355047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.168353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115582.043541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115582.043541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27441500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27441500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.723514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98005.357143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98005.357143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.723514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.723514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88005.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88005.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        423789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1913179500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1913179500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.043096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100239.940270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100239.940270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1721915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1721915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90247.117400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90247.117400                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15857.969833                       # Cycle average of tags in use
system.l2.tags.total_refs                     1538973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.684009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.192181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.533431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15788.244221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967894                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15445                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12386244                       # Number of tag accesses
system.l2.tags.data_accesses                 12386244                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18960128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19031808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10297088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10297088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            869384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         229961348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             230830732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       869384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           869384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124890097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124890097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124890097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           869384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        229961348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            355720829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011960248500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40223                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11692172750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1486780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17267597750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39320.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58070.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144714                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    637.051287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   527.664450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.305801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          729      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          720      1.56%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15064     32.72%     35.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1191      2.59%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5806     12.61%     51.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1237      2.69%     53.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3466      7.53%     61.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          460      1.00%     62.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17362     37.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46035                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.170049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.843280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.051975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9853     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.322342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.110757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9066     91.98%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.10%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.24%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.18%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              653      6.63%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.72%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9856                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19030784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10295872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19031808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10297088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       230.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    230.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82263816000                       # Total gap between requests
system.mem_ctrls.avgGap                     718047.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        71680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18959104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10295872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 869383.867240911233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 229948927.942838013172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124875348.995220631361                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160892                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     44082000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17223515750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1920085649250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39358.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58138.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11934003.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            163099020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86689185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058319360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417349440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6508422960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11463631380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22006906560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41704417905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.819589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57061974750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2753140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22634080250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165590880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88013640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1064802480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422407620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6508422960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11379084990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22078103520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41706426090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.843945                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57245322500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2753140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22450732500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019306                       # number of overall hits
system.cpu.icache.overall_hits::total         7019306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          387                       # number of overall misses
system.cpu.icache.overall_misses::total           387                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29741500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29741500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29741500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29741500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019693                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76851.421189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76851.421189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76851.421189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76851.421189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          387                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          387                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29354500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29354500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29354500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75851.421189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75851.421189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75851.421189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75851.421189                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29741500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29741500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76851.421189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76851.421189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29354500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29354500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75851.421189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75851.421189                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           162.069494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18138.741602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   162.069494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.633084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.633084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7020080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7020080                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51262955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51262955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51264218                       # number of overall hits
system.cpu.dcache.overall_hits::total        51264218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786011                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786011                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       793169                       # number of overall misses
system.cpu.dcache.overall_misses::total        793169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19690416500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19690416500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19690416500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19690416500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057387                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25051.069896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25051.069896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24824.995051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24824.995051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       747341                       # number of writebacks
system.cpu.dcache.writebacks::total            747341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18523                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18523                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18523                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769468                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17331093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17331093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17509079000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17509079000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22581.581732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22581.581732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22754.785124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22754.785124                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40656006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40656006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       442874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        442874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7672077500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7672077500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41098880                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41098880                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17323.386561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17323.386561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7078812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7078812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16055.551775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16055.551775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12018339000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12018339000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35024.899676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35024.899676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10252280500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10252280500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31391.611272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31391.611272                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1263                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1263                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.850018                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.850018                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    177986000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    177986000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89891.919192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89891.919192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.955845                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.623122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.955845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104884393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104884393                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82449195000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
