extern void print_task (char string[]);

void ddr_debug_task (unsigned int ddr_num)
{

    int ddr_ctrl_base_addr ;
    int ddr_phy_base_addr ;
if (ddr_num==0) {
    ddr_ctrl_base_addr = 0xF9000000 ;
    ddr_phy_base_addr  = 0xF9100000 ;
} else if (ddr_num==1) {
    ddr_ctrl_base_addr = 0xF9010000 ;
    ddr_phy_base_addr  = 0xF9101000 ;
} else if (ddr_num==2) {
    ddr_ctrl_base_addr = 0xF9020000 ;
    ddr_phy_base_addr  = 0xF9102000 ;
} else if (ddr_num==3) {
    ddr_ctrl_base_addr = 0xF9030000 ; 
    ddr_phy_base_addr  = 0xF9103000 ;
} else {
print_task("Un-spuuort DDR device number!\n");
return;
}
    int read_data ;
//---------------------------------------------------------
//SNPS uMCLT2 register
//---------------------------------------------------------
read_data= reg_read32(ddr_ctrl_base_addr+0x0                  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_MSTR           = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4                  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_STAT          = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x10                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_MRCTRL0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x14                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_MRCTRL1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x18                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_MRSTAT        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1c                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_MRCTRL2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x20                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DERATEEN      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x24                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DERATEINT     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x2c                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DERATECTL     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x30                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PWRCTL        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x34                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PWRTMG        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x38                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_HWLPCTL       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x50                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RFSHCTL0      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x54                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RFSHCTL1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x60                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RFSHCTL3      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x64                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RFSHTMG       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x68                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RFSHTMG1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xc0                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_CRCPARCTL0    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xc4                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_CRCPARCTL1    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xcc                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_CRCPARSTAT    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xd0                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT0         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xd4                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT1         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xd8                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT2         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xdc                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT3         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xe0                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT4         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xe4                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT5         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xe8                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT6         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xec                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_INIT7         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xf0                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DIMMCTL       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0xf4                 );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_RANKCTL       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x100                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG0      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x104                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x108                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG2      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x10c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG3      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x110                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG4      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x114                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG5      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x118                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG6      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x11c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG7      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x120                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG8      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x124                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG9      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x128                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG10     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x12c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG11     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x130                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG12     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x134                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG13     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x138                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG14     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x13c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DRAMTMG15     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x180                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ZQCTL0        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x184                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ZQCTL1        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x188                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ZQCTL2        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x18c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ZQSTAT        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x190                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFITMG0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x194                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFITMG1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x198                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFILPCFG0     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x19c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFILPCFG1     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1a0                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFIUPD0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1a4                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFIUPD1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1a8                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFIUPD2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1b0                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFIMISC       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1b4                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFITMG2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1b8                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFITMG3       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1bc                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFISTAT       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1c0                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBICTL        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x1c4                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DFIPHYMSTR    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x200                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP0      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x204                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x208                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP2      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x20c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP3      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x210                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP4      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x214                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP5      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x218                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP6      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x21c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP7      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x220                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP8      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x224                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP9      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x228                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP10     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x22c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ADDRMAP11     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x240                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ODTCFG        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x244                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_ODTMAP        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x250                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_SCHED         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x254                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_SCHED1        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x25c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PERFHPR1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x264                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PERFLPR1      = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x26c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PERFWR1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x300                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBG0          = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x304                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBG1          = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x308                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBGCAM        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x30c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBGCMD        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x310                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DBGSTAT       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x320                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_SWCTL         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x324                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_SWSTAT        = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x36c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_POISONCFG     = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x370                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_POISONSTAT    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x3f0                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_DERATESTAT    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x3fc                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PSTAT         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x400                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCCFG         = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x404                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGR_0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x408                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGW_0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x490                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCTRL_0       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x494                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS0_0    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x498                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS1_0    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x49c                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS0_0   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4a0                );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS1_0   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x404 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGR_1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x408 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGW_1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x490 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCTRL_1       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x494 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS0_1    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x498 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS1_1    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x49c + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS0_1   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4a0 + 0x0b0        );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS1_1   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x404 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGR_2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x408 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGW_2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x490 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCTRL_2       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x494 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS0_2    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x498 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS1_2    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x49c + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS0_2   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4a0 + (0x0b0 * 2)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS1_2   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x404 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGR_3       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x408 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGW_3       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x490 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCTRL_3       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x494 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS0_3    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x498 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS1_3    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x49c + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS0_3   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4a0 + (0x0b0 * 3)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS1_3   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x404 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGR_4       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x408 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGW_4       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x490 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCTRL_4       = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x494 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS0_4    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x498 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGQOS1_4    = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x49c + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS0_4   = 0x%x",read_data);
read_data= reg_read32(ddr_ctrl_base_addr+0x4a0 + (0x0b0 * 4)  );      
 printf("DDR_CFG_DEBUG :   DDR_CTRL_PCFGWQOS1_4   = 0x%x",read_data);


//---------------------------------------------------------
//SNPS DDR4 multiPHY register
//---------------------------------------------------------
read_data=reg_read32(ddr_phy_base_addr+ (0x000 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIDR      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x001 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PIR       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x002 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_CGCR      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x003 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_CGCR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x004 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x005 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x006 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR2     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x007 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR3     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x008 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR4     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x009 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR5     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x00A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR6     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x00B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR7     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x00C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGCR8     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x00D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGSR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x00E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PGSR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x010 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR0      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x011 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR1      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x012 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR2      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x013 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR3      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x014 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR4      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x015 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR5      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x016 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PTR6      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR2    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR3    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR4    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x01F << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR5    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x020 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_PLLCR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x022 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DXCCR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x024 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DSGCR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x026 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ODTCR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x028 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_AACR      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x030 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_GPR0      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x031 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_GPR1      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x040 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCR       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x044 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x045 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x046 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR2     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x047 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR3     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x048 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR4     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x049 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR5     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x04A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTPR6     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x050 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMGCR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x051 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMGCR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x052 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMGCR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x054 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMCR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x055 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMCR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x056 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMCR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x057 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMCR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x058 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RDIMMCR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x05A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_SCHCR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x05B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_SCHCR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x060 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR0       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x061 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR1       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x062 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR2       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x063 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR3       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x064 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR4       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x065 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR5       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x066 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR6       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x067 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR7       = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x06B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_MR11      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x080 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTCR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x081 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTCR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x082 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTAR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x083 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTAR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x084 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTAR2     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x086 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTDR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x087 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTDR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x088 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_UDDR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x089 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_UDDR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x08C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTEDR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x08D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTEDR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x08E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DTEDR2    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x08F << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_VTDR      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x090 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_CATR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x091 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_CATR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x094 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DQSDR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x095 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DQSDR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x096 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DQSDR2    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUAR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUDR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCURR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCULR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUGCR    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUTPR    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUSR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x0C7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DCUSR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x100 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTRR    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x101 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTWCR   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x102 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTMSKR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x103 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTMSKR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x104 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTMSKR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x105 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTLSR   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x106 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTAR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x107 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTAR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x108 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTAR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x109 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTAR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTAR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTUDPR  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTGSR   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTWER0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTWER1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x10F << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x110 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x111 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x112 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x113 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x114 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTWCSR  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x115 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTFWR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x116 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTFWR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x117 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTFWR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x118 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_BISTBER5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x137 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RANKIDR   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x138 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x139 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x13A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR2    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x13B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR3    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x13C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR4    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x13D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_RIOCR5    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x140 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACIOCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x141 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACIOCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x142 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACIOCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x143 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACIOCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x144 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACIOCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x148 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_IOVCR0    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x149 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_IOVCR1    = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x14A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_VTCR0     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x14B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_VTCR1     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x150 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x151 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x152 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x153 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x154 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x155 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x156 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x157 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x158 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x159 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x15A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR10  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x15B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR11  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x15C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR12  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x15D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR13  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x15E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACBDLR14  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x160 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACLCDLR   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x168 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACMDLR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x169 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ACMDLR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQCR      = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ0PR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ0DR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ0SR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ1PR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ1DR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ1SR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1A9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ2PR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1AA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ2DR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1AB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ2SR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1AD << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ3PR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1AE << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ3DR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1AF << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_ZQ3SR     = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1C9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1D9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1DA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1DB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1E9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1F9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1FA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1FB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1FC << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1FD << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x1FE << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX0GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x200 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x201 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x202 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x203 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x204 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x205 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x206 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x207 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x208 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x209 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x210 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x211 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x212 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x214 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x215 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x216 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x218 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x219 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x21A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x21B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x220 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x221 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x222 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x223 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x224 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x225 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x228 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x229 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x230 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x234 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x235 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x236 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x237 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x238 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x239 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x23A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x23B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x23C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x23D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x23E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX1GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x240 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x241 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x242 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x243 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x244 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x245 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x246 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x247 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x248 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x249 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x250 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x251 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x252 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x254 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x255 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x256 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x258 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x259 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x25A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x25B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x260 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x261 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x262 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x263 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x264 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x265 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x268 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x269 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x270 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x274 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x275 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x276 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x277 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x278 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x279 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x27A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x27B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x27C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x27D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x27E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX2GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x280 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x281 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x282 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x283 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x284 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x285 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x286 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x287 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x288 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x289 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x290 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x291 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x292 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x294 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x295 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x296 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x298 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x299 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x29A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x29B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2A9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2B9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2BA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2BB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2BC << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2BD << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2BE << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX3GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2C9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2D9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2DA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2DB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2E9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2F9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2FA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2FB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2FC << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2FD << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x2FE << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX4GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x300 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x301 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x302 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x303 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x304 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x305 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x306 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x307 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x308 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x309 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x310 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x311 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x312 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x314 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x315 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x316 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x318 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x319 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x31A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x31B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x320 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x321 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x322 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x323 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x324 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x325 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x328 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x329 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x330 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x334 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x335 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x336 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x337 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x338 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x339 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x33A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x33B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x33C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x33D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x33E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX5GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x340 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x341 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x342 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x343 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x344 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x345 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x346 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x347 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x348 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x349 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x350 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x351 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x352 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x354 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x355 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x356 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x358 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x359 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x35A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x35B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x360 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x361 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x362 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x363 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x364 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x365 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x368 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x369 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x370 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x374 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x375 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x376 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x377 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x378 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x379 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x37A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x37B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x37C << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x37D << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x37E << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX6GSR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x380 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x381 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x382 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x383 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x384 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x385 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x386 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR6   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x387 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR7   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x388 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR8   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x389 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GCR9   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x390 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x391 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x392 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR2  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x394 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR3  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x395 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR4  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x396 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR5  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x398 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR6  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x399 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR7  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x39A << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR8  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x39B << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7BDLR9  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR0 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A1 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR1 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A2 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR2 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A3 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR3 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR4 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7LCDLR5 = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7MDLR0  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3A9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7MDLR1  = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B0 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GTR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B4 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7RSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B5 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7RSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B6 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7RSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B7 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7RSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B8 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR0   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3B9 << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR1   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3BA << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR2   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3BB << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR3   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3BC << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR4   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3BD << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR5   = 0x%x",read_data);
read_data=reg_read32(ddr_phy_base_addr+ (0x3BE << 2)); 
 printf("DDR_CFG_DEBUG :        DDR_PHY_DX7GSR6   = 0x%x",read_data);

}