 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : P4_ADDER
Version: S-2021.06-SP4
Date   : Thu Jun 15 18:20:29 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[15] (input port)
  Endpoint: S[24] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  P4_ADDER           5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  A[15] (in)                                              0.00       0.00 f
  carry_net/A[15] (CARRY_GENERATOR_NBIT32_NBIT_PER_BLOCK4)
                                                          0.00       0.00 f
  carry_net/pgn/A[15] (PG_NETWORK_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.00 f
  carry_net/pgn/U61/Z (XOR2_X1)                           0.08       0.08 f
  carry_net/pgn/p[16] (PG_NETWORK_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.08 f
  carry_net/p1_8/P_left (PG_BLOCK_21)                     0.00       0.08 f
  carry_net/p1_8/U3/ZN (NOR2_X1)                          0.04       0.12 r
  carry_net/p1_8/U2/ZN (NOR2_X1)                          0.03       0.15 f
  carry_net/p1_8/G_out (PG_BLOCK_21)                      0.00       0.15 f
  carry_net/p2_4/G_left (PG_BLOCK_10)                     0.00       0.15 f
  carry_net/p2_4/U1/ZN (AOI21_X1)                         0.05       0.20 r
  carry_net/p2_4/U2/ZN (INV_X1)                           0.03       0.23 f
  carry_net/p2_4/G_out (PG_BLOCK_10)                      0.00       0.23 f
  carry_net/p_3_2/G_left (PG_BLOCK_5)                     0.00       0.23 f
  carry_net/p_3_2/U2/ZN (NOR2_X1)                         0.05       0.27 r
  carry_net/p_3_2/U3/ZN (NOR2_X1)                         0.03       0.30 f
  carry_net/p_3_2/G_out (PG_BLOCK_5)                      0.00       0.30 f
  carry_net/g_4_2/G_left (G_BLOCK_5)                      0.00       0.30 f
  carry_net/g_4_2/U4/ZN (INV_X1)                          0.03       0.33 r
  carry_net/g_4_2/U1/ZN (OAI21_X1)                        0.04       0.37 f
  carry_net/g_4_2/G_out (G_BLOCK_5)                       0.00       0.37 f
  carry_net/g_5_2/G_right (G_BLOCK_3)                     0.00       0.37 f
  carry_net/g_5_2/U1/ZN (AOI21_X1)                        0.05       0.42 r
  carry_net/g_5_2/U2/ZN (INV_X1)                          0.03       0.45 f
  carry_net/g_5_2/G_out (G_BLOCK_3)                       0.00       0.45 f
  carry_net/Co[5] (CARRY_GENERATOR_NBIT32_NBIT_PER_BLOCK4)
                                                          0.00       0.45 f
  sum_gen/Ci[6] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.45 f
  sum_gen/cs_6/ci (CARRY_SELECT_NBIT4_2)                  0.00       0.45 f
  sum_gen/cs_6/mux0/SEL (MUX21_GENERIC_NBIT4_2)           0.00       0.45 f
  sum_gen/cs_6/mux0/UIV/A (IV_2)                          0.00       0.45 f
  sum_gen/cs_6/mux0/UIV/U1/ZN (INV_X1)                    0.05       0.50 r
  sum_gen/cs_6/mux0/UIV/Y (IV_2)                          0.00       0.50 r
  sum_gen/cs_6/mux0/UND2_0/B (ND2_23)                     0.00       0.50 r
  sum_gen/cs_6/mux0/UND2_0/U1/ZN (NAND2_X1)               0.04       0.53 f
  sum_gen/cs_6/mux0/UND2_0/Y (ND2_23)                     0.00       0.53 f
  sum_gen/cs_6/mux0/UND3_0/B (ND2_22)                     0.00       0.53 f
  sum_gen/cs_6/mux0/UND3_0/U1/ZN (NAND2_X1)               0.02       0.56 r
  sum_gen/cs_6/mux0/UND3_0/Y (ND2_22)                     0.00       0.56 r
  sum_gen/cs_6/mux0/Y[0] (MUX21_GENERIC_NBIT4_2)          0.00       0.56 r
  sum_gen/cs_6/sum[0] (CARRY_SELECT_NBIT4_2)              0.00       0.56 r
  sum_gen/S[24] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.56 r
  S[24] (out)                                             0.00       0.56 r
  data arrival time                                                  0.56

  max_delay                                               0.36       0.36
  output external delay                                   0.00       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
