#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May  8 15:26:35 2021
# Process ID: 3216
# Current directory: D:/USTC/CA2021_labs/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18416 D:\USTC\CA2021_labs\lab2\lab2.xpr
# Log file: D:/USTC/CA2021_labs/lab2/vivado.log
# Journal file: D:/USTC/CA2021_labs/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XIlinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 660.719 ; gain = 54.848
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/CA2021_labs/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/CA2021_labs/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/CA2021_labs/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto 7c2ed57eb68a4c79ba1d53deef50195e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XIlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7c2ed57eb68a4c79ba1d53deef50195e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IDSegReg.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v:152]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/USTC/CA2021_labs/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialing reg values...
Loading DataRam Content from file...
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 698.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 698.285 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/HarzardUnit1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/ALU1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 172
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 727.496 ; gain = 5.113
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1/Operand1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1/Operand2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 172
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 737.551 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 172
run all
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 778.949 ; gain = 15.969
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 172
add_wave {{/testBench}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  8 15:49:38 2021...
