<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1210" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1210{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1210{left:655px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1210{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1210{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1210{left:96px;bottom:1038px;letter-spacing:0.17px;}
#t6_1210{left:234px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_1210{left:339px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_1210{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t9_1210{left:96px;bottom:996px;letter-spacing:0.17px;}
#ta_1210{left:234px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tb_1210{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1210{left:96px;bottom:939px;letter-spacing:0.14px;word-spacing:-0.7px;}
#td_1210{left:96px;bottom:918px;}
#te_1210{left:108px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1210{left:422px;bottom:918px;}
#tg_1210{left:434px;bottom:919px;}
#th_1210{left:443px;bottom:918px;letter-spacing:0.14px;}
#ti_1210{left:525px;bottom:918px;}
#tj_1210{left:538px;bottom:919px;}
#tk_1210{left:546px;bottom:918px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tl_1210{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.7px;}
#tm_1210{left:237px;bottom:896px;}
#tn_1210{left:250px;bottom:896px;letter-spacing:0.1px;}
#to_1210{left:273px;bottom:896px;}
#tp_1210{left:282px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tq_1210{left:489px;bottom:896px;}
#tr_1210{left:502px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.74px;}
#ts_1210{left:559px;bottom:896px;}
#tt_1210{left:575px;bottom:896px;}
#tu_1210{left:589px;bottom:896px;}
#tv_1210{left:598px;bottom:896px;letter-spacing:0.1px;word-spacing:-0.67px;}
#tw_1210{left:740px;bottom:896px;}
#tx_1210{left:745px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.74px;}
#ty_1210{left:803px;bottom:896px;}
#tz_1210{left:812px;bottom:896px;}
#t10_1210{left:826px;bottom:896px;}
#t11_1210{left:96px;bottom:875px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t12_1210{left:96px;bottom:840px;letter-spacing:0.14px;word-spacing:0.01px;}
#t13_1210{left:160px;bottom:840px;}
#t14_1210{left:166px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_1210{left:190px;bottom:637px;letter-spacing:0.15px;word-spacing:0.61px;}
#t16_1210{left:263px;bottom:637px;}
#t17_1210{left:269px;bottom:637px;letter-spacing:0.12px;}
#t18_1210{left:303px;bottom:637px;letter-spacing:0.17px;word-spacing:0.03px;}
#t19_1210{left:96px;bottom:590px;letter-spacing:0.06px;word-spacing:-0.37px;}
#t1a_1210{left:493px;bottom:590px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_1210{left:96px;bottom:569px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_1210{left:481px;bottom:569px;}
#t1d_1210{left:494px;bottom:569px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1e_1210{left:96px;bottom:547px;letter-spacing:0.15px;}
#t1f_1210{left:96px;bottom:512px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1g_1210{left:129px;bottom:479px;letter-spacing:0.14px;}
#t1h_1210{left:129px;bottom:445px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1i_1210{left:157px;bottom:424px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1j_1210{left:96px;bottom:388px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t1k_1210{left:96px;bottom:358px;}
#t1l_1210{left:124px;bottom:358px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t1m_1210{left:96px;bottom:330px;}
#t1n_1210{left:124px;bottom:330px;letter-spacing:0.14px;word-spacing:-0.44px;}
#t1o_1210{left:96px;bottom:295px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1p_1210{left:96px;bottom:274px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1q_1210{left:96px;bottom:252px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1r_1210{left:96px;bottom:217px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1s_1210{left:111px;bottom:811px;letter-spacing:0.05px;}
#t1t_1210{left:155px;bottom:811px;letter-spacing:0.05px;}
#t1u_1210{left:769px;bottom:811px;}
#t1v_1210{left:814px;bottom:811px;}
#t1w_1210{left:104px;bottom:778px;letter-spacing:-0.09px;}
#t1x_1210{left:117px;bottom:778px;}
#t1y_1210{left:124px;bottom:778px;}
#t1z_1210{left:148px;bottom:778px;letter-spacing:-0.09px;}
#t20_1210{left:161px;bottom:778px;}
#t21_1210{left:168px;bottom:778px;}
#t22_1210{left:461px;bottom:778px;letter-spacing:-0.06px;}
#t23_1210{left:760px;bottom:778px;letter-spacing:-0.18px;}
#t24_1210{left:773px;bottom:778px;}
#t25_1210{left:780px;bottom:778px;}
#t26_1210{left:805px;bottom:778px;letter-spacing:-0.18px;}
#t27_1210{left:818px;bottom:778px;}
#t28_1210{left:825px;bottom:778px;}
#t29_1210{left:96px;bottom:716px;letter-spacing:-0.14px;}
#t2a_1210{left:145px;bottom:716px;letter-spacing:-0.15px;}
#t2b_1210{left:233px;bottom:716px;letter-spacing:-0.12px;}
#t2c_1210{left:536px;bottom:714px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2d_1210{left:604px;bottom:721px;}
#t2e_1210{left:96px;bottom:694px;}
#t2f_1210{left:145px;bottom:694px;letter-spacing:-0.18px;}
#t2g_1210{left:205px;bottom:694px;}
#t2h_1210{left:212px;bottom:694px;}
#t2i_1210{left:233px;bottom:694px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2j_1210{left:418px;bottom:694px;}
#t2k_1210{left:536px;bottom:694px;letter-spacing:-0.14px;}
#t2l_1210{left:96px;bottom:675px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2m_1210{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1210{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1210{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1210{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_1210{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1210{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1210{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1210{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1210{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_1210{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_1210{font-size:12px;font-family:TimesNewRoman_61y;color:#000;}
.sb_1210{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sc_1210{font-size:14px;font-family:TimesNewRoman-Italic_626;color:#000;}
.sd_1210{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.se_1210{font-size:11px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sf_1210{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1210" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1210Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1210" style="-webkit-user-select: none;"><object width="935" height="1210" data="1210/1210.svg" type="image/svg+xml" id="pdf1210" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1210" class="t s1_1210">755 </span><span id="t2_1210" class="t s2_1210">OS-Visible Workarounds </span>
<span id="t3_1210" class="t s1_1210">AMD64 Technology </span><span id="t4_1210" class="t s1_1210">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1210" class="t s3_1210">OSVW_ID_Length</span><span id="t6_1210" class="t s4_1210">—Bits [15:0]. </span><span id="t7_1210" class="t s4_1210">The number of valid bits in the OSVW erratum status vector </span>
<span id="t8_1210" class="t s4_1210">OSVW_E. If a specific erratum has an OSVW ID that is greater than or equal to the </span>
<span id="t9_1210" class="t s3_1210">OSVW_ID_Length</span><span id="ta_1210" class="t s4_1210">, the erratum is unknown to the latest release. Otherwise, the erratum status bit in </span>
<span id="tb_1210" class="t s4_1210">the appropriate OSVW MSR can be checked to see if a workaround is required. </span>
<span id="tc_1210" class="t s4_1210">The erratum status bit vector (OSVW_E) is accessed through OSVW MSR 1 and following. For MSR </span>
<span id="td_1210" class="t s3_1210">N</span><span id="te_1210" class="t s4_1210">, the 64-bit MSR holds erratum status bits (</span><span id="tf_1210" class="t s3_1210">N</span><span id="tg_1210" class="t s5_1210">−</span><span id="th_1210" class="t s4_1210">1)*64+63:(</span><span id="ti_1210" class="t s3_1210">N</span><span id="tj_1210" class="t s5_1210">−</span><span id="tk_1210" class="t s4_1210">1)*64. To access the erratum status for </span>
<span id="tl_1210" class="t s4_1210">OSVW ID number </span><span id="tm_1210" class="t s3_1210">n </span><span id="tn_1210" class="t s4_1210">(E[</span><span id="to_1210" class="t s3_1210">n</span><span id="tp_1210" class="t s4_1210">] in the diagram), read MSR </span><span id="tq_1210" class="t s3_1210">N</span><span id="tr_1210" class="t s4_1210">, where </span><span id="ts_1210" class="t s3_1210">N </span><span id="tt_1210" class="t s4_1210">= </span><span id="tu_1210" class="t s3_1210">n</span><span id="tv_1210" class="t s4_1210">/64 + 1, and test bit </span><span id="tw_1210" class="t s3_1210">i</span><span id="tx_1210" class="t s4_1210">, where </span><span id="ty_1210" class="t s3_1210">i </span><span id="tz_1210" class="t s4_1210">= </span><span id="t10_1210" class="t s3_1210">n </span>
<span id="t11_1210" class="t s4_1210">modulo 64. </span>
<span id="t12_1210" class="t s4_1210">Figure E</span><span id="t13_1210" class="t s6_1210">-</span><span id="t14_1210" class="t s4_1210">2 below gives the format of the OSVW MSRs 1–N. </span>
<span id="t15_1210" class="t s7_1210">Figure E</span><span id="t16_1210" class="t s8_1210">-</span><span id="t17_1210" class="t s7_1210">2. </span><span id="t18_1210" class="t s7_1210">OSVW MSRs 1–N: OSVW Erratum Status Registers </span>
<span id="t19_1210" class="t s3_1210">OS-Visible Workaround Erratum Status (OSVW_E[n])</span><span id="t1a_1210" class="t s4_1210">—Bits 63:0. Each bit indicates whether </span>
<span id="t1b_1210" class="t s4_1210">platform hardware is affected by OS-visible erratum </span><span id="t1c_1210" class="t s3_1210">n </span><span id="t1d_1210" class="t s4_1210">and whether the OS needs to apply a </span>
<span id="t1e_1210" class="t s4_1210">workaround. </span>
<span id="t1f_1210" class="t s4_1210">For the status bit: </span>
<span id="t1g_1210" class="t s4_1210">1 = Hardware contains the erratum; an OS software workaround is required. </span>
<span id="t1h_1210" class="t s4_1210">0 = Hardware has corrected the erratum; an OS software workaround is unnecessary. If one is </span>
<span id="t1i_1210" class="t s4_1210">installed, it must be disabled. </span>
<span id="t1j_1210" class="t s4_1210">The location of an OSVW ID status bit within a bank of OSVW MSRs is determined as follows: </span>
<span id="t1k_1210" class="t s9_1210">• </span><span id="t1l_1210" class="t s4_1210">MSR address = OSVW_MSR0 + 1 + floor (OSVW_ID /64) </span>
<span id="t1m_1210" class="t s9_1210">• </span><span id="t1n_1210" class="t s4_1210">Bit offset in MSR = OSVW_ID modulo 64 </span>
<span id="t1o_1210" class="t s4_1210">If a specific erratum has an OSVW_ID that is greater than or equal to the OSVW_ID_LENGTH, </span>
<span id="t1p_1210" class="t s4_1210">hardware does not know about the erratum and the processor model must be used to determine </span>
<span id="t1q_1210" class="t s4_1210">whether the workaround must be applied. </span>
<span id="t1r_1210" class="t s4_1210">OSVW MSR bits beyond the end of the OSVW_E bit vector are reserved. </span>
<span id="t1s_1210" class="t sa_1210">63 </span><span id="t1t_1210" class="t sa_1210">62 </span><span id="t1u_1210" class="t sa_1210">1 </span><span id="t1v_1210" class="t sa_1210">0 </span>
<span id="t1w_1210" class="t sb_1210">E[</span><span id="t1x_1210" class="t sc_1210">n</span><span id="t1y_1210" class="t sb_1210">] </span><span id="t1z_1210" class="t sb_1210">E[</span><span id="t20_1210" class="t sc_1210">n</span><span id="t21_1210" class="t sb_1210">] </span><span id="t22_1210" class="t sb_1210">... </span><span id="t23_1210" class="t sb_1210">E[</span><span id="t24_1210" class="t sc_1210">n</span><span id="t25_1210" class="t sb_1210">] </span><span id="t26_1210" class="t sb_1210">E[</span><span id="t27_1210" class="t sc_1210">n</span><span id="t28_1210" class="t sb_1210">] </span>
<span id="t29_1210" class="t sd_1210">Bit </span><span id="t2a_1210" class="t sd_1210">Mnemonic </span><span id="t2b_1210" class="t sd_1210">Description </span>
<span id="t2c_1210" class="t sd_1210">Access type </span>
<span id="t2d_1210" class="t se_1210">1 </span>
<span id="t2e_1210" class="t sc_1210">i </span><span id="t2f_1210" class="t sb_1210">OSVW_E[</span><span id="t2g_1210" class="t sc_1210">n</span><span id="t2h_1210" class="t sb_1210">] </span><span id="t2i_1210" class="t sb_1210">OS-visible workaround status bit </span><span id="t2j_1210" class="t sc_1210">n </span><span id="t2k_1210" class="t sb_1210">R/W </span>
<span id="t2l_1210" class="t sb_1210">Note 1: MSR should be treated as read-only by operating system software. </span>
<span id="t2m_1210" class="t sf_1210">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
