<?xml version="1.0" ?><!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml"><head><title>File:Apu address.jpg</title>
<meta content="width=display-width" name="viewport"/>
<link href="w.css" rel="stylesheet" type="text/css"/>
<script src="w.js" type="text/javascript"/>
</head><body><h1>File:Apu address.jpg</h1><div class="article">
<p>The NES APU's address decoder, generating enables for all reads/writes within $4000-$401F.
</p><p>Of very special note are the 4 signals at the very top for readable registers at $4018 (pulse 0 output on D0-D3 and pulse 1 output on D4-D7), $4019 (triangle output on D0-D3, noise output on D4-D7), $401A (DPCM output on D0-D6), and a writable register at $401A (set triangle position to D0-D4, and lock channel outputs using D7); all 4 of these signals have an additional enable which seems to come from the vicinity of <a href="CPU_pin_out_and_signal_description.xhtml" title="CPU pin out and signal description">pin 30</a>.
</p><p>Source: <a class="external free" href="http://uxul.org/~noname/chips/cpu-5/stitched/final/" rel="nofollow">http://uxul.org/~noname/chips/cpu-5/stitched/final/</a> <a class="external free" href="http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/" rel="nofollow">http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/</a>
</p>
<!-- 
NewPP limit report
CPU time usage: 0.008 seconds
Real time usage: 0.009 seconds
Preprocessor visited node count: 1/1000000
Preprocessor generated node count: 4/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 1/40
Expensive parser function count: 0/100
-->

<!-- Saved in parser cache with key nesdev_wiki-mw1_:pcache:idhash:541-1!*!0!*!*!*!* and timestamp 20160208222939 and revision id 2591
 -->
</div></body></html>