riscv_core.u_csr.u_csrfile._assert_8 pro 0.0
riscv_core.u_csr.u_csrfile._assert_10 pro 0.0
riscv_core.u_csr.u_csrfile._assert_11 pro 0.0
riscv_core.u_frontend.u_fetch._assert_5 pro 0.0
riscv_core.u_csr._assert_1 pro 0.0
riscv_core.u_csr._assert_4 pro 0.0
riscv_core.u_csr._assert_5 pro 0.0
riscv_core.u_csr._assert_6 pro 0.0
riscv_core.u_csr._assert_7 pro 0.0
riscv_core.u_csr._assert_8 pro 0.0
riscv_core.u_csr._assert_9 pro 0.0
riscv_core.u_csr._assert_10 pro 0.0
riscv_core.u_csr.u_csrfile._assert_2 pro 0.0
riscv_core.u_csr.u_csrfile._assert_5 pro 0.0
riscv_core.u_csr.u_csrfile._assert_6 pro 0.0
riscv_core.u_csr.u_csrfile._assert_15 pro 0.0
riscv_core.u_div._assert_14 pro 0.0
riscv_core.u_frontend.u_decode.u_fifo._assert_15 pro 0.0
riscv_core.u_frontend.u_fetch._assert_1 pro 0.0
riscv_core.u_frontend.u_fetch._assert_4 pro 0.0
riscv_core.u_frontend.u_fetch._assert_9 pro 0.0
riscv_core.u_frontend.u_fetch._assert_10 pro 0.0
riscv_core.u_frontend.u_fetch._assert_11 pro 0.0
riscv_core.u_issue._assert_4 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_16 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_19 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_26 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_27 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_28 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_2 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_4 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_16 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_19 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_26 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_27 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_28 pro 0.0
riscv_core.u_lsu._assert_10 pro 0.0
riscv_core.u_csr._assert_2 pro 0.0
riscv_core.u_frontend.u_fetch._assert_2 pro 0.0
riscv_core.u_frontend.u_fetch._assert_3 pro 0.0
riscv_core.u_frontend.u_decode.u_fifo._assert_6 cex 1.54
riscv_core.u_frontend.u_decode.u_fifo._assert_8 cex 2.33
riscv_core.u_frontend.u_decode.u_fifo._assert_7 cex 2.88
riscv_core.u_csr.u_csrfile._assert_7 pro 0.09
riscv_core.u_frontend.u_decode.u_fifo._assert_1 cex 6.75
riscv_core.u_frontend.u_npc.\BRANCH_PREDICTION.u_lru ._assert_1 cex 6.75
riscv_core.u_frontend.u_decode.u_fifo._assert_9 cex 17.92
riscv_core.u_issue.u_regfile._assert_22 cex 18.46
riscv_core.u_issue.u_regfile._assert_31 cex 18.61
riscv_core.u_issue.u_regfile._assert_24 cex 20.16
riscv_core.u_issue.u_regfile._assert_9 cex 20.46
riscv_core.u_issue.u_regfile._assert_30 cex 20.64
riscv_core.u_issue.u_regfile._assert_21 cex 23.87
riscv_core.u_issue.u_regfile._assert_26 cex 24.05
riscv_core.u_issue.u_regfile._assert_29 cex 24.21
riscv_core.u_issue.u_regfile._assert_28 cex 24.36
riscv_core.u_issue.u_regfile._assert_27 cex 24.52
riscv_core.u_issue.u_regfile._assert_11 cex 25.71
riscv_core.u_issue.u_regfile._assert_25 cex 26.29
riscv_core.u_issue.u_regfile._assert_7 cex 26.54
riscv_core.u_issue.u_regfile._assert_17 cex 26.69
riscv_core.u_issue.u_regfile._assert_10 cex 26.95
riscv_core.u_issue.u_regfile._assert_23 cex 27.15
riscv_core.u_issue.u_regfile._assert_16 cex 27.33
riscv_core.u_issue.u_regfile._assert_1 cex 28.05
riscv_core.u_issue.u_regfile._assert_2 cex 28.27
riscv_core.u_issue.u_regfile._assert_19 cex 28.77
riscv_core.u_issue.u_regfile._assert_20 cex 28.91
riscv_core.u_issue.u_regfile._assert_18 cex 29.06
riscv_core.u_issue.u_regfile._assert_15 cex 29.25
riscv_core.u_issue.u_regfile._assert_6 cex 29.46
riscv_core.u_issue.u_regfile._assert_5 cex 29.71
riscv_core.u_issue.u_regfile._assert_8 cex 29.89
riscv_core.u_exec1._assert_1 pro 0.05
riscv_core.u_exec1._assert_2 pro 0.05
riscv_core.u_exec1._assert_3 pro 0.05
riscv_core.u_exec1._assert_4 pro 0.05
riscv_core.u_exec1._assert_5 pro 0.05
riscv_core.u_exec1._assert_6 pro 0.05
riscv_core.u_exec1._assert_7 pro 0.05
riscv_core.u_exec1._assert_8 pro 0.03
riscv_core.u_issue.u_regfile._assert_14 cex 31.42
riscv_core.u_issue.u_regfile._assert_4 cex 31.58
riscv_core.u_issue.u_regfile._assert_13 cex 31.75
riscv_core.u_issue.u_regfile._assert_12 cex 31.9
riscv_core.u_issue.u_regfile._assert_3 cex 32.04
riscv_core.u_frontend.u_decode.u_fifo._assert_2 pro 0.57
riscv_core.u_frontend.u_decode.u_fifo._assert_3 pro 0.47
riscv_core.u_frontend.u_decode.u_fifo._assert_4 pro 0.52
riscv_core.u_frontend.u_decode.u_fifo._assert_5 pro 0.52
riscv_core.u_frontend.u_fetch._assert_8 pro 0.04
riscv_core.u_frontend.u_npc._assert_34 cex 47.23
riscv_core.u_frontend.u_npc._assert_50 cex 47.63
riscv_core.u_csr.u_csrfile._assert_14 cex 49.73
riscv_core.u_csr.u_csrfile._assert_3 cex 49.92
riscv_core.u_csr.u_csrfile._assert_12 cex 50.08
riscv_core.u_frontend.u_npc._assert_10 cex 59.82
riscv_core.u_frontend.u_npc._assert_42 cex 59.82
riscv_core.u_frontend.u_npc._assert_49 cex 59.82
riscv_core.u_frontend.u_npc._assert_52 cex 59.82
riscv_core.u_frontend.u_npc._assert_1 cex 60.24
riscv_core.u_frontend.u_npc._assert_53 cex 64.43
riscv_core.u_frontend.u_npc._assert_33 cex 75.87
riscv_core.u_issue.u_pipe1_ctrl._assert_7 pro 116.32
riscv_core.u_issue.u_pipe1_ctrl._assert_14 pro 116.32
riscv_core.u_issue.u_pipe1_ctrl._assert_17 pro 116.32
riscv_core.u_issue.u_pipe1_ctrl._assert_23 pro 116.32
riscv_core.u_issue.u_pipe1_ctrl._assert_15 pro 116.32
riscv_core.u_issue.u_pipe1_ctrl._assert_18 pro 116.32
riscv_core.u_lsu._assert_2 pro 0.14
riscv_core.u_lsu._assert_3 pro 0.16
riscv_core.u_lsu._assert_4 pro 0.83
riscv_core.u_lsu._assert_12 pro 0.5
riscv_core.u_frontend.u_npc._assert_3 cex 158.85
riscv_core.u_div._assert_1 pro 4.38
riscv_core.u_div._assert_3 pro 5.36
riscv_core.u_div._assert_4 pro 5.46
riscv_core.u_div._assert_6 pro 6.94
riscv_core.u_frontend.u_npc._assert_54 cex 251.44
riscv_core.u_div._assert_7 pro 3.77
riscv_core.u_div._assert_8 pro 1.37
riscv_core.u_div._assert_9 pro 1.56
riscv_core.u_div._assert_10 pro 1.69
riscv_core.u_div._assert_11 pro 1.44
riscv_core.u_div._assert_12 pro 5.38
riscv_core.u_div._assert_13 pro 4.82
riscv_core.u_div._assert_15 pro 2.05
riscv_core.u_exec0._assert_3 pro 3.07
riscv_core.u_exec0._assert_4 pro 3.15
riscv_core.u_frontend.u_npc._assert_5 cex 298.43
riscv_core.u_exec0._assert_8 pro 8.36
riscv_core.u_frontend.u_npc._assert_25 pro 6.17
riscv_core.u_frontend.u_npc._assert_26 pro 4.07
riscv_core.u_frontend.u_npc._assert_27 pro 6.93
riscv_core.u_frontend.u_npc._assert_28 pro 5.3
riscv_core.u_frontend.u_npc._assert_29 pro 6.31
riscv_core.u_frontend.u_npc._assert_30 pro 8.62
riscv_core.u_frontend.u_npc._assert_31 pro 7.39
riscv_core.u_frontend.u_npc._assert_32 pro 7.49
riscv_core.u_frontend.u_npc._assert_9 cex 674.93
riscv_core.u_frontend.u_npc._assert_41 cex 674.93
riscv_core.u_frontend.u_npc._assert_55 cex 675.41
riscv_core.u_frontend.u_npc._assert_56 cex 676.07
riscv_core.u_frontend.u_npc._assert_7 cex 731.67
riscv_core.u_frontend.u_npc._assert_58 cex 811.37
riscv_core.u_issue._assert_2 pro 4.89
riscv_core.u_issue.u_pipe0_ctrl._assert_1 pro 1.81
riscv_core.u_issue.u_pipe0_ctrl._assert_2 pro 6.47
riscv_core.u_issue.u_pipe0_ctrl._assert_3 pro 1.92
riscv_core.u_issue.u_pipe0_ctrl._assert_4 pro 6.26
riscv_core.u_issue.u_pipe0_ctrl._assert_7 pro 7.77
riscv_core.u_issue.u_pipe0_ctrl._assert_12 pro 7.98
riscv_core.u_frontend.u_npc._assert_57 cex 927.89
riscv_core.u_issue.u_pipe0_ctrl._assert_15 pro 7.98
riscv_core.u_issue.u_pipe0_ctrl._assert_17 pro 7.32
riscv_core.u_issue.u_pipe0_ctrl._assert_18 pro 8.38
riscv_core.u_issue.u_pipe0_ctrl._assert_20 pro 6.06
riscv_core.u_issue.u_pipe0_ctrl._assert_21 pro 6.91
riscv_core.u_issue.u_pipe0_ctrl._assert_23 pro 6.83
riscv_core.u_frontend.u_npc._assert_35 cex 1020.23
riscv_core.u_frontend.u_npc._assert_37 cex 1020.23
riscv_core.u_frontend.u_npc._assert_38 cex 1020.23
riscv_core.u_frontend.u_npc._assert_39 cex 1020.23
riscv_core.u_issue.u_pipe1_ctrl._assert_1 pro 2.69
riscv_core.u_frontend.u_npc._assert_48 cex 1028.89
riscv_core.u_issue.u_pipe1_ctrl._assert_3 pro 5.4
riscv_core.u_frontend.u_npc._assert_16 cex 1029.96
riscv_core.u_issue.u_pipe1_ctrl._assert_8 pro 2.1
riscv_core.u_issue.u_pipe1_ctrl._assert_10 pro 8.69
riscv_core.u_issue.u_pipe1_ctrl._assert_11 pro 4.07
riscv_core.u_frontend.u_npc._assert_45 cex 1080.85
riscv_core.u_issue.u_pipe1_ctrl._assert_12 pro 6.43
riscv_core.u_issue.u_pipe1_ctrl._assert_20 pro 7.1
riscv_core.u_issue.u_pipe1_ctrl._assert_21 pro 6.44
riscv_core.u_issue.u_pipe1_ctrl._assert_24 pro 6.0
riscv_core.u_lsu._assert_1 pro 4.36
riscv_core.u_lsu._assert_5 pro 1.88
riscv_core.u_lsu._assert_6 pro 4.21
riscv_core.u_lsu._assert_7 pro 4.61
riscv_core.u_lsu._assert_9 pro 9.83
riscv_core.u_lsu._assert_11 pro 6.87
riscv_core.u_lsu._assert_13 pro 3.74
riscv_core.u_lsu._assert_14 pro 5.02
riscv_core.u_lsu.u_lsu_request._assert_1 pro 4.72
riscv_core.u_lsu.u_lsu_request._assert_5 pro 7.23
riscv_core.u_mul._assert_1 pro 5.91
riscv_core.u_mul._assert_2 pro 7.33
riscv_core.u_csr._assert_3 pro 14.66
riscv_core.u_csr.u_csrfile._assert_4 pro 9.39
riscv_core.u_csr.u_csrfile._assert_9 pro 20.66
riscv_core.u_csr.u_csrfile._assert_13 pro 20.79
riscv_core.u_div._assert_2 pro 19.49
riscv_core.u_div._assert_5 pro 19.44
riscv_core.u_frontend.u_npc._assert_51 cex 2013.03
riscv_core.u_frontend.u_npc._assert_17 pro 62.29
riscv_core.u_frontend.u_npc._assert_18 pro 16.45
riscv_core.u_issue.u_pipe0_ctrl._assert_5 pro 15.02
riscv_core.u_issue.u_pipe0_ctrl._assert_6 pro 23.62
riscv_core.u_issue.u_pipe0_ctrl._assert_8 pro 10.19
riscv_core.u_issue.u_pipe0_ctrl._assert_9 pro 48.39
riscv_core.u_issue.u_pipe0_ctrl._assert_10 pro 16.33
riscv_core.u_issue.u_pipe0_ctrl._assert_11 pro 12.14
riscv_core.u_issue.u_pipe0_ctrl._assert_13 pro 45.74
riscv_core.u_issue.u_pipe0_ctrl._assert_14 pro 12.27
riscv_core.u_issue.u_pipe0_ctrl._assert_22 pro 30.28
riscv_core.u_issue.u_pipe0_ctrl._assert_24 pro 14.71
riscv_core.u_issue.u_pipe0_ctrl._assert_25 pro 73.25
riscv_core.u_issue.u_pipe1_ctrl._assert_5 pro 17.18
riscv_core.u_issue.u_pipe1_ctrl._assert_6 pro 13.29
riscv_core.u_issue.u_pipe1_ctrl._assert_9 pro 24.77
riscv_core.u_issue.u_pipe1_ctrl._assert_13 pro 15.51
riscv_core.u_issue.u_pipe1_ctrl._assert_22 pro 10.54
riscv_core.u_issue.u_pipe1_ctrl._assert_25 pro 39.99
riscv_core.u_lsu._assert_8 pro 9.44
riscv_core.u_lsu._assert_15 pro 13.86
riscv_core.u_lsu.u_lsu_request._assert_2 pro 28.12
riscv_core.u_lsu.u_lsu_request._assert_3 pro 36.48
riscv_core.u_lsu.u_lsu_request._assert_4 pro 19.98
riscv_core.u_mul._assert_3 pro 19.85
riscv_core.u_mul._assert_4 pro 13.26
riscv_core.u_csr.u_csrfile._assert_1 pro 215.4
riscv_core.u_frontend.u_fetch._assert_6 pro 279.42
riscv_core.u_frontend.u_fetch._assert_7 pro 346.64
riscv_core.u_frontend.u_npc._assert_21 pro 278.15
riscv_core.u_frontend.u_npc._assert_24 pro 411.35
riscv_core.u_issue._assert_1 pro 202.4

