/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/ipc_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/ipc_port.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc_port.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/parser.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/parser.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/xtlm_ipc_aximm.pb.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_aximm.pb.cc
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/xtlm_ipc_axis.pb.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_axis.pb.cc
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/xtlm_ipc_common.pb.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/xtlm_ipc_common.pb.cc
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/axi2ipc_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/axi2ipc_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/ipc2axi_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2axi_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/ipc2axis_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2axis_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/axis2ipc_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/axis2ipc_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/ipc2aximm_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/ipc2aximm_socket.cpp
/cad/installs/XCELIUM2103//tools.lnx86/bin/xmsc  -64bit -compiler /usr/bin/g++ -noedg -cFlags " -DSC_INCLUDE_DYNAMIC_PROCESSES -I/tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm/include -I/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/common_cpp_v1_0/include -I/tools/Xilinx/Vivado/2022.1/data/simmodels/xcelium/21.03.002/lnx64/9.3.0/ext/utils/protobuf/include -I/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0 -O3 -fPIC -std=c++11 -DCADENCE -c -o /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/xtlm_ipc_v1_0/aximm2ipc_socket.o" -work xtlm_ipc_v1_0 /tools/Xilinx/Vivado/2022.1/data/systemc/simlibs/xtlm_ipc/xtlm_ipc_v1_0/src/aximm2ipc_socket.cpp
