digraph "CFG for '_Z16LoadAddVecSecondPfP15HIP_vector_typeIfLj2EE' function" {
	label="CFG for '_Z16LoadAddVecSecondPfP15HIP_vector_typeIfLj2EE' function";

	Node0x505ec40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %0, i64 %12\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %15 = fdiv contract float %14, 0x409F2D4AC0000000\l  %16 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 0\l  %17 = load float, float addrspace(1)* %16, align 8, !tbaa !11,\l... !amdgpu.noclobber !6\l  %18 = fmul contract float %17, %15\l  store float %18, float addrspace(1)* %16, align 8, !tbaa !11\l  %19 = load float, float addrspace(1)* %13, align 4, !tbaa !7\l  %20 = fdiv contract float %19, 0x409F2D4AC0000000\l  %21 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 1\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %23 = fmul contract float %22, %20\l  store float %23, float addrspace(1)* %21, align 4, !tbaa !11\l  ret void\l}"];
}
