Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 26 19:40:32 2019
| Host         : DESKTOP-MURF1NU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |              48 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------+-----------------------------+------------------+----------------+
|         Clock Signal        |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------+-----------------------------+------------------+----------------+
| ~button_debounce/btn_reg_in |                        | main_FSM/btn_reg_reset      |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG        |                        |                             |                1 |              1 |
|  main_clock_BUFG            |                        |                             |                5 |              8 |
|  main_clock_BUFG            | main_FSM/E[0]          |                             |                3 |              8 |
|  main_clock_BUFG            | main_FSM/Q_reg[7]_0[0] |                             |                1 |              8 |
|  main_clock_BUFG            | main_FSM/Q_reg[7]_1[0] |                             |                2 |              8 |
|  main_clock_BUFG            | main_FSM/Q_reg[7]_2[0] |                             |                3 |              8 |
|  main_clock_BUFG            | main_FSM/Q_reg[7]_3[0] |                             |                2 |              8 |
|  main_clock_BUFG            | main_FSM/Q_reg[7]_4[0] |                             |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG        |                        | clock_div/count[17]_i_1_n_0 |                6 |             18 |
+-----------------------------+------------------------+-----------------------------+------------------+----------------+


