vendor_name = ModelSim
source_file = 1, cyclone_PLL.v
source_file = 1, E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex7_Cyclone_PLL_Test1/PLL_ctrl.qip
source_file = 1, E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex7_Cyclone_PLL_Test1/PLL_ctrl.v
source_file = 1, tb_PLL.v
source_file = 1, E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex7_Cyclone_PLL_Test1/db/cyclone_PLL.cbx.xml
source_file = 1, E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex7_Cyclone_PLL_Test1/cyclone_PLL_top.v
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/90/quartus/libraries/megafunctions/cbx.lst
design_name = cyclone_PLL_top
instance = comp, \rst_n~I , rst_n, cyclone_PLL_top, 1
instance = comp, \clk~I , clk, cyclone_PLL_top, 1
instance = comp, \PLL_ctrl_inst|altpll_component|pll , PLL_ctrl_inst|altpll_component|pll, cyclone_PLL_top, 1
instance = comp, \clkdiv~I , clkdiv, cyclone_PLL_top, 1
instance = comp, \locked~I , locked, cyclone_PLL_top, 1
