<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2023.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>4.640</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>4.640</CP_FINAL>
    <CP_ROUTE>4.640</CP_ROUTE>
    <CP_SYNTH>3.657</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>0.360</SLACK_FINAL>
    <SLACK_ROUTE>0.360</SLACK_ROUTE>
    <SLACK_SYNTH>1.343</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.360</WNS_FINAL>
    <WNS_ROUTE>0.360</WNS_ROUTE>
    <WNS_SYNTH>1.343</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>31</BRAM>
      <CLB>1111</CLB>
      <DSP>189</DSP>
      <FF>3163</FF>
      <LATCH>0</LATCH>
      <LUT>4913</LUT>
      <SRL>74</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>14640</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="CNN" DISPNAME="inst" RTLNAME="CNN">
      <SubModules count="56">OutConv0_U OutConv1_U OutConv2_U OutConv3_U OutConv4_U OutConv5_U OutConv6_U OutConv7_U OutDense0_U OutGlobalAverPool1D_U OutPadConv0_U OutPadConv1_U OutPadConv2_U OutPadConv3_U OutPadConv4_U OutPadConv5_U OutPadConv6_U OutPadConv7_U OutPool0_U OutPool1_U OutPool2_U OutPool3_1_U OutPool3_2_U OutPool3_3_U OutPool3_4_U OutPool3_5_U OutPool3_6_U OutPool3_7_U OutPool3_8_U OutPool3_9_U OutPool3_U grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 grp_CNN_Pipeline_loop_detect_fu_956 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 out_Dense_U</SubModules>
      <Resources BRAM="31" DSP="189" FF="3163" LUT="4913"/>
      <LocalResources FF="793" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv0_U" BINDMODULE="CNN_OutConv0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv0_RAM_AUTO_1R1W" DISPNAME="OutConv0_U" RTLNAME="CNN_OutConv0_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv0_U" SOURCE="CNN.cpp:10" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv0"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv1_U" BINDMODULE="CNN_OutConv1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv1_RAM_AUTO_1R1W" DISPNAME="OutConv1_U" RTLNAME="CNN_OutConv1_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv1_U" SOURCE="CNN.cpp:12" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv1"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv2_U" BINDMODULE="CNN_OutConv0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv0_RAM_AUTO_1R1W" DISPNAME="OutConv2_U" RTLNAME="CNN_OutConv0_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv2_U" SOURCE="CNN.cpp:15" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv2"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv3_U" BINDMODULE="CNN_OutConv1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv1_RAM_AUTO_1R1W" DISPNAME="OutConv3_U" RTLNAME="CNN_OutConv1_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv3_U" SOURCE="CNN.cpp:17" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv3"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv4_U" BINDMODULE="CNN_OutConv0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv0_RAM_AUTO_1R1W" DISPNAME="OutConv4_U" RTLNAME="CNN_OutConv0_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv4_U" SOURCE="CNN.cpp:20" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv4"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv5_U" BINDMODULE="CNN_OutConv1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv1_RAM_AUTO_1R1W" DISPNAME="OutConv5_U" RTLNAME="CNN_OutConv1_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv5_U" SOURCE="CNN.cpp:22" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv5"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv6_U" BINDMODULE="CNN_OutConv0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv0_RAM_AUTO_1R1W" DISPNAME="OutConv6_U" RTLNAME="CNN_OutConv0_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv6_U" SOURCE="CNN.cpp:25" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv6"/>
    </RtlModule>
    <RtlModule CELL="inst/OutConv7_U" BINDMODULE="CNN_OutConv1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutConv1_RAM_AUTO_1R1W" DISPNAME="OutConv7_U" RTLNAME="CNN_OutConv1_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv7_U" SOURCE="CNN.cpp:27" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv7"/>
    </RtlModule>
    <RtlModule CELL="inst/OutDense0_U" BINDMODULE="CNN_OutDense0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutDense0_RAM_AUTO_1R1W" DISPNAME="OutDense0_U" RTLNAME="CNN_OutDense0_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="64"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutDense0_U" SOURCE="CNN.cpp:30" STORAGESIZE="16 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutDense0"/>
    </RtlModule>
    <RtlModule CELL="inst/OutGlobalAverPool1D_U" BINDMODULE="CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutGlobalAverPool1D_RAM_AUTO_1R1W" DISPNAME="OutGlobalAverPool1D_U" RTLNAME="CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W">
      <Resources FF="24" LUT="27"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutGlobalAverPool1D_U" SOURCE="CNN.cpp:29" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutGlobalAverPool1D"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv0_U" BINDMODULE="CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv0_RAM_1WNR_AUTO_1R1W" DISPNAME="OutPadConv0_U" RTLNAME="CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv0_U" SOURCE="CNN.cpp:9" STORAGESIZE="16 324 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv0"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv1_U" BINDMODULE="CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv1_RAM_1WNR_AUTO_1R1W" DISPNAME="OutPadConv1_U" RTLNAME="CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="2" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv1_U" SOURCE="CNN.cpp:11" STORAGESIZE="16 1296 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv1"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv2_U" BINDMODULE="CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv2_RAM_1WNR_AUTO_1R1W" DISPNAME="OutPadConv2_U" RTLNAME="CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv2_U" SOURCE="CNN.cpp:14" STORAGESIZE="16 656 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv2"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv3_U" BINDMODULE="CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv3_RAM_1WNR_AUTO_1R1W" DISPNAME="OutPadConv3_U" RTLNAME="CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="2" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv3_U" SOURCE="CNN.cpp:16" STORAGESIZE="16 1312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv3"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv4_U" BINDMODULE="CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv4_RAM_1WNR_AUTO_1R1W" DISPNAME="OutPadConv4_U" RTLNAME="CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="1" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv4_U" SOURCE="CNN.cpp:19" STORAGESIZE="16 672 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv4"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv5_U" BINDMODULE="CNN_OutPadConv5_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv5_RAM_AUTO_1R1W" DISPNAME="OutPadConv5_U" RTLNAME="CNN_OutPadConv5_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv5_U" SOURCE="CNN.cpp:21" STORAGESIZE="16 1344 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv5"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv6_U" BINDMODULE="CNN_OutPadConv6_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv6_RAM_AUTO_1R1W" DISPNAME="OutPadConv6_U" RTLNAME="CNN_OutPadConv6_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv6_U" SOURCE="CNN.cpp:24" STORAGESIZE="16 704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv6"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPadConv7_U" BINDMODULE="CNN_OutPadConv7_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPadConv7_RAM_AUTO_1R1W" DISPNAME="OutPadConv7_U" RTLNAME="CNN_OutPadConv7_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv7_U" SOURCE="CNN.cpp:26" STORAGESIZE="16 1408 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv7"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool0_U" BINDMODULE="CNN_OutPool0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool0_RAM_AUTO_1R1W" DISPNAME="OutPool0_U" RTLNAME="CNN_OutPool0_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool0_U" SOURCE="CNN.cpp:13" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool0"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool1_U" BINDMODULE="CNN_OutPool0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool0_RAM_AUTO_1R1W" DISPNAME="OutPool1_U" RTLNAME="CNN_OutPool0_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool1_U" SOURCE="CNN.cpp:18" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool1"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool2_U" BINDMODULE="CNN_OutPool0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool0_RAM_AUTO_1R1W" DISPNAME="OutPool2_U" RTLNAME="CNN_OutPool0_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool2_U" SOURCE="CNN.cpp:23" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool2"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_1_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_1_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_1_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_1"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_2_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_2_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_2_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_2"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_3_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_3_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_3_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_3"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_4_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_4_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="34"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_4_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_4"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_5_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_5_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="39"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_5_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_5"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_6_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_6_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_6_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_6"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_7_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_7_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_7_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_7"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_8_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_8_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_8_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_8"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_9_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_9_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_9_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_9"/>
    </RtlModule>
    <RtlModule CELL="inst/OutPool3_U" BINDMODULE="CNN_OutPool3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="OutPool3_RAM_AUTO_1R1W" DISPNAME="OutPool3_U" RTLNAME="CNN_OutPool3_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4">
      <SubModules count="40">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U123 mac_muladd_16s_16s_24ns_24_4_1_U124 mac_muladd_16s_16s_24ns_24_4_1_U125 mac_muladd_16s_16s_24ns_24_4_1_U126 mac_muladd_16s_16s_24ns_24_4_1_U127 mac_muladd_16s_16s_24ns_24_4_1_U128 mac_muladd_16s_16s_24ns_24_4_1_U129 mac_muladd_16s_16s_24ns_24_4_1_U130 mac_muladd_16s_16s_24ns_24_4_1_U131 mac_muladd_16s_16s_24ns_24_4_1_U132 mac_muladd_16s_16s_24ns_24_4_1_U133 mac_muladd_16s_16s_24ns_24_4_1_U134 mac_muladd_16s_16s_24ns_24_4_1_U135 mac_muladd_16s_16s_24ns_24_4_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U139 mac_muladd_16s_16s_24ns_24_4_1_U140 mac_muladd_16s_16s_24ns_24_4_1_U141 mac_muladd_16s_16s_24ns_24_4_1_U142 mac_muladd_16s_16s_24ns_24_4_1_U143 mac_muladd_16s_16s_24ns_24_4_1_U144 mac_muladd_16s_16s_24ns_24_4_1_U145 mac_muladd_16s_16s_24ns_24_4_1_U146 mac_muladd_16s_16s_24ns_24_4_1_U147 mac_muladd_16s_16s_24ns_24_4_1_U148 mac_muladd_16s_16s_24ns_24_4_1_U149 mac_muladd_16s_16s_24ns_24_4_1_U150 mac_muladd_16s_16s_24ns_24_4_1_U151 mac_muladd_16s_16s_24ns_24_4_1_U152 mac_muladd_16s_16s_24ns_24_4_1_U153 mac_muladd_16s_16s_24ns_24_4_1_U154 mac_muladd_16s_16s_24ns_24_4_1_U155 mac_muladd_16s_16s_24ns_24_4_1_U156 mac_muladd_16s_16s_24ns_24_4_1_U157 mac_muladd_16s_16s_24ns_24_4_1_U158 mac_muladd_16s_16s_24ns_24_4_1_U159 mac_muladd_16s_16s_24ns_24_4_1_U160 mac_muladd_16s_16s_24ns_24_4_1_U161</SubModules>
      <Resources DSP="40" FF="147" LUT="665"/>
      <LocalResources DSP="1" FF="145" LUT="425"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="76"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U123" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U123" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U123" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U123" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U124" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U124" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U124" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U124" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U125" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U125" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U125" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U125" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U126" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U126" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U126" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U126" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U127" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U127" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U127" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U127" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U128" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U128" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U128" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U128" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U129" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U129" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U129" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U129" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U130" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U130" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U130" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U130" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U131" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U131" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U131" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U131" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U132" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U132" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U132" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U132" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U133" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U133" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U133" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U133" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U134" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U134" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U134" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U134" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U135" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U135" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U135" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U135" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U136" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U136" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U136" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U136" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_42"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U137" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U137" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U137" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U137" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U138" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U138" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U138" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U138" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U139" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U139" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U139" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U139" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U140" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U140" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U140" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U140" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U141" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U141" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U141" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U141" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_56"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U142" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U142" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="26"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U142" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_20"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U142" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_59"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U143" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U143" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U143" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U143" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_62"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U144" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U144" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U144" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_22"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U144" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_65"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U145" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U145" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U145" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_23"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U145" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_68"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U146" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U146" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U146" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_24"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U146" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_71"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U147" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U147" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U147" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_25"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U147" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_74"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U148" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U148" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U148" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_26"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U148" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_77"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U149" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U149" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U149" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_27"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U149" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_80"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U150" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U150" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U150" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_28"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U150" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_83"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U151" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U151" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U151" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_29"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U151" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_85"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U152" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U152" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U152" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_30"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U152" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_88"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U153" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U153" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U153" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U153" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_91"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U154" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U154" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U154" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U154" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_94"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U155" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U155" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U155" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U155" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_97"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U156" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U156" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U156" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U156" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_100"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U157" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U157" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U157" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_35"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U157" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_103"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U158" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U158" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U158" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_36"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U158" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_106"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U159" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U159" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U159" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_37"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U159" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_109"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U160" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U160" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U160" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_38"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U160" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_112"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800/mac_muladd_16s_16s_24ns_24_4_1_U161" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U161" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U161" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_39"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U161" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_115"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U170 mac_muladd_5ns_7ns_7ns_11_4_1_U169</SubModules>
      <Resources DSP="2" FF="167" LUT="186"/>
      <LocalResources FF="165" LUT="107"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/mac_muladd_16s_16s_24ns_24_4_1_U170" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U170" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="56"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U170" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln153"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U170" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814/mac_muladd_5ns_7ns_7ns_11_4_1_U169" BINDMODULE="CNN_mac_muladd_5ns_7ns_7ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_5ns_7ns_7ns_11_4_1" DISPNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U169" RTLNAME="CNN_mac_muladd_5ns_7ns_7ns_11_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U169" SOURCE="Conv.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U169" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0">
      <SubModules count="5">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U4 mac_muladd_16s_16s_24ns_24_4_1_U5 mac_muladd_16s_16s_24ns_24_4_1_U6 mac_muladd_16s_16s_24ns_24_4_1_U7</SubModules>
      <Resources DSP="5" FF="90" LUT="172"/>
      <LocalResources DSP="1" FF="88" LUT="54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/mac_muladd_16s_16s_24ns_24_4_1_U4" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U4" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U4" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U4" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/mac_muladd_16s_16s_24ns_24_4_1_U5" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U5" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U5" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U5" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/mac_muladd_16s_16s_24ns_24_4_1_U6" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U6" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U6" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U6" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732/mac_muladd_16s_16s_24ns_24_4_1_U7" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U7" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U7" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U7" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U181 mac_muladd_5ns_6ns_6ns_10_4_1_U180</SubModules>
      <Resources DSP="2" FF="168" LUT="181"/>
      <LocalResources FF="166" LUT="104"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/mac_muladd_16s_16s_24ns_24_4_1_U181" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U181" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="56"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U181" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U181" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834/mac_muladd_5ns_6ns_6ns_10_4_1_U180" BINDMODULE="CNN_mac_muladd_5ns_6ns_6ns_10_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_5ns_6ns_6ns_10_4_1" DISPNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U180" RTLNAME="CNN_mac_muladd_5ns_6ns_6ns_10_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U180" SOURCE="Conv.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln178"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U180" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U190 mac_muladd_6ns_6ns_6ns_11_4_1_U189</SubModules>
      <Resources DSP="2" FF="176" LUT="191"/>
      <LocalResources FF="174" LUT="113"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/mac_muladd_16s_16s_24ns_24_4_1_U190" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U190" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="56"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U190" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln205"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U190" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848/mac_muladd_6ns_6ns_6ns_11_4_1_U189" BINDMODULE="CNN_mac_muladd_6ns_6ns_6ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_6ns_6ns_6ns_11_4_1" DISPNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U189" RTLNAME="CNN_mac_muladd_6ns_6ns_6ns_11_4_1">
      <Resources DSP="1" LUT="19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U189" SOURCE="Conv.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U189" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1">
      <SubModules count="20">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U18 mac_muladd_16s_16s_24ns_24_4_1_U19 mac_muladd_16s_16s_24ns_24_4_1_U20 mac_muladd_16s_16s_24ns_24_4_1_U21 mac_muladd_16s_16s_24ns_24_4_1_U22 mac_muladd_16s_16s_24ns_24_4_1_U23 mac_muladd_16s_16s_24ns_24_4_1_U24 mac_muladd_16s_16s_24ns_24_4_1_U25 mac_muladd_16s_16s_24ns_24_4_1_U26 mac_muladd_16s_16s_24ns_24_4_1_U27 mac_muladd_16s_16s_24ns_24_4_1_U28 mac_muladd_16s_16s_24ns_24_4_1_U29 mac_muladd_16s_16s_24ns_24_4_1_U30 mac_muladd_16s_16s_24ns_24_4_1_U31 mac_muladd_16s_16s_24ns_24_4_1_U32 mac_muladd_16s_16s_24ns_24_4_1_U33 mac_muladd_16s_16s_24ns_24_4_1_U34 mac_muladd_16s_16s_24ns_24_4_1_U35 mac_muladd_16s_16s_24ns_24_4_1_U36</SubModules>
      <Resources DSP="20" FF="98" LUT="340"/>
      <LocalResources DSP="1" FF="96" LUT="162"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="98"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U18" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U18" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U18" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U18" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U19" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U19" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U19" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U19" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U20" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U20" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U20" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U20" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U21" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U21" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U21" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U21" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U22" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U22" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U22" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U22" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U23" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U23" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U23" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U23" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U24" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U24" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U24" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U24" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U25" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U25" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U25" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U25" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U26" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U26" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U26" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U26" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U27" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U27" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U27" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U27" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U28" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U28" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U28" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U28" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U29" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U29" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U29" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U29" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U30" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U30" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U30" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U30" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U31" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U31" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U31" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U31" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_42"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U32" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U32" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U32" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U32" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U33" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U33" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U33" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U33" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U34" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U34" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U34" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U34" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U35" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U35" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U35" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U35" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746/mac_muladd_16s_16s_24ns_24_4_1_U36" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U36" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U36" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U36" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_57"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2">
      <SubModules count="20">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U47 mac_muladd_16s_16s_24ns_24_4_1_U48 mac_muladd_16s_16s_24ns_24_4_1_U49 mac_muladd_16s_16s_24ns_24_4_1_U50 mac_muladd_16s_16s_24ns_24_4_1_U51 mac_muladd_16s_16s_24ns_24_4_1_U52 mac_muladd_16s_16s_24ns_24_4_1_U53 mac_muladd_16s_16s_24ns_24_4_1_U54 mac_muladd_16s_16s_24ns_24_4_1_U55 mac_muladd_16s_16s_24ns_24_4_1_U56 mac_muladd_16s_16s_24ns_24_4_1_U57 mac_muladd_16s_16s_24ns_24_4_1_U58 mac_muladd_16s_16s_24ns_24_4_1_U59 mac_muladd_16s_16s_24ns_24_4_1_U60 mac_muladd_16s_16s_24ns_24_4_1_U61 mac_muladd_16s_16s_24ns_24_4_1_U62 mac_muladd_16s_16s_24ns_24_4_1_U63 mac_muladd_16s_16s_24ns_24_4_1_U64 mac_muladd_16s_16s_24ns_24_4_1_U65</SubModules>
      <Resources DSP="20" FF="127" LUT="418"/>
      <LocalResources DSP="1" FF="125" LUT="227"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="76"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U47" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U47" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U47" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U47" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U48" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U48" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U48" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U48" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U49" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U49" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U49" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U49" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U50" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U50" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U50" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U50" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U51" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U51" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U51" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U51" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U52" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U52" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U52" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U52" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U53" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U53" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U53" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U53" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U54" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U54" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U54" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U54" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U55" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U55" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U55" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U55" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U56" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U56" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U56" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U56" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U57" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U57" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U57" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U57" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U58" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U58" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U58" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U58" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U59" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U59" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U59" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U59" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U60" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U60" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U60" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U60" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_42"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U61" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U61" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U61" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U61" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U62" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U62" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U62" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U62" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U63" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U63" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U63" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U63" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U64" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U64" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U64" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U64" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766/mac_muladd_16s_16s_24ns_24_4_1_U65" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U65" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U65" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U65" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_57"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_93_1" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_93_1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_16s_18ns_34_1_1_U209</SubModules>
      <Resources DSP="1" FF="75" LUT="262"/>
      <LocalResources FF="73" LUT="201"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871/mul_16s_18ns_34_1_1_U209" BINDMODULE="CNN_mul_16s_18ns_34_1_1" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_18ns_34_1_1" DISPNAME="mul_16s_18ns_34_1_1_U209" RTLNAME="CNN_mul_16s_18ns_34_1_1">
      <Resources DSP="1" LUT="46"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18ns_34_1_1_U209" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3" DISPNAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780" RTLNAME="CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3">
      <SubModules count="40">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U100 mac_muladd_16s_16s_24ns_24_4_1_U101 mac_muladd_16s_16s_24ns_24_4_1_U102 mac_muladd_16s_16s_24ns_24_4_1_U103 mac_muladd_16s_16s_24ns_24_4_1_U104 mac_muladd_16s_16s_24ns_24_4_1_U105 mac_muladd_16s_16s_24ns_24_4_1_U106 mac_muladd_16s_16s_24ns_24_4_1_U107 mac_muladd_16s_16s_24ns_24_4_1_U108 mac_muladd_16s_16s_24ns_24_4_1_U109 mac_muladd_16s_16s_24ns_24_4_1_U110 mac_muladd_16s_16s_24ns_24_4_1_U111 mac_muladd_16s_16s_24ns_24_4_1_U112 mac_muladd_16s_16s_24ns_24_4_1_U74 mac_muladd_16s_16s_24ns_24_4_1_U75 mac_muladd_16s_16s_24ns_24_4_1_U76 mac_muladd_16s_16s_24ns_24_4_1_U77 mac_muladd_16s_16s_24ns_24_4_1_U78 mac_muladd_16s_16s_24ns_24_4_1_U79 mac_muladd_16s_16s_24ns_24_4_1_U80 mac_muladd_16s_16s_24ns_24_4_1_U81 mac_muladd_16s_16s_24ns_24_4_1_U82 mac_muladd_16s_16s_24ns_24_4_1_U83 mac_muladd_16s_16s_24ns_24_4_1_U84 mac_muladd_16s_16s_24ns_24_4_1_U85 mac_muladd_16s_16s_24ns_24_4_1_U86 mac_muladd_16s_16s_24ns_24_4_1_U87 mac_muladd_16s_16s_24ns_24_4_1_U88 mac_muladd_16s_16s_24ns_24_4_1_U89 mac_muladd_16s_16s_24ns_24_4_1_U90 mac_muladd_16s_16s_24ns_24_4_1_U91 mac_muladd_16s_16s_24ns_24_4_1_U92 mac_muladd_16s_16s_24ns_24_4_1_U93 mac_muladd_16s_16s_24ns_24_4_1_U94 mac_muladd_16s_16s_24ns_24_4_1_U95 mac_muladd_16s_16s_24ns_24_4_1_U96 mac_muladd_16s_16s_24ns_24_4_1_U97 mac_muladd_16s_16s_24ns_24_4_1_U98 mac_muladd_16s_16s_24ns_24_4_1_U99</SubModules>
      <Resources DSP="40" FF="134" LUT="692"/>
      <LocalResources DSP="1" FF="132" LUT="444"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="84"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U100" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U100" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U100" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_27"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U100" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_81"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U101" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U101" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U101" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_28"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U101" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_84"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U102" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U102" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U102" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_29"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U102" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_87"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U103" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U103" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U103" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_30"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U103" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_90"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U104" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U104" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U104" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_93"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U105" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U105" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U105" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U105" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_96"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U106" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U106" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U106" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U106" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_99"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U107" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U107" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U107" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U107" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_102"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U108" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U108" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U108" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_35"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U108" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_105"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U109" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U109" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U109" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_36"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U109" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_108"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U110" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U110" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U110" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_37"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U110" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_111"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U111" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U111" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U111" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_38"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U111" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_114"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U112" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U112" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U112" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_39"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U112" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_117"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U74" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U74" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U74" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U74" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U75" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U75" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U75" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U75" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U76" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U76" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U76" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U76" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U77" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U77" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U77" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U77" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U78" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U78" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U78" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U78" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U79" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U79" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U79" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U79" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U80" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U80" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U80" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U80" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U81" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U81" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U81" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U81" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U82" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U82" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U82" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U82" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U83" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U83" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U83" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U83" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U84" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U84" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U84" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U84" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U85" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U85" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U85" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U85" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U86" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U86" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U86" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U86" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U87" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U87" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U87" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U87" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_42"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U88" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U88" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U88" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U88" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U89" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U89" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U89" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U89" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U90" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U90" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U90" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U90" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U91" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U91" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U91" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U91" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U92" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U92" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U92" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_57"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U93" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U93" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="26"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U93" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_20"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U93" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_60"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U94" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U94" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U94" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_63"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U95" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U95" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U95" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_22"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U95" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_66"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U96" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U96" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U96" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_23"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U96" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_69"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U97" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U97" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U97" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_24"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U97" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_72"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U98" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U98" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U98" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_25"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U98" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_75"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U99" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U99" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U99" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_26"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U99" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_78"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_detect_fu_956" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_detect" DISPNAME="grp_CNN_Pipeline_loop_detect_fu_956" RTLNAME="CNN_CNN_Pipeline_loop_detect">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="28" LUT="28"/>
      <LocalResources FF="26" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_detect_fu_956/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="56" LUT="75"/>
      <LocalResources FF="54" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_3ns_9ns_9_1_1_U42</SubModules>
      <Resources FF="48" LUT="68"/>
      <LocalResources FF="46" LUT="40"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760/mul_3ns_9ns_9_1_1_U42" BINDMODULE="CNN_mul_3ns_9ns_9_1_1" DEPTH="2" TYPE="resource" MODULENAME="mul_3ns_9ns_9_1_1" DISPNAME="mul_3ns_9ns_9_1_1_U42" RTLNAME="CNN_mul_3ns_9ns_9_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_9_1_1_U42" SOURCE="Conv.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_4ns_8ns_8ns_11_4_1_U69</SubModules>
      <Resources DSP="1" FF="60" LUT="66"/>
      <LocalResources FF="58" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774/mac_muladd_4ns_8ns_8ns_11_4_1_U69" BINDMODULE="CNN_mac_muladd_4ns_8ns_8ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_4ns_8ns_8ns_11_4_1" DISPNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U69" RTLNAME="CNN_mac_muladd_4ns_8ns_8ns_11_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U69" SOURCE="Conv.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U69" SOURCE="Conv.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_4ns_7ns_7ns_10_4_1_U118</SubModules>
      <Resources DSP="1" FF="55" LUT="63"/>
      <LocalResources FF="53" LUT="35"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794/mac_muladd_4ns_7ns_7ns_10_4_1_U118" BINDMODULE="CNN_mac_muladd_4ns_7ns_7ns_10_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_4ns_7ns_7ns_10_4_1" DISPNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U118" RTLNAME="CNN_mac_muladd_4ns_7ns_7ns_10_4_1">
      <Resources DSP="1" LUT="3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U118" SOURCE="Conv.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln111"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U118" SOURCE="Conv.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_5ns_7ns_7ns_11_4_1_U165</SubModules>
      <Resources DSP="1" FF="59" LUT="61"/>
      <LocalResources FF="57" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808/mac_muladd_5ns_7ns_7ns_11_4_1_U165" BINDMODULE="CNN_mac_muladd_5ns_7ns_7ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_5ns_7ns_7ns_11_4_1" DISPNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U165" RTLNAME="CNN_mac_muladd_5ns_7ns_7ns_11_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U165" SOURCE="Conv.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln137"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U165" SOURCE="Conv.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_5ns_6ns_6ns_10_4_1_U176</SubModules>
      <Resources DSP="1" FF="54" LUT="49"/>
      <LocalResources FF="52" LUT="21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828/mac_muladd_5ns_6ns_6ns_10_4_1_U176" BINDMODULE="CNN_mac_muladd_5ns_6ns_6ns_10_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_5ns_6ns_6ns_10_4_1" DISPNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U176" RTLNAME="CNN_mac_muladd_5ns_6ns_6ns_10_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U176" SOURCE="Conv.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U176" SOURCE="Conv.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7" DISPNAME="grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842" RTLNAME="CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_6ns_6ns_6ns_11_4_1_U185</SubModules>
      <Resources DSP="1" FF="58" LUT="54"/>
      <LocalResources FF="56" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842/mac_muladd_6ns_6ns_6ns_11_4_1_U185" BINDMODULE="CNN_mac_muladd_6ns_6ns_6ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_6ns_6ns_6ns_11_4_1" DISPNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U185" RTLNAME="CNN_mac_muladd_6ns_6ns_6ns_11_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U185" SOURCE="Conv.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U185" SOURCE="Conv.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln190"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_a_Dense_0" DISPNAME="grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886" RTLNAME="CNN_CNN_Pipeline_loop_for_a_Dense_0">
      <SubModules count="32">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_12s_24ns_24_4_1_U223 mac_muladd_16s_12s_24ns_24_4_1_U224 mac_muladd_16s_12s_24ns_24_4_1_U225 mac_muladd_16s_12s_24ns_24_4_1_U226 mac_muladd_16s_12s_24ns_24_4_1_U227 mac_muladd_16s_12s_24ns_24_4_1_U228 mac_muladd_16s_12s_24ns_24_4_1_U229 mac_muladd_16s_12s_24ns_24_4_1_U230 mac_muladd_16s_12s_24ns_24_4_1_U231 mac_muladd_16s_12s_24ns_24_4_1_U232 mac_muladd_16s_12s_24ns_24_4_1_U233 mac_muladd_16s_12s_24ns_24_4_1_U234 mac_muladd_16s_12s_24ns_24_4_1_U235 mac_muladd_16s_12s_24ns_24_4_1_U236 mac_muladd_16s_12s_24ns_24_4_1_U237 mac_muladd_16s_12s_24ns_24_4_1_U238 mac_muladd_16s_12s_24ns_24_4_1_U239 mac_muladd_16s_12s_24ns_24_4_1_U240 mac_muladd_16s_12s_24ns_24_4_1_U241 mac_muladd_16s_12s_24ns_24_4_1_U242 mac_muladd_16s_12s_24ns_24_4_1_U243 mac_muladd_16s_12s_24ns_24_4_1_U244 mac_muladd_16s_12s_24ns_24_4_1_U245 mac_muladd_16s_12s_24ns_24_4_1_U246 mac_muladd_16s_12s_24ns_24_4_1_U247 mac_muladd_16s_12s_24ns_24_4_1_U248 mac_muladd_16s_12s_24ns_24_4_1_U249 mac_muladd_16s_12s_24ns_24_4_1_U250 mac_muladd_16s_12s_24ns_24_4_1_U251 mac_muladd_16s_12s_24ns_24_4_1_U252 mac_muladd_16s_12s_24ns_24_4_1_U253</SubModules>
      <Resources DSP="32" FF="39" LUT="246"/>
      <LocalResources DSP="1" FF="37" LUT="95"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U223" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U223" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U223" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U223" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U224" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U225" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U225" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U225" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U225" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U226" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U226" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U226" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U226" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U227" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U227" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U227" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U227" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U228" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U228" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U228" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U228" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U229" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U229" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U229" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U229" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U230" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U230" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U230" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U230" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U231" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U231" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U231" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U231" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U232" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U232" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U232" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U232" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U233" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U234" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U234" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U234" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U234" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U235" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U235" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U235" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U235" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U236" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U236" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U236" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U236" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U237" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U237" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U237" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U237" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U238" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U238" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U238" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U238" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U239" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U239" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U239" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U239" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U240" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U240" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U240" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U240" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_34"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U241" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U241" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U241" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U241" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U242" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U242" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U242" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_20"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U242" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_38"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U243" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U243" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U243" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_21"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U243" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U244" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U244" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U244" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_22"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U244" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_41"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U245" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U245" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U245" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_23"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U245" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_43"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U246" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U246" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U246" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_24"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U246" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U247" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U247" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U247" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_25"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U247" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_47"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U248" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U248" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U248" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_26"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U248" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_49"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U249" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U249" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U249" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_27"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U249" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U250" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U250" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U250" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_28"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U250" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_53"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U251" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U251" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U251" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_29"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U251" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_54"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U252" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U252" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U252" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_30"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U252" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_56"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886/mac_muladd_16s_12s_24ns_24_4_1_U253" BINDMODULE="CNN_mac_muladd_16s_12s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_12s_24ns_24_4_1" DISPNAME="mac_muladd_16s_12s_24ns_24_4_1_U253" RTLNAME="CNN_mac_muladd_16s_12s_24ns_24_4_1">
      <Resources DSP="1" LUT="41"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U253" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U253" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_58"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_a_Dense_1" DISPNAME="grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927" RTLNAME="CNN_CNN_Pipeline_loop_for_a_Dense_1">
      <SubModules count="20">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_24ns_24_4_1_U291 mac_muladd_16s_16s_24ns_24_4_1_U292 mac_muladd_16s_16s_24ns_24_4_1_U293 mac_muladd_16s_16s_24ns_24_4_1_U294 mac_muladd_16s_16s_24ns_24_4_1_U295 mac_muladd_16s_16s_24ns_24_4_1_U296 mac_muladd_16s_16s_24ns_24_4_1_U297 mac_muladd_16s_16s_24ns_24_4_1_U298 mac_muladd_16s_16s_24ns_24_4_1_U299 mac_muladd_16s_16s_24ns_24_4_1_U300 mac_muladd_16s_16s_24ns_24_4_1_U301 mac_muladd_16s_16s_24ns_24_4_1_U302 mac_muladd_16s_16s_24ns_24_4_1_U303 mac_muladd_16s_16s_24ns_24_4_1_U304 mac_muladd_16s_16s_24ns_24_4_1_U305 mac_muladd_16s_16s_24ns_24_4_1_U306 mac_muladd_16s_16s_24ns_24_4_1_U307 mac_muladd_16s_16s_24ns_24_4_1_U308 mac_muladd_16s_16s_24ns_24_4_1_U309</SubModules>
      <Resources DSP="20" FF="27" LUT="149"/>
      <LocalResources DSP="1" FF="25" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="34"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U291" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U291" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U291" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U291" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U292" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U292" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U292" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U292" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U293" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U293" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U293" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U293" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U294" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U294" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U294" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U294" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U295" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U295" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U295" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U295" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U296" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U296" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U296" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U296" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U297" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U297" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U297" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U297" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U298" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U298" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U298" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U298" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U299" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U299" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U299" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U299" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U300" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U300" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U300" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U300" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U301" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U301" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U301" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_11"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U301" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_20"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U302" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U302" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U302" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U302" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U303" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U303" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U303" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U303" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U304" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U304" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U304" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U304" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U305" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U305" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U305" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U305" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U306" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U306" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U306" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U306" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U307" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U307" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U307" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U307" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_31"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U308" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U308" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U308" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_18"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U308" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927/mac_muladd_16s_16s_24ns_24_4_1_U309" BINDMODULE="CNN_mac_muladd_16s_16s_24ns_24_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_24ns_24_4_1" DISPNAME="mac_muladd_16s_16s_24ns_24_4_1_U309" RTLNAME="CNN_mac_muladd_16s_16s_24ns_24_4_1">
      <Resources DSP="1" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U309" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U309" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_35"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_channel_pad_0" DISPNAME="grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724" RTLNAME="CNN_CNN_Pipeline_loop_for_channel_pad_0">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="21" LUT="50"/>
      <LocalResources FF="19" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0" DISPNAME="grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754" RTLNAME="CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="61" LUT="52"/>
      <LocalResources FF="59" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="38"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1" DISPNAME="grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788" RTLNAME="CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="73" LUT="48"/>
      <LocalResources FF="71" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2" DISPNAME="grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822" RTLNAME="CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="73" LUT="49"/>
      <LocalResources FF="71" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856" DEPTH="1" TYPE="function" MODULENAME="CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3" DISPNAME="grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856" RTLNAME="CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U urem_5ns_5ns_4_9_1_U194</SubModules>
      <Resources FF="84" LUT="81"/>
      <LocalResources FF="68" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/flow_control_loop_pipe_sequential_init_U" BINDMODULE="CNN_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="CNN_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856/urem_5ns_5ns_4_9_1_U194" BINDMODULE="CNN_urem_5ns_5ns_4_9_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_5ns_5ns_4_9_1" DISPNAME="urem_5ns_5ns_4_9_1_U194" RTLNAME="CNN_urem_5ns_5ns_4_9_1">
      <Resources FF="14" LUT="25"/>
      <LocalResources FF="4" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/out_Dense_U" BINDMODULE="CNN_out_Dense_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="out_Dense_RAM_AUTO_1R1W" DISPNAME="out_Dense_U" RTLNAME="CNN_out_Dense_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_Dense_U" SOURCE="Dense.cpp:15" STORAGESIZE="16 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_Dense"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.019" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="2.723" ENDPOINT_PIN="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[27]" LOGIC_LEVELS="0" MAX_FANOUT="201" SLACK="0.360" STARTPOINT_PIN="OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK">
      <CELL NAME="OutPadConv3_U/ram0_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="49"/>
      <CELL NAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.980" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="2.684" ENDPOINT_PIN="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]" LOGIC_LEVELS="0" MAX_FANOUT="201" SLACK="0.375" STARTPOINT_PIN="OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK">
      <CELL NAME="OutPadConv3_U/ram0_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="49"/>
      <CELL NAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.022" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="2.726" ENDPOINT_PIN="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[18]" LOGIC_LEVELS="0" MAX_FANOUT="201" SLACK="0.384" STARTPOINT_PIN="OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK">
      <CELL NAME="OutPadConv3_U/ram0_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="49"/>
      <CELL NAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U94/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.988" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="2.692" ENDPOINT_PIN="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]" LOGIC_LEVELS="0" MAX_FANOUT="201" SLACK="0.403" STARTPOINT_PIN="OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK">
      <CELL NAME="OutPadConv3_U/ram0_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="49"/>
      <CELL NAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U92/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.967" DATAPATH_LOGIC_DELAY="1.296" DATAPATH_NET_DELAY="2.671" ENDPOINT_PIN="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[23]" LOGIC_LEVELS="0" MAX_FANOUT="201" SLACK="0.405" STARTPOINT_PIN="OutPadConv3_U/ram0_reg_bram_0/CLKARDCLK">
      <CELL NAME="OutPadConv3_U/ram0_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="49"/>
      <CELL NAME="grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780/mac_muladd_16s_16s_24ns_24_4_1_U104/CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/CNN_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/CNN_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/CNN_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/CNN_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/CNN_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/CNN_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/CNN_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Jun 27 11:14:53 +0700 2024"/>
    <item NAME="Version" VALUE="2023.1 (Build 3854077 on May  4 2023)"/>
    <item NAME="Project" VALUE="project2"/>
    <item NAME="Solution" VALUE="solution2 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

