# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dma_test.srcs/sources_1/ip/xfft_1/sim/xfft_1.vhd" \
"../../../../dma_test.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_axi_dma_0_0/sim/top_axi_dma_0_0.vhd" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_xlconcat_0_0/top_xlconcat_0_0_sim_netlist.vhdl" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_rst_clk_wiz_100M_0/sim/top_rst_clk_wiz_100M_0.vhd" \

# Do not sort compile order
nosort
