DECL|MAX30101_BYTES_PER_CHANNEL|macro|MAX30101_BYTES_PER_CHANNEL
DECL|MAX30101_FIFO_CFG_FIFO_FULL_SHIFT|macro|MAX30101_FIFO_CFG_FIFO_FULL_SHIFT
DECL|MAX30101_FIFO_CFG_ROLLOVER_EN_MASK|macro|MAX30101_FIFO_CFG_ROLLOVER_EN_MASK
DECL|MAX30101_FIFO_CFG_SMP_AVE_SHIFT|macro|MAX30101_FIFO_CFG_SMP_AVE_SHIFT
DECL|MAX30101_FIFO_DATA_BITS|macro|MAX30101_FIFO_DATA_BITS
DECL|MAX30101_FIFO_DATA_MASK|macro|MAX30101_FIFO_DATA_MASK
DECL|MAX30101_I2C_ADDRESS|macro|MAX30101_I2C_ADDRESS
DECL|MAX30101_INT_PPG_MASK|macro|MAX30101_INT_PPG_MASK
DECL|MAX30101_LED_CHANNEL_GREEN|enumerator|MAX30101_LED_CHANNEL_GREEN,
DECL|MAX30101_LED_CHANNEL_IR|enumerator|MAX30101_LED_CHANNEL_IR,
DECL|MAX30101_LED_CHANNEL_RED|enumerator|MAX30101_LED_CHANNEL_RED = 0,
DECL|MAX30101_MAX_BYTES_PER_SAMPLE|macro|MAX30101_MAX_BYTES_PER_SAMPLE
DECL|MAX30101_MAX_NUM_CHANNELS|macro|MAX30101_MAX_NUM_CHANNELS
DECL|MAX30101_MODE_CFG_RESET_MASK|macro|MAX30101_MODE_CFG_RESET_MASK
DECL|MAX30101_MODE_CFG_SHDN_MASK|macro|MAX30101_MODE_CFG_SHDN_MASK
DECL|MAX30101_MODE_HEART_RATE|enumerator|MAX30101_MODE_HEART_RATE = 2,
DECL|MAX30101_MODE_MULTI_LED|enumerator|MAX30101_MODE_MULTI_LED = 7,
DECL|MAX30101_MODE_SPO2|enumerator|MAX30101_MODE_SPO2 = 3,
DECL|MAX30101_PART_ID|macro|MAX30101_PART_ID
DECL|MAX30101_PW_15BITS|enumerator|MAX30101_PW_15BITS = 0,
DECL|MAX30101_PW_16BITS|enumerator|MAX30101_PW_16BITS,
DECL|MAX30101_PW_17BITS|enumerator|MAX30101_PW_17BITS,
DECL|MAX30101_PW_18BITS|enumerator|MAX30101_PW_18BITS,
DECL|MAX30101_REG_FIFO_CFG|macro|MAX30101_REG_FIFO_CFG
DECL|MAX30101_REG_FIFO_DATA|macro|MAX30101_REG_FIFO_DATA
DECL|MAX30101_REG_FIFO_OVF|macro|MAX30101_REG_FIFO_OVF
DECL|MAX30101_REG_FIFO_RD|macro|MAX30101_REG_FIFO_RD
DECL|MAX30101_REG_FIFO_WR|macro|MAX30101_REG_FIFO_WR
DECL|MAX30101_REG_INT_EN1|macro|MAX30101_REG_INT_EN1
DECL|MAX30101_REG_INT_EN2|macro|MAX30101_REG_INT_EN2
DECL|MAX30101_REG_INT_STS1|macro|MAX30101_REG_INT_STS1
DECL|MAX30101_REG_INT_STS2|macro|MAX30101_REG_INT_STS2
DECL|MAX30101_REG_LED1_PA|macro|MAX30101_REG_LED1_PA
DECL|MAX30101_REG_LED2_PA|macro|MAX30101_REG_LED2_PA
DECL|MAX30101_REG_LED3_PA|macro|MAX30101_REG_LED3_PA
DECL|MAX30101_REG_MODE_CFG|macro|MAX30101_REG_MODE_CFG
DECL|MAX30101_REG_MULTI_LED|macro|MAX30101_REG_MULTI_LED
DECL|MAX30101_REG_PART_ID|macro|MAX30101_REG_PART_ID
DECL|MAX30101_REG_PILOT_PA|macro|MAX30101_REG_PILOT_PA
DECL|MAX30101_REG_PROX_INT|macro|MAX30101_REG_PROX_INT
DECL|MAX30101_REG_REV_ID|macro|MAX30101_REG_REV_ID
DECL|MAX30101_REG_SPO2_CFG|macro|MAX30101_REG_SPO2_CFG
DECL|MAX30101_REG_TEMP_CFG|macro|MAX30101_REG_TEMP_CFG
DECL|MAX30101_REG_TFRAC|macro|MAX30101_REG_TFRAC
DECL|MAX30101_REG_TINT|macro|MAX30101_REG_TINT
DECL|MAX30101_SLOT_DISABLED|enumerator|MAX30101_SLOT_DISABLED = 0,
DECL|MAX30101_SLOT_GREEN_LED3_PA|enumerator|MAX30101_SLOT_GREEN_LED3_PA,
DECL|MAX30101_SLOT_GREEN_PILOT_PA|enumerator|MAX30101_SLOT_GREEN_PILOT_PA,
DECL|MAX30101_SLOT_IR_LED2_PA|enumerator|MAX30101_SLOT_IR_LED2_PA,
DECL|MAX30101_SLOT_IR_PILOT_PA|enumerator|MAX30101_SLOT_IR_PILOT_PA,
DECL|MAX30101_SLOT_LED_MASK|macro|MAX30101_SLOT_LED_MASK
DECL|MAX30101_SLOT_RED_LED1_PA|enumerator|MAX30101_SLOT_RED_LED1_PA,
DECL|MAX30101_SLOT_RED_PILOT_PA|enumerator|MAX30101_SLOT_RED_PILOT_PA,
DECL|MAX30101_SPO2_ADC_RGE_SHIFT|macro|MAX30101_SPO2_ADC_RGE_SHIFT
DECL|MAX30101_SPO2_PW_SHIFT|macro|MAX30101_SPO2_PW_SHIFT
DECL|MAX30101_SPO2_SR_SHIFT|macro|MAX30101_SPO2_SR_SHIFT
DECL|SYS_LOG_DOMAIN|macro|SYS_LOG_DOMAIN
DECL|SYS_LOG_LEVEL|macro|SYS_LOG_LEVEL
DECL|fifo|member|u8_t fifo;
DECL|i2c|member|struct device *i2c;
DECL|led_pa|member|u8_t led_pa[MAX30101_MAX_NUM_CHANNELS];
DECL|map|member|u8_t map[MAX30101_MAX_NUM_CHANNELS];
DECL|max30101_config|struct|struct max30101_config {
DECL|max30101_data|struct|struct max30101_data {
DECL|max30101_led_channel|enum|enum max30101_led_channel {
DECL|max30101_mode|enum|enum max30101_mode {
DECL|max30101_pw|enum|enum max30101_pw {
DECL|max30101_slot|enum|enum max30101_slot {
DECL|mode|member|enum max30101_mode mode;
DECL|num_channels|member|u8_t num_channels;
DECL|raw|member|u32_t raw[MAX30101_MAX_NUM_CHANNELS];
DECL|slot|member|enum max30101_slot slot[4];
DECL|spo2|member|u8_t spo2;
