Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jul  6 13:32:06 2025
| Host         : DESKTOP-VR7V5RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_TOP_timing_summary_routed.rpt -pb AES_TOP_timing_summary_routed.pb -rpx AES_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.090  -159030.172                   8181                13983        0.030        0.000                      0                13983        4.500        0.000                       0                 10772  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -44.090  -159030.172                   8181                13983        0.030        0.000                      0                13983        4.500        0.000                       0                 10772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         8181  Failing Endpoints,  Worst Slack      -44.090ns,  Total Violation  -159030.169ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.090ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invaddroundkey_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        54.163ns  (logic 11.132ns (20.553%)  route 43.031ns (79.447%))
  Logic Levels:           59  (LUT2=12 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.823    42.121    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X52Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.245 r  key_expansion_unit/g0_b2__66__1/O
                         net (fo=1, routed)           0.000    42.245    r7_invsubbytes/r7_invsubbytes_reg_reg[26]
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    42.486 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    42.486    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    42.584 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.423    43.007    key_expansion_unit/r7_invsubbytes_out[26]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.319    43.326 r  key_expansion_unit/r7_invaddroundkey_reg[26]_i_1/O
                         net (fo=8, routed)           1.831    45.158    key_expansion_unit/r7_invaddroundkey_out[26]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    45.282 r  key_expansion_unit/r7_invmixcolumns_reg[29]_i_4/O
                         net (fo=2, routed)           0.571    45.852    key_expansion_unit/r7_invmixcolumns_reg[29]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124    45.976 r  key_expansion_unit/r7_invmixcolumns_reg[13]_i_1/O
                         net (fo=33, routed)          1.370    47.346    key_expansion_unit/r7_invmixcolumns_out[13]
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    47.470 r  key_expansion_unit/g1_b7__136/O
                         net (fo=1, routed)           0.000    47.470    r8_invsubbytes/r8_invsubbytes_reg_reg[79]_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    47.715 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2/O
                         net (fo=1, routed)           0.000    47.715    r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2_n_0
    SLICE_X33Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    47.819 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_1/O
                         net (fo=2, routed)           0.423    48.242    key_expansion_unit/r8_invsubbytes_out[79]
    SLICE_X33Y119        LUT2 (Prop_lut2_I1_O)        0.316    48.558 r  key_expansion_unit/r8_invaddroundkey_reg[79]_i_1/O
                         net (fo=11, routed)          1.258    49.817    key_expansion_unit/r8_invaddroundkey_out[79]
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.124    49.941 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_2/O
                         net (fo=1, routed)           0.943    50.884    key_expansion_unit/r8_invmixcolumns_reg[89]_i_2_n_0
    SLICE_X21Y110        LUT5 (Prop_lut5_I4_O)        0.124    51.008 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_1/O
                         net (fo=33, routed)          2.133    53.140    key_expansion_unit/r8_invmixcolumns_out[89]
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.124    53.264 r  key_expansion_unit/g1_b6__122/O
                         net (fo=1, routed)           0.000    53.264    r9_invsubbytes/r9_invsubbytes_reg_reg[94]_0
    SLICE_X11Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    53.509 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2/O
                         net (fo=1, routed)           0.000    53.509    r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2_n_0
    SLICE_X11Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    53.613 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_1/O
                         net (fo=2, routed)           0.445    54.058    key_expansion_unit/r9_invsubbytes_out[94]
    SLICE_X9Y133         LUT2 (Prop_lut2_I1_O)        0.316    54.374 r  key_expansion_unit/r9_invaddroundkey_reg[94]_i_1/O
                         net (fo=11, routed)          1.144    55.519    key_expansion_unit/r9_invaddroundkey_out[94]
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    55.643 r  key_expansion_unit/r9_invmixcolumns_reg[93]_i_2/O
                         net (fo=4, routed)           1.119    56.762    key_expansion_unit/r9_invmixcolumns_reg[93]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    56.886 r  key_expansion_unit/r9_invmixcolumns_reg[74]_i_1/O
                         net (fo=33, routed)          1.245    58.130    key_expansion_unit/r9_invmixcolumns_out[74]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.124    58.254 r  key_expansion_unit/g0_b1__96/O
                         net (fo=1, routed)           0.000    58.254    r10_invsubbytes/r10_invsubbytes_reg_reg[9]
    SLICE_X8Y132         MUXF7 (Prop_muxf7_I0_O)      0.241    58.495 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    58.495    r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_2_n_0
    SLICE_X8Y132         MUXF8 (Prop_muxf8_I0_O)      0.098    58.593 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_1/O
                         net (fo=2, routed)           0.311    58.905    key_expansion_unit/r10_invaddroundkey_reg_reg[127][9]
    SLICE_X9Y132         LUT2 (Prop_lut2_I1_O)        0.319    59.224 r  key_expansion_unit/r10_invaddroundkey_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    59.224    r10_invaddroundkey_out__0[9]
    SLICE_X9Y132         FDCE                                         r  r10_invaddroundkey_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.604    14.951    clk_IBUF_BUFG
    SLICE_X9Y132         FDCE                                         r  r10_invaddroundkey_reg_reg[9]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X9Y132         FDCE (Setup_fdce_C_D)        0.031    15.134    r10_invaddroundkey_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -59.224    
  -------------------------------------------------------------------
                         slack                                -44.090    

Slack (VIOLATED) :        -44.084ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invaddroundkey_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        54.218ns  (logic 11.139ns (20.545%)  route 43.079ns (79.455%))
  Logic Levels:           59  (LUT2=12 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.823    42.121    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X52Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.245 r  key_expansion_unit/g0_b2__66__1/O
                         net (fo=1, routed)           0.000    42.245    r7_invsubbytes/r7_invsubbytes_reg_reg[26]
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    42.486 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    42.486    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    42.584 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.423    43.007    key_expansion_unit/r7_invsubbytes_out[26]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.319    43.326 r  key_expansion_unit/r7_invaddroundkey_reg[26]_i_1/O
                         net (fo=8, routed)           1.831    45.158    key_expansion_unit/r7_invaddroundkey_out[26]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    45.282 r  key_expansion_unit/r7_invmixcolumns_reg[29]_i_4/O
                         net (fo=2, routed)           0.571    45.852    key_expansion_unit/r7_invmixcolumns_reg[29]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124    45.976 r  key_expansion_unit/r7_invmixcolumns_reg[13]_i_1/O
                         net (fo=33, routed)          1.370    47.346    key_expansion_unit/r7_invmixcolumns_out[13]
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    47.470 r  key_expansion_unit/g1_b7__136/O
                         net (fo=1, routed)           0.000    47.470    r8_invsubbytes/r8_invsubbytes_reg_reg[79]_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    47.715 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2/O
                         net (fo=1, routed)           0.000    47.715    r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2_n_0
    SLICE_X33Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    47.819 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_1/O
                         net (fo=2, routed)           0.423    48.242    key_expansion_unit/r8_invsubbytes_out[79]
    SLICE_X33Y119        LUT2 (Prop_lut2_I1_O)        0.316    48.558 r  key_expansion_unit/r8_invaddroundkey_reg[79]_i_1/O
                         net (fo=11, routed)          1.258    49.817    key_expansion_unit/r8_invaddroundkey_out[79]
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.124    49.941 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_2/O
                         net (fo=1, routed)           0.943    50.884    key_expansion_unit/r8_invmixcolumns_reg[89]_i_2_n_0
    SLICE_X21Y110        LUT5 (Prop_lut5_I4_O)        0.124    51.008 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_1/O
                         net (fo=33, routed)          2.133    53.140    key_expansion_unit/r8_invmixcolumns_out[89]
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.124    53.264 r  key_expansion_unit/g1_b6__122/O
                         net (fo=1, routed)           0.000    53.264    r9_invsubbytes/r9_invsubbytes_reg_reg[94]_0
    SLICE_X11Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    53.509 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2/O
                         net (fo=1, routed)           0.000    53.509    r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2_n_0
    SLICE_X11Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    53.613 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_1/O
                         net (fo=2, routed)           0.445    54.058    key_expansion_unit/r9_invsubbytes_out[94]
    SLICE_X9Y133         LUT2 (Prop_lut2_I1_O)        0.316    54.374 r  key_expansion_unit/r9_invaddroundkey_reg[94]_i_1/O
                         net (fo=11, routed)          1.144    55.519    key_expansion_unit/r9_invaddroundkey_out[94]
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    55.643 r  key_expansion_unit/r9_invmixcolumns_reg[93]_i_2/O
                         net (fo=4, routed)           1.119    56.762    key_expansion_unit/r9_invmixcolumns_reg[93]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    56.886 r  key_expansion_unit/r9_invmixcolumns_reg[74]_i_1/O
                         net (fo=33, routed)          1.070    57.956    key_expansion_unit/r9_invmixcolumns_out[74]
    SLICE_X9Y127         LUT6 (Prop_lut6_I2_O)        0.124    58.080 r  key_expansion_unit/g1_b6__96/O
                         net (fo=1, routed)           0.000    58.080    r10_invsubbytes/r10_invsubbytes_reg_reg[14]_0
    SLICE_X9Y127         MUXF7 (Prop_muxf7_I1_O)      0.245    58.325 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[14]_i_2/O
                         net (fo=1, routed)           0.000    58.325    r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[14]_i_2_n_0
    SLICE_X9Y127         MUXF8 (Prop_muxf8_I0_O)      0.104    58.429 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[14]_i_1/O
                         net (fo=2, routed)           0.534    58.963    key_expansion_unit/r10_invaddroundkey_reg_reg[127][14]
    SLICE_X7Y127         LUT2 (Prop_lut2_I1_O)        0.316    59.279 r  key_expansion_unit/r10_invaddroundkey_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    59.279    r10_invaddroundkey_out__0[14]
    SLICE_X7Y127         FDCE                                         r  r10_invaddroundkey_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.665    15.012    clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  r10_invaddroundkey_reg_reg[14]/C
                         clock pessimism              0.187    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X7Y127         FDCE (Setup_fdce_C_D)        0.031    15.195    r10_invaddroundkey_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -59.279    
  -------------------------------------------------------------------
                         slack                                -44.084    

Slack (VIOLATED) :        -44.072ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invaddroundkey_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        54.134ns  (logic 11.375ns (21.013%)  route 42.759ns (78.987%))
  Logic Levels:           59  (LUT2=12 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.639    41.937    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.061 r  key_expansion_unit/g1_b7__66__1/O
                         net (fo=1, routed)           0.000    42.061    r7_invsubbytes/r7_invsubbytes_reg_reg[31]_0
    SLICE_X51Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    42.306 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    42.306    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_2_n_0
    SLICE_X51Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    42.410 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_1/O
                         net (fo=2, routed)           0.740    43.150    key_expansion_unit/r7_invsubbytes_out[31]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.316    43.466 r  key_expansion_unit/r7_invaddroundkey_reg[31]_i_1/O
                         net (fo=9, routed)           1.354    44.820    key_expansion_unit/r7_invaddroundkey_out[31]
    SLICE_X33Y107        LUT6 (Prop_lut6_I1_O)        0.124    44.944 r  key_expansion_unit/r7_invmixcolumns_reg[5]_i_2/O
                         net (fo=4, routed)           0.820    45.764    key_expansion_unit/r7_invmixcolumns_reg[5]_i_2_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    45.888 r  key_expansion_unit/r7_invmixcolumns_reg[18]_i_1/O
                         net (fo=33, routed)          1.377    47.265    key_expansion_unit/r7_invmixcolumns_out[18]
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.124    47.389 r  key_expansion_unit/g0_b6__141/O
                         net (fo=1, routed)           0.000    47.389    r8_invsubbytes/r8_invsubbytes_reg_reg[118]
    SLICE_X35Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    47.627 r  r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_2/O
                         net (fo=1, routed)           0.000    47.627    r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_2_n_0
    SLICE_X35Y119        MUXF8 (Prop_muxf8_I0_O)      0.104    47.731 r  r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_1/O
                         net (fo=2, routed)           0.681    48.412    key_expansion_unit/r8_invsubbytes_out[118]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.342    48.754 r  key_expansion_unit/r8_invaddroundkey_reg[118]_i_1/O
                         net (fo=14, routed)          1.112    49.867    key_expansion_unit/r8_invaddroundkey_out[118]
    SLICE_X32Y119        LUT6 (Prop_lut6_I4_O)        0.348    50.215 r  key_expansion_unit/r8_invmixcolumns_reg[112]_i_2/O
                         net (fo=4, routed)           1.035    51.250    key_expansion_unit/r8_invmixcolumns_reg[112]_i_2_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.124    51.374 r  key_expansion_unit/r8_invmixcolumns_reg[99]_i_1/O
                         net (fo=33, routed)          1.285    52.659    key_expansion_unit/r8_invmixcolumns_out[99]
    SLICE_X25Y127        LUT6 (Prop_lut6_I3_O)        0.124    52.783 r  key_expansion_unit/g0_b7__111/O
                         net (fo=1, routed)           0.000    52.783    r9_invsubbytes/r9_invsubbytes_reg_reg[7]
    SLICE_X25Y127        MUXF7 (Prop_muxf7_I0_O)      0.238    53.021 r  r9_invsubbytes/r9_invsubbytes_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    53.021    r9_invsubbytes/r9_invsubbytes_reg_reg[7]_i_2_n_0
    SLICE_X25Y127        MUXF8 (Prop_muxf8_I0_O)      0.104    53.125 r  r9_invsubbytes/r9_invsubbytes_reg_reg[7]_i_1/O
                         net (fo=2, routed)           0.608    53.733    key_expansion_unit/r9_invsubbytes_out[7]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.316    54.049 r  key_expansion_unit/r9_invaddroundkey_reg[7]_i_1/O
                         net (fo=9, routed)           1.372    55.421    key_expansion_unit/r9_invaddroundkey_out[7]
    SLICE_X17Y121        LUT6 (Prop_lut6_I0_O)        0.124    55.545 r  key_expansion_unit/r9_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           0.598    56.143    key_expansion_unit/r9_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I2_O)        0.124    56.267 r  key_expansion_unit/r9_invmixcolumns_reg[26]_i_1/O
                         net (fo=33, routed)          1.365    57.632    key_expansion_unit/r9_invmixcolumns_out[26]
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    57.756 r  key_expansion_unit/g0_b3__98/O
                         net (fo=1, routed)           0.000    57.756    r10_invsubbytes/r10_invsubbytes_reg_reg[27]
    SLICE_X10Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    57.997 r  r10_invsubbytes/p_0_out_inferred__2/r10_invsubbytes_reg_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    57.997    r10_invsubbytes/p_0_out_inferred__2/r10_invsubbytes_reg_reg[27]_i_2_n_0
    SLICE_X10Y122        MUXF8 (Prop_muxf8_I0_O)      0.098    58.095 r  r10_invsubbytes/p_0_out_inferred__2/r10_invsubbytes_reg_reg[27]_i_1/O
                         net (fo=2, routed)           0.780    58.876    key_expansion_unit/r10_invaddroundkey_reg_reg[127][27]
    SLICE_X11Y125        LUT2 (Prop_lut2_I1_O)        0.319    59.195 r  key_expansion_unit/r10_invaddroundkey_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    59.195    r10_invaddroundkey_out__0[27]
    SLICE_X11Y125        FDCE                                         r  r10_invaddroundkey_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.595    14.942    clk_IBUF_BUFG
    SLICE_X11Y125        FDCE                                         r  r10_invaddroundkey_reg_reg[27]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X11Y125        FDCE (Setup_fdce_C_D)        0.029    15.123    r10_invaddroundkey_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -59.195    
  -------------------------------------------------------------------
                         slack                                -44.072    

Slack (VIOLATED) :        -44.070ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invsubbytes_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        53.962ns  (logic 11.253ns (20.854%)  route 42.709ns (79.146%))
  Logic Levels:           58  (LUT2=12 LUT4=1 LUT5=3 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.639    41.937    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.061 r  key_expansion_unit/g1_b7__66__1/O
                         net (fo=1, routed)           0.000    42.061    r7_invsubbytes/r7_invsubbytes_reg_reg[31]_0
    SLICE_X51Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    42.306 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    42.306    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_2_n_0
    SLICE_X51Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    42.410 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[31]_i_1/O
                         net (fo=2, routed)           0.740    43.150    key_expansion_unit/r7_invsubbytes_out[31]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.316    43.466 r  key_expansion_unit/r7_invaddroundkey_reg[31]_i_1/O
                         net (fo=9, routed)           1.354    44.820    key_expansion_unit/r7_invaddroundkey_out[31]
    SLICE_X33Y107        LUT6 (Prop_lut6_I1_O)        0.124    44.944 r  key_expansion_unit/r7_invmixcolumns_reg[5]_i_2/O
                         net (fo=4, routed)           0.820    45.764    key_expansion_unit/r7_invmixcolumns_reg[5]_i_2_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    45.888 r  key_expansion_unit/r7_invmixcolumns_reg[18]_i_1/O
                         net (fo=33, routed)          1.377    47.265    key_expansion_unit/r7_invmixcolumns_out[18]
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.124    47.389 r  key_expansion_unit/g0_b6__141/O
                         net (fo=1, routed)           0.000    47.389    r8_invsubbytes/r8_invsubbytes_reg_reg[118]
    SLICE_X35Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    47.627 r  r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_2/O
                         net (fo=1, routed)           0.000    47.627    r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_2_n_0
    SLICE_X35Y119        MUXF8 (Prop_muxf8_I0_O)      0.104    47.731 r  r8_invsubbytes/p_0_out_inferred__13/r8_invsubbytes_reg_reg[118]_i_1/O
                         net (fo=2, routed)           0.681    48.412    key_expansion_unit/r8_invsubbytes_out[118]
    SLICE_X34Y119        LUT2 (Prop_lut2_I1_O)        0.342    48.754 r  key_expansion_unit/r8_invaddroundkey_reg[118]_i_1/O
                         net (fo=14, routed)          1.112    49.867    key_expansion_unit/r8_invaddroundkey_out[118]
    SLICE_X32Y119        LUT6 (Prop_lut6_I4_O)        0.348    50.215 r  key_expansion_unit/r8_invmixcolumns_reg[112]_i_2/O
                         net (fo=4, routed)           0.749    50.964    key_expansion_unit/r8_invmixcolumns_reg[112]_i_2_n_0
    SLICE_X31Y117        LUT6 (Prop_lut6_I1_O)        0.124    51.088 r  key_expansion_unit/r8_invmixcolumns_reg[105]_i_1/O
                         net (fo=33, routed)          1.491    52.579    key_expansion_unit/r8_invmixcolumns_out[105]
    SLICE_X13Y112        LUT6 (Prop_lut6_I1_O)        0.124    52.703 r  key_expansion_unit/g2_b4__116/O
                         net (fo=1, routed)           0.000    52.703    r9_invsubbytes/r9_invsubbytes_reg_reg[44]_1
    SLICE_X13Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    52.915 r  r9_invsubbytes/p_0_out_inferred__4/r9_invsubbytes_reg_reg[44]_i_3/O
                         net (fo=1, routed)           0.000    52.915    r9_invsubbytes/p_0_out_inferred__4/r9_invsubbytes_reg_reg[44]_i_3_n_0
    SLICE_X13Y112        MUXF8 (Prop_muxf8_I1_O)      0.094    53.009 r  r9_invsubbytes/p_0_out_inferred__4/r9_invsubbytes_reg_reg[44]_i_1/O
                         net (fo=2, routed)           0.984    53.993    key_expansion_unit/r9_invsubbytes_out[44]
    SLICE_X9Y110         LUT2 (Prop_lut2_I1_O)        0.341    54.334 r  key_expansion_unit/r9_invaddroundkey_reg[44]_i_1/O
                         net (fo=8, routed)           0.942    55.276    key_expansion_unit/r9_invaddroundkey_out[44]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.332    55.608 r  key_expansion_unit/r9_invmixcolumns_reg[46]_i_2/O
                         net (fo=3, routed)           1.112    56.720    key_expansion_unit/r9_invmixcolumns_reg[46]_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.124    56.844 r  key_expansion_unit/r9_invmixcolumns_reg[52]_i_1/O
                         net (fo=33, routed)          0.740    57.584    key_expansion_unit/r9_invmixcolumns_out[52]
    SLICE_X6Y110         LUT6 (Prop_lut6_I4_O)        0.124    57.708 r  key_expansion_unit/g0_b4__97/O
                         net (fo=1, routed)           0.000    57.708    r10_invsubbytes/r10_invsubbytes_reg_reg[20]
    SLICE_X6Y110         MUXF7 (Prop_muxf7_I0_O)      0.241    57.949 r  r10_invsubbytes/p_0_out_inferred__1/r10_invsubbytes_reg_reg[20]_i_2/O
                         net (fo=1, routed)           0.000    57.949    r10_invsubbytes/p_0_out_inferred__1/r10_invsubbytes_reg_reg[20]_i_2_n_0
    SLICE_X6Y110         MUXF8 (Prop_muxf8_I0_O)      0.098    58.047 r  r10_invsubbytes/p_0_out_inferred__1/r10_invsubbytes_reg_reg[20]_i_1/O
                         net (fo=2, routed)           0.976    59.023    r10_invsubbytes_out[20]
    SLICE_X6Y110         FDCE                                         r  r10_invsubbytes_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.677    15.024    clk_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  r10_invsubbytes_reg_reg[20]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X6Y110         FDCE (Setup_fdce_C_D)       -0.223    14.953    r10_invsubbytes_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -59.023    
  -------------------------------------------------------------------
                         slack                                -44.070    

Slack (VIOLATED) :        -44.066ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invsubbytes_reg_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        53.943ns  (logic 10.954ns (20.307%)  route 42.989ns (79.693%))
  Logic Levels:           58  (LUT2=11 LUT4=2 LUT5=4 LUT6=21 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.380    39.267    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X33Y98         LUT5 (Prop_lut5_I1_O)        0.332    39.599 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_4/O
                         net (fo=1, routed)           0.665    40.264    key_expansion_unit/r6_invmixcolumns_reg[20]_i_4_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    40.388 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_1/O
                         net (fo=33, routed)          1.570    41.957    key_expansion_unit/r6_invmixcolumns_out[20]
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.124    42.081 r  key_expansion_unit/g0_b6__77__1/O
                         net (fo=1, routed)           0.000    42.081    r7_invsubbytes/r7_invsubbytes_reg_reg[118]
    SLICE_X39Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    42.319 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2/O
                         net (fo=1, routed)           0.000    42.319    r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2_n_0
    SLICE_X39Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    42.423 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_1/O
                         net (fo=2, routed)           0.513    42.937    key_expansion_unit/r7_invsubbytes_out[118]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.316    43.253 r  key_expansion_unit/r7_invaddroundkey_reg[118]_i_1/O
                         net (fo=14, routed)          1.148    44.400    key_expansion_unit/r7_invaddroundkey_out[118]
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.124    44.524 r  key_expansion_unit/r8_invshiftrows_reg[0]_i_2/O
                         net (fo=4, routed)           0.879    45.403    key_expansion_unit/r8_invshiftrows_reg[0]_i_2_n_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I0_O)        0.124    45.527 r  key_expansion_unit/r7_invmixcolumns_reg[99]_i_1/O
                         net (fo=33, routed)          1.450    46.977    key_expansion_unit/r7_invmixcolumns_out[99]
    SLICE_X23Y106        LUT6 (Prop_lut6_I3_O)        0.124    47.101 r  key_expansion_unit/g0_b4__127/O
                         net (fo=1, routed)           0.000    47.101    r8_invsubbytes/r8_invsubbytes_reg_reg[4]
    SLICE_X23Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    47.339 r  r8_invsubbytes/r8_invsubbytes_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    47.339    r8_invsubbytes/r8_invsubbytes_reg_reg[4]_i_2_n_0
    SLICE_X23Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    47.443 r  r8_invsubbytes/r8_invsubbytes_reg_reg[4]_i_1/O
                         net (fo=2, routed)           0.794    48.237    key_expansion_unit/r8_invsubbytes_out[4]
    SLICE_X21Y105        LUT2 (Prop_lut2_I1_O)        0.342    48.579 r  key_expansion_unit/r8_invaddroundkey_reg[4]_i_1/O
                         net (fo=6, routed)           1.014    49.594    key_expansion_unit/r8_invaddroundkey_out[4]
    SLICE_X18Y103        LUT4 (Prop_lut4_I1_O)        0.326    49.920 r  key_expansion_unit/r8_invmixcolumns_reg[23]_i_3/O
                         net (fo=5, routed)           0.831    50.750    key_expansion_unit/r8_invmixcolumns_reg[23]_i_3_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I0_O)        0.124    50.874 r  key_expansion_unit/r8_invmixcolumns_reg[12]_i_1/O
                         net (fo=33, routed)          1.631    52.506    key_expansion_unit/r8_invmixcolumns_out[12]
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124    52.630 r  key_expansion_unit/g3_b5__120/O
                         net (fo=1, routed)           0.000    52.630    r9_invsubbytes/r9_invsubbytes_reg_reg[77]_2
    SLICE_X9Y115         MUXF7 (Prop_muxf7_I1_O)      0.217    52.847 r  r9_invsubbytes/p_0_out_inferred__8/r9_invsubbytes_reg_reg[77]_i_3/O
                         net (fo=1, routed)           0.000    52.847    r9_invsubbytes/p_0_out_inferred__8/r9_invsubbytes_reg_reg[77]_i_3_n_0
    SLICE_X9Y115         MUXF8 (Prop_muxf8_I1_O)      0.094    52.941 r  r9_invsubbytes/p_0_out_inferred__8/r9_invsubbytes_reg_reg[77]_i_1/O
                         net (fo=2, routed)           0.701    53.641    key_expansion_unit/r9_invsubbytes_out[77]
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.316    53.957 r  key_expansion_unit/r9_invaddroundkey_reg[77]_i_1/O
                         net (fo=10, routed)          1.342    55.299    key_expansion_unit/r9_invaddroundkey_out[77]
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.124    55.423 r  key_expansion_unit/r9_invmixcolumns_reg[68]_i_3/O
                         net (fo=8, routed)           0.824    56.247    key_expansion_unit/r9_invmixcolumns_reg[68]_i_3_n_0
    SLICE_X4Y122         LUT5 (Prop_lut5_I4_O)        0.124    56.371 r  key_expansion_unit/r9_invmixcolumns_reg[65]_i_1/O
                         net (fo=33, routed)          1.329    57.700    key_expansion_unit/r9_invmixcolumns_out[65]
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    57.824 r  key_expansion_unit/g2_b2__107/O
                         net (fo=1, routed)           0.000    57.824    r10_invsubbytes/r10_invsubbytes_reg_reg[98]_1
    SLICE_X2Y124         MUXF7 (Prop_muxf7_I0_O)      0.209    58.033 r  r10_invsubbytes/p_0_out_inferred__11/r10_invsubbytes_reg_reg[98]_i_3/O
                         net (fo=1, routed)           0.000    58.033    r10_invsubbytes/p_0_out_inferred__11/r10_invsubbytes_reg_reg[98]_i_3_n_0
    SLICE_X2Y124         MUXF8 (Prop_muxf8_I1_O)      0.088    58.121 r  r10_invsubbytes/p_0_out_inferred__11/r10_invsubbytes_reg_reg[98]_i_1/O
                         net (fo=2, routed)           0.884    59.004    r10_invsubbytes_out[98]
    SLICE_X2Y124         FDCE                                         r  r10_invsubbytes_reg_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.663    15.010    clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  r10_invsubbytes_reg_reg[98]/C
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.223    14.939    r10_invsubbytes_reg_reg[98]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -59.004    
  -------------------------------------------------------------------
                         slack                                -44.066    

Slack (VIOLATED) :        -44.065ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invsubbytes_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        53.886ns  (logic 10.813ns (20.067%)  route 43.073ns (79.933%))
  Logic Levels:           58  (LUT2=11 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.823    42.121    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X52Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.245 r  key_expansion_unit/g0_b2__66__1/O
                         net (fo=1, routed)           0.000    42.245    r7_invsubbytes/r7_invsubbytes_reg_reg[26]
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    42.486 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    42.486    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    42.584 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.423    43.007    key_expansion_unit/r7_invsubbytes_out[26]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.319    43.326 r  key_expansion_unit/r7_invaddroundkey_reg[26]_i_1/O
                         net (fo=8, routed)           1.831    45.158    key_expansion_unit/r7_invaddroundkey_out[26]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    45.282 r  key_expansion_unit/r7_invmixcolumns_reg[29]_i_4/O
                         net (fo=2, routed)           0.571    45.852    key_expansion_unit/r7_invmixcolumns_reg[29]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124    45.976 r  key_expansion_unit/r7_invmixcolumns_reg[13]_i_1/O
                         net (fo=33, routed)          1.370    47.346    key_expansion_unit/r7_invmixcolumns_out[13]
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    47.470 r  key_expansion_unit/g1_b7__136/O
                         net (fo=1, routed)           0.000    47.470    r8_invsubbytes/r8_invsubbytes_reg_reg[79]_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    47.715 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2/O
                         net (fo=1, routed)           0.000    47.715    r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2_n_0
    SLICE_X33Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    47.819 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_1/O
                         net (fo=2, routed)           0.423    48.242    key_expansion_unit/r8_invsubbytes_out[79]
    SLICE_X33Y119        LUT2 (Prop_lut2_I1_O)        0.316    48.558 r  key_expansion_unit/r8_invaddroundkey_reg[79]_i_1/O
                         net (fo=11, routed)          1.258    49.817    key_expansion_unit/r8_invaddroundkey_out[79]
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.124    49.941 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_2/O
                         net (fo=1, routed)           0.943    50.884    key_expansion_unit/r8_invmixcolumns_reg[89]_i_2_n_0
    SLICE_X21Y110        LUT5 (Prop_lut5_I4_O)        0.124    51.008 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_1/O
                         net (fo=33, routed)          2.133    53.140    key_expansion_unit/r8_invmixcolumns_out[89]
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.124    53.264 r  key_expansion_unit/g1_b6__122/O
                         net (fo=1, routed)           0.000    53.264    r9_invsubbytes/r9_invsubbytes_reg_reg[94]_0
    SLICE_X11Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    53.509 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2/O
                         net (fo=1, routed)           0.000    53.509    r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2_n_0
    SLICE_X11Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    53.613 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_1/O
                         net (fo=2, routed)           0.445    54.058    key_expansion_unit/r9_invsubbytes_out[94]
    SLICE_X9Y133         LUT2 (Prop_lut2_I1_O)        0.316    54.374 r  key_expansion_unit/r9_invaddroundkey_reg[94]_i_1/O
                         net (fo=11, routed)          1.144    55.519    key_expansion_unit/r9_invaddroundkey_out[94]
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    55.643 r  key_expansion_unit/r9_invmixcolumns_reg[93]_i_2/O
                         net (fo=4, routed)           1.119    56.762    key_expansion_unit/r9_invmixcolumns_reg[93]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    56.886 r  key_expansion_unit/r9_invmixcolumns_reg[74]_i_1/O
                         net (fo=33, routed)          1.245    58.130    key_expansion_unit/r9_invmixcolumns_out[74]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.124    58.254 r  key_expansion_unit/g0_b1__96/O
                         net (fo=1, routed)           0.000    58.254    r10_invsubbytes/r10_invsubbytes_reg_reg[9]
    SLICE_X8Y132         MUXF7 (Prop_muxf7_I0_O)      0.241    58.495 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    58.495    r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_2_n_0
    SLICE_X8Y132         MUXF8 (Prop_muxf8_I0_O)      0.098    58.593 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[9]_i_1/O
                         net (fo=2, routed)           0.353    58.947    r10_invsubbytes_out[9]
    SLICE_X8Y134         FDCE                                         r  r10_invsubbytes_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.606    14.953    clk_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  r10_invsubbytes_reg_reg[9]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X8Y134         FDCE (Setup_fdce_C_D)       -0.223    14.882    r10_invsubbytes_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -58.947    
  -------------------------------------------------------------------
                         slack                                -44.065    

Slack (VIOLATED) :        -44.049ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invsubbytes_reg_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        53.840ns  (logic 10.742ns (19.952%)  route 43.098ns (80.048%))
  Logic Levels:           58  (LUT2=11 LUT4=2 LUT5=4 LUT6=21 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.380    39.267    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X33Y98         LUT5 (Prop_lut5_I1_O)        0.332    39.599 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_4/O
                         net (fo=1, routed)           0.665    40.264    key_expansion_unit/r6_invmixcolumns_reg[20]_i_4_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    40.388 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_1/O
                         net (fo=33, routed)          1.570    41.957    key_expansion_unit/r6_invmixcolumns_out[20]
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.124    42.081 r  key_expansion_unit/g0_b6__77__1/O
                         net (fo=1, routed)           0.000    42.081    r7_invsubbytes/r7_invsubbytes_reg_reg[118]
    SLICE_X39Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    42.319 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2/O
                         net (fo=1, routed)           0.000    42.319    r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2_n_0
    SLICE_X39Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    42.423 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_1/O
                         net (fo=2, routed)           0.513    42.937    key_expansion_unit/r7_invsubbytes_out[118]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.316    43.253 r  key_expansion_unit/r7_invaddroundkey_reg[118]_i_1/O
                         net (fo=14, routed)          1.148    44.400    key_expansion_unit/r7_invaddroundkey_out[118]
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.124    44.524 r  key_expansion_unit/r8_invshiftrows_reg[0]_i_2/O
                         net (fo=4, routed)           0.879    45.403    key_expansion_unit/r8_invshiftrows_reg[0]_i_2_n_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I0_O)        0.124    45.527 r  key_expansion_unit/r7_invmixcolumns_reg[99]_i_1/O
                         net (fo=33, routed)          1.457    46.985    key_expansion_unit/r7_invmixcolumns_out[99]
    SLICE_X37Y122        LUT6 (Prop_lut6_I3_O)        0.124    47.109 r  key_expansion_unit/g1_b2__127/O
                         net (fo=1, routed)           0.000    47.109    r8_invsubbytes/r8_invsubbytes_reg_reg[2]_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    47.354 r  r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    47.354    r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    47.458 r  r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.515    47.972    key_expansion_unit/r8_invsubbytes_out[2]
    SLICE_X36Y122        LUT2 (Prop_lut2_I1_O)        0.316    48.288 r  key_expansion_unit/r8_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.657    49.945    key_expansion_unit/r8_invaddroundkey_out[2]
    SLICE_X23Y105        LUT5 (Prop_lut5_I0_O)        0.124    50.069 r  key_expansion_unit/r8_invmixcolumns_reg[20]_i_4/O
                         net (fo=1, routed)           0.901    50.971    key_expansion_unit/r8_invmixcolumns_reg[20]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I4_O)        0.124    51.095 r  key_expansion_unit/r8_invmixcolumns_reg[20]_i_1/O
                         net (fo=33, routed)          1.184    52.279    key_expansion_unit/r8_invmixcolumns_out[20]
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.124    52.403 r  key_expansion_unit/g2_b0__125/O
                         net (fo=1, routed)           0.000    52.403    r9_invsubbytes/r9_invsubbytes_reg_reg[112]_1
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    52.615 r  r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[112]_i_3/O
                         net (fo=1, routed)           0.000    52.615    r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[112]_i_3_n_0
    SLICE_X18Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    52.709 r  r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[112]_i_1/O
                         net (fo=2, routed)           1.215    53.923    key_expansion_unit/r9_invsubbytes_out[112]
    SLICE_X19Y127        LUT2 (Prop_lut2_I1_O)        0.316    54.239 r  key_expansion_unit/r9_invaddroundkey_reg[112]_i_1/O
                         net (fo=7, routed)           1.073    55.312    key_expansion_unit/r9_invaddroundkey_out[112]
    SLICE_X24Y130        LUT4 (Prop_lut4_I2_O)        0.124    55.436 r  key_expansion_unit/r9_invmixcolumns_reg[123]_i_2/O
                         net (fo=4, routed)           0.901    56.337    key_expansion_unit/r9_invmixcolumns_reg[123]_i_2_n_0
    SLICE_X16Y130        LUT6 (Prop_lut6_I0_O)        0.124    56.461 r  key_expansion_unit/r9_invmixcolumns_reg[115]_i_1/O
                         net (fo=33, routed)          1.198    57.659    key_expansion_unit/r9_invmixcolumns_out[115]
    SLICE_X18Y132        LUT6 (Prop_lut6_I3_O)        0.124    57.783 r  key_expansion_unit/g3_b0__105/O
                         net (fo=1, routed)           0.000    57.783    r10_invsubbytes/r10_invsubbytes_reg_reg[80]_2
    SLICE_X18Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    58.000 r  r10_invsubbytes/p_0_out_inferred__9/r10_invsubbytes_reg_reg[80]_i_3/O
                         net (fo=1, routed)           0.000    58.000    r10_invsubbytes/p_0_out_inferred__9/r10_invsubbytes_reg_reg[80]_i_3_n_0
    SLICE_X18Y132        MUXF8 (Prop_muxf8_I1_O)      0.094    58.094 r  r10_invsubbytes/p_0_out_inferred__9/r10_invsubbytes_reg_reg[80]_i_1/O
                         net (fo=2, routed)           0.807    58.901    r10_invsubbytes_out[80]
    SLICE_X18Y132        FDCE                                         r  r10_invsubbytes_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.603    14.950    clk_IBUF_BUFG
    SLICE_X18Y132        FDCE                                         r  r10_invsubbytes_reg_reg[80]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X18Y132        FDCE (Setup_fdce_C_D)       -0.250    14.852    r10_invsubbytes_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -58.901    
  -------------------------------------------------------------------
                         slack                                -44.049    

Slack (VIOLATED) :        -44.043ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invsubbytes_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        53.833ns  (logic 10.778ns (20.021%)  route 43.055ns (79.979%))
  Logic Levels:           58  (LUT2=11 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.380    39.267    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X33Y98         LUT5 (Prop_lut5_I1_O)        0.332    39.599 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_4/O
                         net (fo=1, routed)           0.665    40.264    key_expansion_unit/r6_invmixcolumns_reg[20]_i_4_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    40.388 r  key_expansion_unit/r6_invmixcolumns_reg[20]_i_1/O
                         net (fo=33, routed)          1.570    41.957    key_expansion_unit/r6_invmixcolumns_out[20]
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.124    42.081 r  key_expansion_unit/g0_b6__77__1/O
                         net (fo=1, routed)           0.000    42.081    r7_invsubbytes/r7_invsubbytes_reg_reg[118]
    SLICE_X39Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    42.319 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2/O
                         net (fo=1, routed)           0.000    42.319    r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_2_n_0
    SLICE_X39Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    42.423 r  r7_invsubbytes/p_0_out_inferred__13/r7_invsubbytes_reg_reg[118]_i_1/O
                         net (fo=2, routed)           0.513    42.937    key_expansion_unit/r7_invsubbytes_out[118]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.316    43.253 r  key_expansion_unit/r7_invaddroundkey_reg[118]_i_1/O
                         net (fo=14, routed)          1.148    44.400    key_expansion_unit/r7_invaddroundkey_out[118]
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.124    44.524 r  key_expansion_unit/r8_invshiftrows_reg[0]_i_2/O
                         net (fo=4, routed)           0.879    45.403    key_expansion_unit/r8_invshiftrows_reg[0]_i_2_n_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I0_O)        0.124    45.527 r  key_expansion_unit/r7_invmixcolumns_reg[99]_i_1/O
                         net (fo=33, routed)          1.457    46.985    key_expansion_unit/r7_invmixcolumns_out[99]
    SLICE_X37Y122        LUT6 (Prop_lut6_I3_O)        0.124    47.109 r  key_expansion_unit/g1_b2__127/O
                         net (fo=1, routed)           0.000    47.109    r8_invsubbytes/r8_invsubbytes_reg_reg[2]_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    47.354 r  r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    47.354    r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X37Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    47.458 r  r8_invsubbytes/r8_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.515    47.972    key_expansion_unit/r8_invsubbytes_out[2]
    SLICE_X36Y122        LUT2 (Prop_lut2_I1_O)        0.316    48.288 r  key_expansion_unit/r8_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.657    49.945    key_expansion_unit/r8_invaddroundkey_out[2]
    SLICE_X23Y105        LUT5 (Prop_lut5_I0_O)        0.124    50.069 r  key_expansion_unit/r8_invmixcolumns_reg[20]_i_4/O
                         net (fo=1, routed)           0.901    50.971    key_expansion_unit/r8_invmixcolumns_reg[20]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I4_O)        0.124    51.095 r  key_expansion_unit/r8_invmixcolumns_reg[20]_i_1/O
                         net (fo=33, routed)          1.231    52.326    key_expansion_unit/r8_invmixcolumns_out[20]
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    52.450 r  key_expansion_unit/g0_b2__125/O
                         net (fo=1, routed)           0.000    52.450    r9_invsubbytes/r9_invsubbytes_reg_reg[114]
    SLICE_X18Y111        MUXF7 (Prop_muxf7_I0_O)      0.238    52.688 r  r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[114]_i_2/O
                         net (fo=1, routed)           0.000    52.688    r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[114]_i_2_n_0
    SLICE_X18Y111        MUXF8 (Prop_muxf8_I0_O)      0.104    52.792 r  r9_invsubbytes/p_0_out_inferred__13/r9_invsubbytes_reg_reg[114]_i_1/O
                         net (fo=2, routed)           0.574    53.366    key_expansion_unit/r9_invsubbytes_out[114]
    SLICE_X17Y114        LUT2 (Prop_lut2_I1_O)        0.316    53.682 r  key_expansion_unit/r9_invaddroundkey_reg[114]_i_1/O
                         net (fo=7, routed)           1.679    55.362    key_expansion_unit/r9_invaddroundkey_out[114]
    SLICE_X18Y131        LUT6 (Prop_lut6_I5_O)        0.124    55.486 r  key_expansion_unit/r9_invmixcolumns_reg[117]_i_2/O
                         net (fo=3, routed)           0.786    56.272    key_expansion_unit/r9_invmixcolumns_reg[117]_i_2_n_0
    SLICE_X19Y128        LUT6 (Prop_lut6_I2_O)        0.124    56.396 r  key_expansion_unit/r9_invmixcolumns_reg[100]_i_1/O
                         net (fo=33, routed)          1.082    57.478    key_expansion_unit/r9_invmixcolumns_out[100]
    SLICE_X20Y132        LUT6 (Prop_lut6_I4_O)        0.124    57.602 r  key_expansion_unit/g3_b0__95/O
                         net (fo=1, routed)           0.000    57.602    r10_invsubbytes/r10_invsubbytes_reg_reg[0]_2
    SLICE_X20Y132        MUXF7 (Prop_muxf7_I1_O)      0.217    57.819 r  r10_invsubbytes/r10_invsubbytes_reg_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    57.819    r10_invsubbytes/r10_invsubbytes_reg_reg[0]_i_3_n_0
    SLICE_X20Y132        MUXF8 (Prop_muxf8_I1_O)      0.094    57.913 r  r10_invsubbytes/r10_invsubbytes_reg_reg[0]_i_1/O
                         net (fo=2, routed)           0.981    58.894    r10_invsubbytes_out[0]
    SLICE_X20Y132        FDCE                                         r  r10_invsubbytes_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.602    14.949    clk_IBUF_BUFG
    SLICE_X20Y132        FDCE                                         r  r10_invsubbytes_reg_reg[0]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X20Y132        FDCE (Setup_fdce_C_D)       -0.250    14.851    r10_invsubbytes_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -58.894    
  -------------------------------------------------------------------
                         slack                                -44.043    

Slack (VIOLATED) :        -44.042ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invaddroundkey_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        54.117ns  (logic 11.132ns (20.570%)  route 42.985ns (79.430%))
  Logic Levels:           59  (LUT2=12 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.823    42.121    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X52Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.245 r  key_expansion_unit/g0_b2__66__1/O
                         net (fo=1, routed)           0.000    42.245    r7_invsubbytes/r7_invsubbytes_reg_reg[26]
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    42.486 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    42.486    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    42.584 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.423    43.007    key_expansion_unit/r7_invsubbytes_out[26]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.319    43.326 r  key_expansion_unit/r7_invaddroundkey_reg[26]_i_1/O
                         net (fo=8, routed)           1.831    45.158    key_expansion_unit/r7_invaddroundkey_out[26]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    45.282 r  key_expansion_unit/r7_invmixcolumns_reg[29]_i_4/O
                         net (fo=2, routed)           0.571    45.852    key_expansion_unit/r7_invmixcolumns_reg[29]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124    45.976 r  key_expansion_unit/r7_invmixcolumns_reg[13]_i_1/O
                         net (fo=33, routed)          1.370    47.346    key_expansion_unit/r7_invmixcolumns_out[13]
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    47.470 r  key_expansion_unit/g1_b7__136/O
                         net (fo=1, routed)           0.000    47.470    r8_invsubbytes/r8_invsubbytes_reg_reg[79]_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    47.715 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2/O
                         net (fo=1, routed)           0.000    47.715    r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2_n_0
    SLICE_X33Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    47.819 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_1/O
                         net (fo=2, routed)           0.423    48.242    key_expansion_unit/r8_invsubbytes_out[79]
    SLICE_X33Y119        LUT2 (Prop_lut2_I1_O)        0.316    48.558 r  key_expansion_unit/r8_invaddroundkey_reg[79]_i_1/O
                         net (fo=11, routed)          1.258    49.817    key_expansion_unit/r8_invaddroundkey_out[79]
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.124    49.941 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_2/O
                         net (fo=1, routed)           0.943    50.884    key_expansion_unit/r8_invmixcolumns_reg[89]_i_2_n_0
    SLICE_X21Y110        LUT5 (Prop_lut5_I4_O)        0.124    51.008 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_1/O
                         net (fo=33, routed)          2.133    53.140    key_expansion_unit/r8_invmixcolumns_out[89]
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.124    53.264 r  key_expansion_unit/g1_b6__122/O
                         net (fo=1, routed)           0.000    53.264    r9_invsubbytes/r9_invsubbytes_reg_reg[94]_0
    SLICE_X11Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    53.509 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2/O
                         net (fo=1, routed)           0.000    53.509    r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2_n_0
    SLICE_X11Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    53.613 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_1/O
                         net (fo=2, routed)           0.445    54.058    key_expansion_unit/r9_invsubbytes_out[94]
    SLICE_X9Y133         LUT2 (Prop_lut2_I1_O)        0.316    54.374 r  key_expansion_unit/r9_invaddroundkey_reg[94]_i_1/O
                         net (fo=11, routed)          1.144    55.519    key_expansion_unit/r9_invaddroundkey_out[94]
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    55.643 r  key_expansion_unit/r9_invmixcolumns_reg[93]_i_2/O
                         net (fo=4, routed)           1.119    56.762    key_expansion_unit/r9_invmixcolumns_reg[93]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    56.886 r  key_expansion_unit/r9_invmixcolumns_reg[74]_i_1/O
                         net (fo=33, routed)          1.210    58.096    key_expansion_unit/r9_invmixcolumns_out[74]
    SLICE_X8Y134         LUT6 (Prop_lut6_I2_O)        0.124    58.220 r  key_expansion_unit/g0_b3__96/O
                         net (fo=1, routed)           0.000    58.220    r10_invsubbytes/r10_invsubbytes_reg_reg[11]
    SLICE_X8Y134         MUXF7 (Prop_muxf7_I0_O)      0.241    58.461 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    58.461    r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[11]_i_2_n_0
    SLICE_X8Y134         MUXF8 (Prop_muxf8_I0_O)      0.098    58.559 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[11]_i_1/O
                         net (fo=2, routed)           0.300    58.859    key_expansion_unit/r10_invaddroundkey_reg_reg[127][11]
    SLICE_X9Y134         LUT2 (Prop_lut2_I1_O)        0.319    59.178 r  key_expansion_unit/r10_invaddroundkey_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    59.178    r10_invaddroundkey_out__0[11]
    SLICE_X9Y134         FDCE                                         r  r10_invaddroundkey_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.606    14.953    clk_IBUF_BUFG
    SLICE_X9Y134         FDCE                                         r  r10_invaddroundkey_reg_reg[11]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X9Y134         FDCE (Setup_fdce_C_D)        0.032    15.137    r10_invaddroundkey_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -59.178    
  -------------------------------------------------------------------
                         slack                                -44.042    

Slack (VIOLATED) :        -44.033ns  (required time - arrival time)
  Source:                 data_buf_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r10_invaddroundkey_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        54.101ns  (logic 11.101ns (20.519%)  route 43.000ns (79.481%))
  Logic Levels:           59  (LUT2=12 LUT4=1 LUT5=4 LUT6=22 MUXF7=10 MUXF8=10)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.535     5.061    clk_IBUF_BUFG
    SLICE_X8Y74          FDCE                                         r  data_buf_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  data_buf_reg[121]/Q
                         net (fo=3, routed)           0.490     6.069    key_expansion_unit/data_buf[121]
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.193 r  key_expansion_unit/r0_invaddroundkey_reg[121]_i_1/O
                         net (fo=33, routed)          1.378     7.571    key_expansion_unit/r0_invaddroundkey_out[121]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.695 r  key_expansion_unit/g0_b6__158/O
                         net (fo=1, routed)           0.000     7.695    r1_invsubbytes/r1_invsubbytes_reg_reg[126]
    SLICE_X2Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     7.936 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2/O
                         net (fo=1, routed)           0.000     7.936    r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_2_n_0
    SLICE_X2Y71          MUXF8 (Prop_muxf8_I0_O)      0.098     8.034 r  r1_invsubbytes/p_0_out_inferred__14/r1_invsubbytes_reg_reg[126]_i_1/O
                         net (fo=2, routed)           0.747     8.781    key_expansion_unit/r1_invsubbytes_out[126]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.345     9.126 r  key_expansion_unit/r1_invaddroundkey_reg[126]_i_1/O
                         net (fo=15, routed)          1.076    10.202    key_expansion_unit/r1_invaddroundkey_out[126]
    SLICE_X4Y63          LUT4 (Prop_lut4_I2_O)        0.348    10.550 r  key_expansion_unit/r1_invmixcolumns_reg[120]_i_2/O
                         net (fo=3, routed)           1.504    12.053    key_expansion_unit/r1_invmixcolumns_reg[120]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    12.177 r  key_expansion_unit/r1_invmixcolumns_reg[104]_i_1/O
                         net (fo=33, routed)          1.906    14.083    key_expansion_unit/r1_invmixcolumns_out[104]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.207 r  key_expansion_unit/g1_b6__4__1/O
                         net (fo=1, routed)           0.000    14.207    r2_invsubbytes/r2_invsubbytes_reg_reg[46]_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    14.452 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2/O
                         net (fo=1, routed)           0.000    14.452    r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_2_n_0
    SLICE_X36Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    14.556 r  r2_invsubbytes/p_0_out_inferred__4/r2_invsubbytes_reg_reg[46]_i_1/O
                         net (fo=2, routed)           0.832    15.388    key_expansion_unit/r2_invsubbytes_out[46]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.316    15.704 r  key_expansion_unit/r2_invaddroundkey_reg[46]_i_1/O
                         net (fo=11, routed)          1.020    16.725    key_expansion_unit/r2_invaddroundkey_out[46]
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.849 r  key_expansion_unit/r2_invmixcolumns_reg[45]_i_2/O
                         net (fo=4, routed)           0.999    17.847    key_expansion_unit/r2_invmixcolumns_reg[45]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    17.971 r  key_expansion_unit/r2_invmixcolumns_reg[42]_i_1/O
                         net (fo=33, routed)          1.613    19.584    key_expansion_unit/r2_invmixcolumns_out[26]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.708 r  key_expansion_unit/g3_b0__28__1/O
                         net (fo=1, routed)           0.000    19.708    r3_invsubbytes/r3_invsubbytes_reg_reg[104]_2
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    19.922 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3/O
                         net (fo=1, routed)           0.000    19.922    r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_3_n_0
    SLICE_X50Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    20.010 r  r3_invsubbytes/p_0_out_inferred__12/r3_invsubbytes_reg_reg[104]_i_1/O
                         net (fo=2, routed)           0.595    20.605    key_expansion_unit/r3_invsubbytes_out[104]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.319    20.924 r  key_expansion_unit/r3_invaddroundkey_reg[104]_i_1/O
                         net (fo=9, routed)           0.887    21.811    key_expansion_unit/r3_invaddroundkey_out[104]
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.124    21.935 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_2/O
                         net (fo=1, routed)           0.958    22.894    key_expansion_unit/r3_invmixcolumns_reg[122]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.018 r  key_expansion_unit/r3_invmixcolumns_reg[122]_i_1/O
                         net (fo=33, routed)          1.465    24.482    key_expansion_unit/r3_invmixcolumns_out[122]
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.606 r  key_expansion_unit/g2_b5__62__1/O
                         net (fo=1, routed)           0.000    24.606    r4_invsubbytes/r4_invsubbytes_reg_reg[125]_1
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    24.818 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3/O
                         net (fo=1, routed)           0.000    24.818    r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_3_n_0
    SLICE_X47Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    24.912 r  r4_invsubbytes/p_0_out_inferred__14/r4_invsubbytes_reg_reg[125]_i_1/O
                         net (fo=2, routed)           0.562    25.474    key_expansion_unit/r4_invsubbytes_out[125]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.316    25.790 r  key_expansion_unit/r4_invaddroundkey_reg[125]_i_1/O
                         net (fo=11, routed)          1.405    27.195    key_expansion_unit/r4_invaddroundkey_out[125]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  key_expansion_unit/r5_invshiftrows_reg[124]_i_2/O
                         net (fo=8, routed)           1.354    28.673    key_expansion_unit/r5_invshiftrows_reg[124]_i_2_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.124    28.797 r  key_expansion_unit/r5_invshiftrows_reg[1]_i_1/O
                         net (fo=33, routed)          1.670    30.467    key_expansion_unit/r4_invmixcolumns_out[97]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.591 r  key_expansion_unit/g0_b2__31__1/O
                         net (fo=1, routed)           0.000    30.591    r5_invsubbytes/r5_invsubbytes_reg_reg[2]
    SLICE_X54Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    30.832 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    30.832    r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_2_n_0
    SLICE_X54Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    30.930 r  r5_invsubbytes/r5_invsubbytes_reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.889    31.819    key_expansion_unit/r5_invsubbytes_out[2]
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.319    32.138 r  key_expansion_unit/r5_invaddroundkey_reg[2]_i_1/O
                         net (fo=8, routed)           1.200    33.338    key_expansion_unit/r5_invaddroundkey_out[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.462 r  key_expansion_unit/r5_invmixcolumns_reg[13]_i_2/O
                         net (fo=4, routed)           1.170    34.633    key_expansion_unit/r5_invmixcolumns_reg[13]_i_2_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    34.757 r  key_expansion_unit/r5_invmixcolumns_reg[29]_i_1/O
                         net (fo=33, routed)          1.444    36.201    key_expansion_unit/r5_invmixcolumns_out[29]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    36.325 r  key_expansion_unit/g1_b6__82/O
                         net (fo=1, routed)           0.000    36.325    r6_invsubbytes/r6_invsubbytes_reg_reg[30]_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    36.570 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    36.570    r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_2_n_0
    SLICE_X43Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    36.674 r  r6_invsubbytes/p_0_out_inferred__2/r6_invsubbytes_reg_reg[30]_i_1/O
                         net (fo=2, routed)           0.871    37.545    key_expansion_unit/r6_invsubbytes_out[30]
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.341    37.886 r  key_expansion_unit/r6_invaddroundkey_reg[30]_i_1/O
                         net (fo=11, routed)          1.011    38.897    key_expansion_unit/r6_invaddroundkey_out[30]
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.332    39.229 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_2/O
                         net (fo=1, routed)           0.945    40.174    key_expansion_unit/r6_invmixcolumns_reg[27]_i_2_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.124    40.298 r  key_expansion_unit/r6_invmixcolumns_reg[27]_i_1/O
                         net (fo=33, routed)          1.823    42.121    key_expansion_unit/r6_invmixcolumns_out[27]
    SLICE_X52Y106        LUT6 (Prop_lut6_I3_O)        0.124    42.245 r  key_expansion_unit/g0_b2__66__1/O
                         net (fo=1, routed)           0.000    42.245    r7_invsubbytes/r7_invsubbytes_reg_reg[26]
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    42.486 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    42.486    r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_2_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.098    42.584 r  r7_invsubbytes/p_0_out_inferred__2/r7_invsubbytes_reg_reg[26]_i_1/O
                         net (fo=2, routed)           0.423    43.007    key_expansion_unit/r7_invsubbytes_out[26]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.319    43.326 r  key_expansion_unit/r7_invaddroundkey_reg[26]_i_1/O
                         net (fo=8, routed)           1.831    45.158    key_expansion_unit/r7_invaddroundkey_out[26]
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    45.282 r  key_expansion_unit/r7_invmixcolumns_reg[29]_i_4/O
                         net (fo=2, routed)           0.571    45.852    key_expansion_unit/r7_invmixcolumns_reg[29]_i_4_n_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124    45.976 r  key_expansion_unit/r7_invmixcolumns_reg[13]_i_1/O
                         net (fo=33, routed)          1.370    47.346    key_expansion_unit/r7_invmixcolumns_out[13]
    SLICE_X33Y121        LUT6 (Prop_lut6_I5_O)        0.124    47.470 r  key_expansion_unit/g1_b7__136/O
                         net (fo=1, routed)           0.000    47.470    r8_invsubbytes/r8_invsubbytes_reg_reg[79]_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    47.715 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2/O
                         net (fo=1, routed)           0.000    47.715    r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_2_n_0
    SLICE_X33Y121        MUXF8 (Prop_muxf8_I0_O)      0.104    47.819 r  r8_invsubbytes/p_0_out_inferred__8/r8_invsubbytes_reg_reg[79]_i_1/O
                         net (fo=2, routed)           0.423    48.242    key_expansion_unit/r8_invsubbytes_out[79]
    SLICE_X33Y119        LUT2 (Prop_lut2_I1_O)        0.316    48.558 r  key_expansion_unit/r8_invaddroundkey_reg[79]_i_1/O
                         net (fo=11, routed)          1.258    49.817    key_expansion_unit/r8_invaddroundkey_out[79]
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.124    49.941 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_2/O
                         net (fo=1, routed)           0.943    50.884    key_expansion_unit/r8_invmixcolumns_reg[89]_i_2_n_0
    SLICE_X21Y110        LUT5 (Prop_lut5_I4_O)        0.124    51.008 r  key_expansion_unit/r8_invmixcolumns_reg[89]_i_1/O
                         net (fo=33, routed)          2.133    53.140    key_expansion_unit/r8_invmixcolumns_out[89]
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.124    53.264 r  key_expansion_unit/g1_b6__122/O
                         net (fo=1, routed)           0.000    53.264    r9_invsubbytes/r9_invsubbytes_reg_reg[94]_0
    SLICE_X11Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    53.509 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2/O
                         net (fo=1, routed)           0.000    53.509    r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_2_n_0
    SLICE_X11Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    53.613 r  r9_invsubbytes/p_0_out_inferred__10/r9_invsubbytes_reg_reg[94]_i_1/O
                         net (fo=2, routed)           0.445    54.058    key_expansion_unit/r9_invsubbytes_out[94]
    SLICE_X9Y133         LUT2 (Prop_lut2_I1_O)        0.316    54.374 r  key_expansion_unit/r9_invaddroundkey_reg[94]_i_1/O
                         net (fo=11, routed)          1.144    55.519    key_expansion_unit/r9_invaddroundkey_out[94]
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    55.643 r  key_expansion_unit/r9_invmixcolumns_reg[93]_i_2/O
                         net (fo=4, routed)           1.119    56.762    key_expansion_unit/r9_invmixcolumns_reg[93]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.124    56.886 r  key_expansion_unit/r9_invmixcolumns_reg[74]_i_1/O
                         net (fo=33, routed)          0.953    57.839    key_expansion_unit/r9_invmixcolumns_out[74]
    SLICE_X9Y128         LUT6 (Prop_lut6_I2_O)        0.124    57.963 r  key_expansion_unit/g3_b4__96/O
                         net (fo=1, routed)           0.000    57.963    r10_invsubbytes/r10_invsubbytes_reg_reg[12]_2
    SLICE_X9Y128         MUXF7 (Prop_muxf7_I1_O)      0.217    58.180 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[12]_i_3/O
                         net (fo=1, routed)           0.000    58.180    r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[12]_i_3_n_0
    SLICE_X9Y128         MUXF8 (Prop_muxf8_I1_O)      0.094    58.274 r  r10_invsubbytes/p_0_out_inferred__0/r10_invsubbytes_reg_reg[12]_i_1/O
                         net (fo=2, routed)           0.572    58.846    key_expansion_unit/r10_invaddroundkey_reg_reg[127][12]
    SLICE_X11Y130        LUT2 (Prop_lut2_I1_O)        0.316    59.162 r  key_expansion_unit/r10_invaddroundkey_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    59.162    r10_invaddroundkey_out__0[12]
    SLICE_X11Y130        FDCE                                         r  r10_invaddroundkey_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.601    14.948    clk_IBUF_BUFG
    SLICE_X11Y130        FDCE                                         r  r10_invaddroundkey_reg_reg[12]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X11Y130        FDCE (Setup_fdce_C_D)        0.029    15.129    r10_invaddroundkey_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -59.162    
  -------------------------------------------------------------------
                         slack                                -44.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[16][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[889]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.563%)  route 0.225ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.558     1.444    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X33Y90         FDRE                                         r  key_expansion_unit/w_reg[16][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  key_expansion_unit/w_reg[16][25]/Q
                         net (fo=3, routed)           0.225     1.810    key_expansion_unit/w_reg[16]_16[25]
    SLICE_X36Y90         FDCE                                         r  key_expansion_unit/round_keys_out_reg[889]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.826     1.958    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  key_expansion_unit/round_keys_out_reg[889]/C
                         clock pessimism             -0.250     1.708    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.072     1.780    key_expansion_unit/round_keys_out_reg[889]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[22][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[683]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.554     1.440    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  key_expansion_unit/w_reg[22][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  key_expansion_unit/w_reg[22][11]/Q
                         net (fo=3, routed)           0.230     1.811    key_expansion_unit/w_reg[22]_22[11]
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[683]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.822     1.953    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[683]/C
                         clock pessimism             -0.250     1.703    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.066     1.769    key_expansion_unit/round_keys_out_reg[683]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[22][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[691]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.548%)  route 0.235ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.554     1.440    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  key_expansion_unit/w_reg[22][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  key_expansion_unit/w_reg[22][19]/Q
                         net (fo=3, routed)           0.235     1.816    key_expansion_unit/w_reg[22]_22[19]
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[691]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.822     1.953    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[691]/C
                         clock pessimism             -0.250     1.703    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.070     1.773    key_expansion_unit/round_keys_out_reg[691]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[34][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[300]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.097%)  route 0.239ns (62.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.549     1.435    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  key_expansion_unit/w_reg[34][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  key_expansion_unit/w_reg[34][12]/Q
                         net (fo=3, routed)           0.239     1.815    key_expansion_unit/w_reg[34]_34[12]
    SLICE_X35Y66         FDCE                                         r  key_expansion_unit/round_keys_out_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.820     1.951    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X35Y66         FDCE                                         r  key_expansion_unit/round_keys_out_reg[300]/C
                         clock pessimism             -0.250     1.701    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.070     1.771    key_expansion_unit/round_keys_out_reg[300]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[22][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[689]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.274%)  route 0.206ns (55.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.554     1.440    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  key_expansion_unit/w_reg[22][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  key_expansion_unit/w_reg[22][17]/Q
                         net (fo=3, routed)           0.206     1.811    key_expansion_unit/w_reg[22]_22[17]
    SLICE_X38Y81         FDCE                                         r  key_expansion_unit/round_keys_out_reg[689]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.818     1.950    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  key_expansion_unit/round_keys_out_reg[689]/C
                         clock pessimism             -0.250     1.700    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.059     1.759    key_expansion_unit/round_keys_out_reg[689]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[33][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[341]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.587%)  route 0.230ns (58.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.565     1.451    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  key_expansion_unit/w_reg[33][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  key_expansion_unit/w_reg[33][21]/Q
                         net (fo=3, routed)           0.230     1.846    key_expansion_unit/w_reg[33]_33[21]
    SLICE_X32Y44         FDCE                                         r  key_expansion_unit/round_keys_out_reg[341]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.834     1.965    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  key_expansion_unit/round_keys_out_reg[341]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.072     1.787    key_expansion_unit/round_keys_out_reg[341]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[19][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[777]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.335%)  route 0.258ns (64.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.557     1.443    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  key_expansion_unit/w_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  key_expansion_unit/w_reg[19][9]/Q
                         net (fo=3, routed)           0.258     1.842    key_expansion_unit/w_reg[19]_19[9]
    SLICE_X37Y90         FDCE                                         r  key_expansion_unit/round_keys_out_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.826     1.958    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X37Y90         FDCE                                         r  key_expansion_unit/round_keys_out_reg[777]/C
                         clock pessimism             -0.250     1.708    
    SLICE_X37Y90         FDCE (Hold_fdce_C_D)         0.070     1.778    key_expansion_unit/round_keys_out_reg[777]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[22][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[675]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.302%)  route 0.243ns (59.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.554     1.440    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  key_expansion_unit/w_reg[22][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  key_expansion_unit/w_reg[22][3]/Q
                         net (fo=3, routed)           0.243     1.847    key_expansion_unit/w_reg[22]_22[3]
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[675]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.822     1.953    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  key_expansion_unit/round_keys_out_reg[675]/C
                         clock pessimism             -0.250     1.703    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.070     1.773    key_expansion_unit/round_keys_out_reg[675]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[35][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[270]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.563     1.449    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  key_expansion_unit/w_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  key_expansion_unit/w_reg[35][14]/Q
                         net (fo=3, routed)           0.279     1.869    key_expansion_unit/w_reg[35]_35[14]
    SLICE_X28Y40         FDCE                                         r  key_expansion_unit/round_keys_out_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.834     1.965    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  key_expansion_unit/round_keys_out_reg[270]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X28Y40         FDCE (Hold_fdce_C_D)         0.072     1.787    key_expansion_unit/round_keys_out_reg[270]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 key_expansion_unit/w_reg[21][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_expansion_unit/round_keys_out_reg[713]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.236%)  route 0.283ns (66.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.554     1.440    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  key_expansion_unit/w_reg[21][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  key_expansion_unit/w_reg[21][9]/Q
                         net (fo=3, routed)           0.283     1.865    key_expansion_unit/w_reg[21]_21[9]
    SLICE_X40Y80         FDCE                                         r  key_expansion_unit/round_keys_out_reg[713]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.819     1.950    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X40Y80         FDCE                                         r  key_expansion_unit/round_keys_out_reg[713]/C
                         clock pessimism             -0.250     1.700    
    SLICE_X40Y80         FDCE (Hold_fdce_C_D)         0.066     1.766    key_expansion_unit/round_keys_out_reg[713]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     byte_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y73    data_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y89    data_buf_reg[0]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71     data_buf_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     byte_cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.019ns (53.346%)  route 3.515ns (46.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.619     5.145    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  uart_tx_inst/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  uart_tx_inst/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           3.515     9.177    tx_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.501    12.678 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.678    tx
    U11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.366ns (57.234%)  route 1.021ns (42.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.587     1.473    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  uart_tx_inst/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_tx_inst/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.021     2.658    tx_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.202     3.860 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.860    tx
    U11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         12118 Endpoints
Min Delay         12118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[613]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.254ns  (logic 1.580ns (7.436%)  route 19.674ns (92.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.962    21.254    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X55Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[613]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.439     4.786    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[613]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[502]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.073ns  (logic 1.580ns (7.500%)  route 19.493ns (92.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.782    21.073    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X55Y50         FDCE                                         r  key_expansion_unit/round_keys_out_reg[502]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.440     4.787    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  key_expansion_unit/round_keys_out_reg[502]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[1215]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.949ns  (logic 1.580ns (7.545%)  route 19.368ns (92.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.657    20.949    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X6Y105         FDCE                                         r  key_expansion_unit/round_keys_out_reg[1215]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.679     5.026    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  key_expansion_unit/round_keys_out_reg[1215]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[530]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.856ns  (logic 1.580ns (7.578%)  route 19.275ns (92.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.564    20.856    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[530]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.505     4.852    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[530]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[562]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.856ns  (logic 1.580ns (7.578%)  route 19.275ns (92.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.564    20.856    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[562]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.505     4.852    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[562]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[598]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.856ns  (logic 1.580ns (7.578%)  route 19.275ns (92.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.564    20.856    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[598]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.505     4.852    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X59Y53         FDCE                                         r  key_expansion_unit/round_keys_out_reg[598]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[514]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.799ns  (logic 1.580ns (7.599%)  route 19.218ns (92.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.507    20.799    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[514]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.507     4.854    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[514]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[522]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.799ns  (logic 1.580ns (7.599%)  route 19.218ns (92.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.507    20.799    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  key_expansion_unit/round_keys_out_reg[522]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.507     4.854    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  key_expansion_unit/round_keys_out_reg[522]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[538]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.799ns  (logic 1.580ns (7.599%)  route 19.218ns (92.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.507    20.799    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[538]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.507     4.854    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[538]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_expansion_unit/round_keys_out_reg[606]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.799ns  (logic 1.580ns (7.599%)  route 19.218ns (92.401%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=9345, routed)       11.711    13.168    key_expansion_unit/rst_IBUF
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.292 r  key_expansion_unit/round_keys_out[1407]_i_1/O
                         net (fo=1409, routed)        7.507    20.799    key_expansion_unit/round_keys_out[1407]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[606]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       1.507     4.854    key_expansion_unit/clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  key_expansion_unit/round_keys_out_reg[606]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r3_invmixcolumns_reg_reg[80]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r3_invmixcolumns_reg_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r3_invmixcolumns_reg_reg[80]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invaddroundkey_reg_reg[48]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r4_invaddroundkey_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r4_invaddroundkey_reg_reg[48]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invaddroundkey_reg_reg[56]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r4_invaddroundkey_reg_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r4_invaddroundkey_reg_reg[56]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invaddroundkey_reg_reg[64]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r4_invaddroundkey_reg_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r4_invaddroundkey_reg_reg[64]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invaddroundkey_reg_reg[80]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r4_invaddroundkey_reg_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r4_invaddroundkey_reg_reg[80]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invsubbytes_reg_reg[104]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X65Y54         FDCE                                         f  r4_invsubbytes_reg_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  r4_invsubbytes_reg_reg[104]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invsubbytes_reg_reg[34]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.225ns (31.950%)  route 0.478ns (68.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.478     0.703    rst_IBUF
    SLICE_X64Y54         FDCE                                         f  r4_invsubbytes_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.861     1.993    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  r4_invsubbytes_reg_reg[34]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r3_invmixcolumns_reg_reg[120]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.225ns (31.600%)  route 0.486ns (68.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.486     0.711    rst_IBUF
    SLICE_X65Y52         FDCE                                         f  r3_invmixcolumns_reg_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.863     1.994    clk_IBUF_BUFG
    SLICE_X65Y52         FDCE                                         r  r3_invmixcolumns_reg_reg[120]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invsubbytes_reg_reg[126]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.225ns (31.600%)  route 0.486ns (68.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.486     0.711    rst_IBUF
    SLICE_X65Y52         FDCE                                         f  r4_invsubbytes_reg_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.863     1.994    clk_IBUF_BUFG
    SLICE_X65Y52         FDCE                                         r  r4_invsubbytes_reg_reg[126]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r4_invsubbytes_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.225ns (31.600%)  route 0.486ns (68.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=9345, routed)        0.486     0.711    rst_IBUF
    SLICE_X65Y52         FDCE                                         f  r4_invsubbytes_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=10771, routed)       0.863     1.994    clk_IBUF_BUFG
    SLICE_X65Y52         FDCE                                         r  r4_invsubbytes_reg_reg[14]/C





