# Project
To DO:
All in Verilog HDL

Design FSM

Design: 
LCRC, LCRC Testbench, Replay Buffer , Replay Buffer Testbench

Simulations for Replay Buffer and LCRC 

DEMO   - 11/13
REPORT - 11/15
