<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Blocking and Non-Blocking Assignment | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Blocking and Non-Blocking Assignment" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Blocking and Non-Blocking Assignment Let us model a simple design that is given in Figure 1 in Verilog. There are many ways to optimally model the design but here we will learn the difference between blocking and non-blocking assignments in Verilog.
Boolean Equation We will model our design based on the equations given below.
x = a and b y = x xor c z = y Figure 1: Digital Logic" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_26_17_10_23_blocking_and_non_blocking_assignment/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-26T17:10:00-04:00" />
<meta property="article:modified_time" content="2024-07-26T17:10:00-04:00" />


    <meta itemprop="name" content="Blocking and Non-Blocking Assignment">
<meta itemprop="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Blocking and Non-Blocking Assignment Let us model a simple design that is given in Figure 1 in Verilog. There are many ways to optimally model the design but here we will learn the difference between blocking and non-blocking assignments in Verilog.
Boolean Equation We will model our design based on the equations given below.
x = a and b y = x xor c z = y Figure 1: Digital Logic"><meta itemprop="datePublished" content="2024-07-26T17:10:00-04:00" />
<meta itemprop="dateModified" content="2024-07-26T17:10:00-04:00" />
<meta itemprop="wordCount" content="540">
<meta itemprop="keywords" content="rtl," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_26_17_10_23_blocking_and_non_blocking_assignment/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "Blocking and Non-Blocking Assignment",
      "headline": "Blocking and Non-Blocking Assignment",
      "alternativeHeadline": "",
      "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nBlocking and Non-Blocking Assignment Let us model a simple design that is given in Figure 1 in Verilog. There are many ways to optimally model the design but here we will learn the difference between blocking and non-blocking assignments in Verilog.\nBoolean Equation We will model our design based on the equations given below.\nx = a and b y = x xor c z = y Figure 1: Digital Logic",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_26_17_10_23_blocking_and_non_blocking_assignment\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-07-26T17:10:00.00Z",
      "datePublished": "2024-07-26T17:10:00.00Z",
      "dateModified": "2024-07-26T17:10:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_26_17_10_23_blocking_and_non_blocking_assignment\/",
      "wordCount" : "540",
      "genre" : [ "rtl" ],
      "keywords" : [ "rtl" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Blocking and Non-Blocking Assignment</h2>
      <p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/block_vs_non_block/block_vs_non_block.sv">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_block_vs_non_block/tb_block_vs_non_block.sv">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="blocking-and-non-blocking-assignment">Blocking and Non-Blocking Assignment</h2>
<p>Let us model a simple design that is given in Figure 1 in Verilog. There are many ways to optimally model the design but here we will learn the difference between blocking and non-blocking assignments in Verilog.</p>
<h4 id="boolean-equation">Boolean Equation</h4>
<p>We will model our design based on the equations given below.</p>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#111">x</span> <span style="color:#f92672">=</span> <span style="color:#111">a</span> <span style="color:#00a8c8">and</span> <span style="color:#111">b</span>
</span></span><span style="display:flex;"><span><span style="color:#111">y</span> <span style="color:#f92672">=</span> <span style="color:#111">x</span> <span style="color:#00a8c8">xor</span> <span style="color:#111">c</span>
</span></span><span style="display:flex;"><span><span style="color:#111">z</span> <span style="color:#f92672">=</span> <span style="color:#111">y</span>
</span></span></code></pre></div><h3 id="d41d8c"></h3>
<figure class="center !important"><img src="/ox-hugo/b_&amp;_b.svg"
         alt="Figure 1: Digital Logic" width="500px"/><figcaption>
            <p><span class="figure-number">Figure 1: </span>Digital Logic</p>
        </figcaption>
</figure>

<p>There are two ways to assign values to LHS in Verilog. But why do we require two methods to perform the same task? When it comes to Hardware Descriptive Language (HDL), it is not as same as software programing, where each line is executed sequentially. In HDL, each line of code is translated to a hardware block by executing the code concurrently. Blocking and non-blocking are the two operators used to assign LHS to RHS. The question is: which operator is used in what scenario?</p>
<h3 id="blocking">Blocking</h3>
<p>Blocking assignment operator is an <strong>equal</strong> sign &lsquo;=&rsquo;. The name blocking derived from its behavior of operation. When a blocking operator is used, the next line of code is blocked until the RHS is evaluated and assigned to LHS.</p>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">posedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>        <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#111">rst</span><span style="color:#111">)</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">xb</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">yb</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">zb</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">end</span> <span style="color:#00a8c8">else</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">xb</span> <span style="color:#f92672">=</span> <span style="color:#111">a</span> <span style="color:#f92672">|</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">yb</span> <span style="color:#f92672">=</span> <span style="color:#111">xb</span> <span style="color:#f92672">^</span> <span style="color:#111">c</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">zb</span> <span style="color:#f92672">=</span> <span style="color:#111">yb</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>        <span style="color:#00a8c8">end</span>
</span></span></code></pre></div><p>In the above example, <strong>a</strong> OR <strong>b</strong> is immediately assigned to <strong>xb</strong>. The expression for <strong>yb</strong> is not evaluated until <strong>xb</strong> is updated. Expression for <strong>yb</strong> is blocked until <strong>xb</strong> is updated, hence,  the name <strong>blocking</strong>. Similarly, <strong>zb</strong> is blocked until <strong>yb</strong> is updated. All the three statements are executed in the same clock cycle one after the other.</p>
<h3 id="non-blocking">Non-Blocking</h3>
<p>Non-blocking assignment operator is a <strong>less than equal to</strong> sign &lsquo;&lt;=&rsquo;. When a non-blocking operator is used, the LHS is not updated until it executes all the statements in the always block.</p>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">posedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>        <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#111">rst</span><span style="color:#111">)</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">x</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">y</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">z</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">end</span> <span style="color:#00a8c8">else</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">x</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">a</span> <span style="color:#f92672">|</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">y</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">x</span> <span style="color:#f92672">^</span> <span style="color:#111">c</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>                <span style="color:#111">z</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">y</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>            <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>        <span style="color:#00a8c8">end</span>
</span></span></code></pre></div><p>In the above example, LHS is not updated  until it evaluates all the RHS expressions. Therefore, it takes 3 clock cycles for <strong>z</strong> to be updated with the correct results.</p>
<figure><img src="/ox-hugo/b_&amp;_b_wave.png"
         alt="Figure 2: Simulated Waveform"/><figcaption>
            <p><span class="figure-number">Figure 2: </span>Simulated Waveform</p>
        </figcaption>
</figure>

<p>From Figure 2,  <strong>xb, yb, zb</strong> are blocking outputs and <strong>x, y, z</strong> are non-blocking outputs. We are going to concentrate from 20ns to 80ns to understand the concept. Input a, b, c change at  20ns simultaneously, all the blocking outputs are evaluated and updated immediately. Whereas, the non-blocking outputs require three clock cycles to produce the correct output. At 20ns,  expression for <strong>x</strong> evaluates <strong>a</strong> and <strong>b</strong> with current inputs; expression for <strong>y</strong> evaluates with current input of <strong>c</strong> and previous output of <strong>x</strong> because <strong>x</strong> is not yet updated with the new value. Similarly, <strong>z</strong> is evaluated with previous value of <strong>y</strong>.</p>
<h3 id="points-to-remember">Points to Remember</h3>
<ol>
<li>When modeling purely combinational circuits, it is generally recommended to use blocking assignments.</li>
<li>While modeling sequential circuits, non-blocking assignments are preferred.</li>
</ol>
<h3 id="reference">Reference</h3>
<ol>
<li><a href="http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA_rev1_2.pdf">Cummings, Clifford E. &ldquo;Verilog Nonblocking Assignments With Delays, Myths &amp; Mysteries.&rdquo; Synopsys User Group Meeting (SNUG), Boston. 2002.</a></li>
</ol>

      
      <div class="post-date">
        <span class="g time">July 26, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/rtl/">rtl</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
