// Seed: 2238792638
module module_0 (
    output wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_1 = (id_4 - 1);
  wire id_6;
  assign {1 + id_6, 1} = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_1 = id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  logic [7:0] id_6;
  assign id_6[1] = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3,
      id_2
  );
endmodule
