0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ3_FPGA/AQ3_FPGA.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ3_FPGA/AQ3_FPGA.srcs/sources_1/imports/tmp_srcs/Lab2_TeamX_Carry_Look_Ahead_Adder.v,1601897755,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ3_FPGA/AQ3_FPGA.srcs/sources_1/new/testbench_FPGA.v,,AND_by_NAND;Carry_Look_Ahead_Adder;FullAdder;Look_4bit_Ahead;NAND_by_NAND;NOR_by_NAND;NOT_by_NAND;OR_by_NAND;Set_signal;XNOR_by_NAND;XOR_by_NAND;decoder_2to4;decoder_4to16,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ3_FPGA/AQ3_FPGA.srcs/sources_1/new/testbench_FPGA.v,1601897631,verilog,,,,Lab2_TeamX_Carry_Look_Ahead_t,,,,,,,,
