VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob054_edgedetect_test.sv:45: $finish called at 1135 (1ps)
Hint: Output 'pedge' has no mismatches.
Hint: Total mismatched samples is 0 out of 227 samples

Simulation finished at 1135 ps
Mismatches: 0 in 227 samples
