AnalyzInCirc_Top
|CtrlBus_HandShake|parameter g_WidthADDR 8;,parameter g_WidthDATA 16;|
work.PLL
work.ICB_CLKDIV
work.INIT
work.OSC_RC160MHZ
Clock_Controller
Clock_Switch
Synchronizer
Communication_TX_Arbiter2
|mko|parameter Time_Period 330000;|
UART_RX_Protocol
UART_TX_Protocol
ft601_fifo_interface
ftdi_to_fifo_interface
Communication_ANW_MUX
Communication_CMD_MUX
Communication_Controler
Communication_Switch
|SPI_interface|parameter addr_width 7;,parameter data_width 16;|
|spi_master|parameter data_length 24;,parameter divider 5;|
ADI_SPI
Answer_Encoder
Command_Decoder
gpio_controler
REGISTERS
Reset_Controler
|Trigger_Unit|parameter g_Data_Length 12;,parameter g_Num_Of_TRG_Units 8;,parameter g_Order_Vector_Length 3;|
Sample_RAM_Block_Decoder
Sample_RAM_Block_MUX
|EventFifoFreeLogic|parameter g_FifoDepth 16384;,parameter g_FifoRemainingWidth 15;|
Trigger_Control
Trigger_Main
Communication_Builder
|CtrlBus_HandShake|parameter g_WidthADDR 8;,parameter g_WidthDATA 16;|
DataRamManage
FIFOs_Reader
work.IOD
EXT_Signals_Controller
EXT_Signals_InputSwitch
EXT_Signals_OutputSwitch
SampleCompose
SampleTxDeCompose
Test_Generator_for_Lanes
|Transceiver_Controller|parameter g_NumberOfLanes 2;|
Transceiver_LanesConnection
