# HDB3-encoder
This is an encoder logic cell that encodes a one-bit binary signal into bipolar HDB3 encoding, including logic design and verification. The design is based on Verilog language and will be implemented on FPGA.
