

================================================================
== Vitis HLS Report for 'patch_embed_output'
================================================================
* Date:           Wed Jul 31 16:58:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      788|      788|  7.880 us|  7.880 us|  788|  788|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100  |patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim  |      780|      780|  7.800 us|  7.800 us|  780|  780|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%y_block_1 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block"   --->   Operation 10 'read' 'y_block_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 11 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln_i = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %y_block_1, i4 0" [Deit_cpp/src/conv.cpp:144->Deit_cpp/src/conv.cpp:180]   --->   Operation 12 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patch_base = or i7 %shl_ln_i, i7 1" [Deit_cpp/src/conv.cpp:144->Deit_cpp/src/conv.cpp:180]   --->   Operation 13 'or' 'patch_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln3_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %patch_base, i10 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 14 'bitconcatenate' 'shl_ln3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i17 %shl_ln3_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 15 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln147_1_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %patch_base, i8 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 16 'bitconcatenate' 'shl_ln147_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i15 %shl_ln147_1_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 17 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%sub_ln147 = sub i18 %zext_ln147, i18 %zext_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 18 'sub' 'sub_ln147' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i18 %sub_ln147" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 19 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%add_ln147 = add i64 %sext_ln147, i64 %out_read" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 20 'add' 'add_ln147' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln147, i32 5, i32 63" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 21 'partselect' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i59 %trunc_ln_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 22 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 23 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout2_addr, i32 384" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 24 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed"   --->   Operation 25 'read' 'pos_embed_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_191 = trunc i64 %pos_embed_read"   --->   Operation 26 'trunc' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln813 = icmp_ne  i5 %empty_191, i5 0"   --->   Operation 27 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.17ns)   --->   "%select_ln813 = select i1 %icmp_ln813, i2 2, i2 1"   --->   Operation 28 'select' 'select_ln813' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln4_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_191, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.61ns)   --->   "%call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 30 'call' 'call_ln147' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 31 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [5/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 32 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [4/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 33 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [3/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 34 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [2/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 35 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 38 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln180 = ret" [Deit_cpp/src/conv.cpp:180]   --->   Operation 39 'ret' 'ret_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pos_embed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_block_1         (read          ) [ 0000000000]
out_read          (read          ) [ 0000000000]
shl_ln_i          (bitconcatenate) [ 0000000000]
patch_base        (or            ) [ 0011100000]
shl_ln3_i         (bitconcatenate) [ 0000000000]
zext_ln147        (zext          ) [ 0000000000]
shl_ln147_1_i     (bitconcatenate) [ 0000000000]
zext_ln147_1      (zext          ) [ 0000000000]
sub_ln147         (sub           ) [ 0000000000]
sext_ln147        (sext          ) [ 0000000000]
add_ln147         (add           ) [ 0000000000]
trunc_ln_i        (partselect    ) [ 0011100000]
sext_ln147_1      (sext          ) [ 0000000000]
inout2_addr       (getelementptr ) [ 0001111111]
empty             (writereq      ) [ 0000000000]
pos_embed_read    (read          ) [ 0000100000]
empty_191         (trunc         ) [ 0000000000]
icmp_ln813        (icmp          ) [ 0000100000]
select_ln813      (select        ) [ 0000100000]
shl_ln4_i         (bitconcatenate) [ 0000100000]
call_ln147        (call          ) [ 0000000000]
specinterface_ln0 (specinterface ) [ 0000000000]
specinterface_ln0 (specinterface ) [ 0000000000]
empty_192         (writeresp     ) [ 0000000000]
ret_ln180         (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pos_embed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_embed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_block">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_block"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="y_block_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_block_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_writeresp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_192/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="pos_embed_read_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_embed_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="59" slack="2"/>
<pin id="104" dir="0" index="3" bw="7" slack="2"/>
<pin id="105" dir="0" index="4" bw="8" slack="0"/>
<pin id="106" dir="0" index="5" bw="512" slack="0"/>
<pin id="107" dir="0" index="6" bw="64" slack="0"/>
<pin id="108" dir="0" index="7" bw="256" slack="0"/>
<pin id="109" dir="0" index="8" bw="2" slack="0"/>
<pin id="110" dir="0" index="9" bw="1" slack="0"/>
<pin id="111" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln_i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="patch_base_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="patch_base/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln3_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3_i/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln147_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="0"/>
<pin id="141" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln147_1_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln147_1_i/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln147_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sub_ln147_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="17" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln147_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln147_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="59" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln147_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="59" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="inout2_addr_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="0"/>
<pin id="186" dir="0" index="1" bw="59" slack="0"/>
<pin id="187" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="empty_191_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_191/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln813_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln813/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln813_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln813/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln4_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4_i/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="patch_base_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="2"/>
<pin id="222" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="patch_base "/>
</bind>
</comp>

<comp id="225" class="1005" name="trunc_ln_i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="59" slack="1"/>
<pin id="227" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_i "/>
</bind>
</comp>

<comp id="231" class="1005" name="inout2_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="256" slack="3"/>
<pin id="233" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="inout2_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="pos_embed_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pos_embed_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln813_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln813 "/>
</bind>
</comp>

<comp id="246" class="1005" name="select_ln813_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln813 "/>
</bind>
</comp>

<comp id="251" class="1005" name="shl_ln4_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="115"><net_src comp="93" pin="2"/><net_sink comp="100" pin=6"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="74" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="125" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="139" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="80" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="194"><net_src comp="93" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="100" pin=9"/></net>

<net id="207"><net_src comp="195" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="100" pin=8"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="191" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="100" pin=4"/></net>

<net id="223"><net_src comp="125" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="228"><net_src comp="171" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="234"><net_src comp="184" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="239"><net_src comp="93" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="100" pin=6"/></net>

<net id="244"><net_src comp="195" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="249"><net_src comp="202" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="100" pin=8"/></net>

<net id="254"><net_src comp="211" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="100" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: patch_embed_output : patches31 | {3 4 }
	Port: patch_embed_output : out_r | {1 }
	Port: patch_embed_output : weights | {3 4 }
	Port: patch_embed_output : pos_embed | {3 }
	Port: patch_embed_output : y_block | {1 }
  - Chain level:
	State 1
		patch_base : 1
		shl_ln3_i : 1
		zext_ln147 : 2
		shl_ln147_1_i : 1
		zext_ln147_1 : 2
		sub_ln147 : 3
		sext_ln147 : 4
		add_ln147 : 5
		trunc_ln_i : 6
	State 2
		inout2_addr : 1
		empty : 2
	State 3
		icmp_ln813 : 1
		select_ln813 : 2
		shl_ln4_i : 1
		call_ln147 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 |  0.854  |   2494  |   4976  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                  add_ln147_fu_165                                 |    0    |    0    |    71   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    sub   |                                  sub_ln147_fu_155                                 |    0    |    0    |    24   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                 icmp_ln813_fu_195                                 |    0    |    0    |    9    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                select_ln813_fu_202                                |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                y_block_1_read_fu_74                               |    0    |    0    |    0    |
|   read   |                                out_read_read_fu_80                                |    0    |    0    |    0    |
|          |                             pos_embed_read_read_fu_93                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
| writeresp|                                grp_writeresp_fu_86                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  shl_ln_i_fu_117                                  |    0    |    0    |    0    |
|bitconcatenate|                                  shl_ln3_i_fu_131                                 |    0    |    0    |    0    |
|          |                                shl_ln147_1_i_fu_143                               |    0    |    0    |    0    |
|          |                                  shl_ln4_i_fu_211                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    or    |                                 patch_base_fu_125                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                 zext_ln147_fu_139                                 |    0    |    0    |    0    |
|          |                                zext_ln147_1_fu_151                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                                 sext_ln147_fu_161                                 |    0    |    0    |    0    |
|          |                                sext_ln147_1_fu_181                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                 trunc_ln_i_fu_171                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                  empty_191_fu_191                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                   |  0.854  |   2494  |   5082  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln813_reg_241  |    1   |
|  inout2_addr_reg_231 |   256  |
|  patch_base_reg_220  |    7   |
|pos_embed_read_reg_236|   64   |
| select_ln813_reg_246 |    2   |
|   shl_ln4_i_reg_251  |    8   |
|  trunc_ln_i_reg_225  |   59   |
+----------------------+--------+
|         Total        |   397  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                grp_writeresp_fu_86                                |  p0  |   2  |   1  |    2   |
|                                grp_writeresp_fu_86                                |  p1  |   2  |  256 |   512  ||    9    |
| grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 |  p4  |   2  |   8  |   16   ||    9    |
| grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 |  p6  |   2  |  64  |   128  ||    9    |
| grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 |  p8  |   2  |   2  |    4   ||    9    |
| grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 |  p9  |   2  |   1  |    2   ||    9    |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                       |      |      |      |   664  ||  2.562  ||    45   |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  2494  |  5082  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   397  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  2891  |  5127  |
+-----------+--------+--------+--------+
