Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Dec 22 02:49:08 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0               153291        0.010        0.000                      0               153291        0.164        0.000                       0                 55498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.010        0.000                      0               153195        0.010        0.000                      0               153195        0.164        0.000                       0                 55498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.003        0.000                      0                   96        0.203        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.508ns (19.308%)  route 2.123ns (80.692%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 5.065 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.558ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.179     3.018    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X19Y86         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.131 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_17/O
                         net (fo=4, routed)           0.565     3.696    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_17_n_13
    SLICE_X19Y125        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.734 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_16/O
                         net (fo=32, routed)          0.861     4.595    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/int_targetMem_reg[1][0]
    RAMB36_X1Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.565     5.065    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.098     5.163                     
                         clock uncertainty           -0.124     5.039                     
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     4.605    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          4.605                     
                         arrival time                          -4.595                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAME/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.096ns (3.185%)  route 2.918ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.051 - 3.333 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.616ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.558ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.727     1.934    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X11Y73         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.030 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[18]/Q
                         net (fo=98, routed)          2.918     4.948    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/DIE
    SLICE_X5Y49          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAME/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.551     5.051    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/WCLK
    SLICE_X5Y49          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAME/CLK
                         clock pessimism              0.103     5.154                     
                         clock uncertainty           -0.124     5.030                     
    SLICE_X5Y49          RAMD64E (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.061     4.969    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAME
  -------------------------------------------------------------------
                         required time                          4.969                     
                         arrival time                          -4.948                     
  -------------------------------------------------------------------
                         slack                                  0.021                     

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.509ns (18.964%)  route 2.175ns (81.036%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns = ( 5.130 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.558ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.179     3.018    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X19Y86         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.131 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_17/O
                         net (fo=4, routed)           0.537     3.668    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_17_n_13
    SLICE_X20Y116        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.707 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_16__0/O
                         net (fo=32, routed)          0.941     4.648    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/int_targetMem_reg[1][0]
    RAMB36_X1Y33         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.630     5.130    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ap_clk
    RAMB36_X1Y33         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.098     5.228                     
                         clock uncertainty           -0.124     5.104                     
    RAMB36_X1Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     4.670    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.670                     
                         arrival time                          -4.648                     
  -------------------------------------------------------------------
                         slack                                  0.022                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMA/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMA/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMA
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMB/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMB/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMB
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMC/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMC/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMC
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMD/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMD/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMD
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAME/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAME/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAME
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMF/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMF/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_F6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMF
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.511ns (17.968%)  route 2.333ns (82.032%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 5.045 - 3.333 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.616ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.558ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.757     1.964    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X19Y80         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y80         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.059 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetLayer_reg[12]/Q
                         net (fo=3, routed)           0.116     2.175    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/targetLayer[12]
    SLICE_X19Y80         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     2.290 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP/O
                         net (fo=1, routed)           0.157     2.447    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_ram_reg_bram_0_i_17__1_n_13
    SLICE_X19Y80         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.509 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_LOPT_REMAP_1/O
                         net (fo=4, routed)           0.245     2.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_17__1_n_13
    SLICE_X18Y85         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     2.839 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3/O
                         net (fo=19, routed)          0.540     3.379    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_13__3_n_13
    SLICE_X18Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.419 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3/O
                         net (fo=48, routed)          0.834     4.253    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_3_n_13
    SLICE_X6Y33          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.367 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_63_0_6_i_1__5/O
                         net (fo=40, routed)          0.441     4.808    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WE
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMG/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.545     5.045    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/WCLK
    SLICE_X5Y26          RAMD64E                                      r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMG/CLK
                         clock pessimism              0.103     5.148                     
                         clock uncertainty           -0.124     5.024                     
    SLICE_X5Y26          RAMD64E (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.832    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_28_31/RAMG
  -------------------------------------------------------------------
                         required time                          4.832                     
                         arrival time                          -4.808                     
  -------------------------------------------------------------------
                         slack                                  0.024                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.072ns (31.579%)  route 0.156ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.661ns (routing 0.558ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.616ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.661     1.828    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/ap_clk
    SLICE_X35Y160        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.900 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[29]/Q
                         net (fo=3, routed)           0.156     2.056    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/if_din[29]
    RAMB36_X4Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/DINADIN[29]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       2.037     2.244    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/ap_clk
    RAMB36_X4Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.169     2.075                     
    RAMB36_X4Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[29])
                                                     -0.029     2.046    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.046                     
                         arrival time                           2.056                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_9_U0/r_V_reg_83_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/mem_reg/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.072ns (29.752%)  route 0.170ns (70.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.616ns (routing 0.558ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.616ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.616     1.783    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_9_U0/ap_clk
    SLICE_X35Y109        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_9_U0/r_V_reg_83_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.855 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_9_U0/r_V_reg_83_reg[18]/Q
                         net (fo=3, routed)           0.170     2.025    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/SRL_SIG_reg[1][1][18]
    RAMB36_X4Y22         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/mem_reg/DINADIN[18]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       2.002     2.209    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.165     2.044                     
    RAMB36_X4Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[18])
                                                     -0.029     2.015    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter9_V_V_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.015                     
                         arrival time                           2.025                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/outElem_V_reg_1062_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.532ns (routing 0.558ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.616ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.532     1.699    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X13Y9          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/outElem_V_reg_1062_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y9          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.769 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/outElem_V_reg_1062_reg[15]/Q
                         net (fo=1, routed)           0.110     1.879    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/D[15]
    SLICE_X14Y9          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.764     1.971    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X14Y9          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]/C
                         clock pessimism             -0.157     1.814                     
    SLICE_X14Y9          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     1.869    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/convInp_V_V_1_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.869                     
                         arrival time                           1.879                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.071ns (45.223%)  route 0.086ns (54.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.675ns (routing 0.558ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.616ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.675     1.842    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X35Y126        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.913 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]/Q
                         net (fo=4, routed)           0.086     1.999    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_16[18]
    SLICE_X33Y126        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.893     2.100    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X33Y126        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]/C
                         clock pessimism             -0.166     1.934                     
    SLICE_X33Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.989    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/numReps_c211_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.989                     
                         arrival time                           1.999                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/align_len_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/beat_len_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.070ns (42.169%)  route 0.096ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.710ns (routing 0.558ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.616ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.710     1.877    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/ap_clk
    SLICE_X40Y54         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/align_len_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y54         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.947 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/align_len_reg[8]/Q
                         net (fo=2, routed)           0.096     2.043    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/align_len_reg_n_13_[8]
    SLICE_X42Y54         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/beat_len_buf_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.938     2.145    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y54         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/beat_len_buf_reg[5]/C
                         clock pessimism             -0.167     1.978                     
    SLICE_X42Y54         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.033    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/beat_len_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.033                     
                         arrival time                           2.043                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/out_V_offset_read_reg_142_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/sum2_reg_143_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.071ns (42.771%)  route 0.095ns (57.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.691ns (routing 0.558ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.616ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.691     1.858    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/ap_clk
    SLICE_X40Y72         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/out_V_offset_read_reg_142_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     1.929 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/out_V_offset_read_reg_142_reg[0]/Q
                         net (fo=2, routed)           0.095     2.024    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/out_V_offset_read_reg_142_reg[60][0]
    SLICE_X42Y72         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/sum2_reg_143_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.914     2.121    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/ap_clk
    SLICE_X42Y72         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/sum2_reg_143_reg[0]/C
                         clock pessimism             -0.161     1.960                     
    SLICE_X42Y72         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.014    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/sum2_reg_143_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.014                     
                         arrival time                           2.024                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/wgt_M_instance_0_V_16_reg_2731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/r_V_9_0_6_i_i_reg_2821_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.073ns (28.854%)  route 0.180ns (71.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.563ns (routing 0.558ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.616ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.563     1.730    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/ap_clk
    SLICE_X28Y45         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/wgt_M_instance_0_V_16_reg_2731_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y45         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.803 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/wgt_M_instance_0_V_16_reg_2731_reg[0]/Q
                         net (fo=10, routed)          0.180     1.983    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/wgt_M_instance_0_V_16_reg_2731[0]
    SLICE_X29Y41         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/r_V_9_0_6_i_i_reg_2821_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.870     2.077    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/ap_clk
    SLICE_X29Y41         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/r_V_9_0_6_i_i_reg_2821_reg[0]/C
                         clock pessimism             -0.159     1.918                     
    SLICE_X29Y41         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.973    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_4_U0/r_V_9_0_6_i_i_reg_2821_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973                     
                         arrival time                           1.983                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.661ns (routing 0.558ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.616ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.661     1.828    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/ap_clk
    SLICE_X35Y160        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.898 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[13]/Q
                         net (fo=2, routed)           0.159     2.057    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/if_din[13]
    RAMB36_X4Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/DINADIN[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       2.037     2.244    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/ap_clk
    RAMB36_X4Y31         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.169     2.075                     
    RAMB36_X4Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[13])
                                                     -0.029     2.046    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.046                     
                         arrival time                           2.057                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.071ns (34.634%)  route 0.134ns (65.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.631ns (routing 0.558ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.616ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.631     1.798    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X33Y7          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][36]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y7          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.869 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][36]/Q
                         net (fo=2, routed)           0.134     2.003    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0]_66[36]
    SLICE_X34Y6          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][36]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.900     2.107    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X34Y6          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][36]/C
                         clock pessimism             -0.168     1.939                     
    SLICE_X34Y6          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     1.992    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][36]
  -------------------------------------------------------------------
                         required time                         -1.992                     
                         arrival time                           2.003                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y15  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y15  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X2Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X2Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X3Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB18_X3Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X4Y3   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbxn_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y50   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55626, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     





