// Seed: 4206000774
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5
);
  supply1 id_7;
  assign id_4 = id_7;
  wire id_8;
  assign id_5 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2
    , id_16,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    output wor id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri id_13,
    input tri0 id_14
);
  integer id_17 = id_14;
  module_0(
      id_6, id_11, id_13, id_5, id_1, id_17
  );
  wire id_18;
  xnor (id_7, id_11, id_10, id_16, id_8);
endmodule
