# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv" \
"../../../../lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv" \
"../../../../lab3-coolerAdder.srcs/sources_1/new/half_adder.sv" \
"../../../../lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
