# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/FloatAdder.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/FpMultiplier.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/SharedMemory.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/MultithreadedInstructionUnit.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/MulticastNetwork.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/Instruction_Cache.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/StreamProcessor.v"
verilog xil_defaultlib  "../../../SM.srcs/sources_1/new/StreamingMultiprocesser.v"
verilog xil_defaultlib  "../../../SM.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
