[
  {
    "name":         "RISCV",
    "aliases":      [ "RISCV", "Default-RISCV", "riscv", "default-riscv" ],
    "url":          "repo/examples_set/rv32/default.json",
    "description":  "RISC-V 32-bit instructions for I and M sets",
    "visible":      true,
    "size":         "18+",
    "url_base_asm": "repo/assembly/rv32",
    "url_base_mc":  "repo/microcode/rv32"
  },
  {
    "name":         "RISCV-Instructive",
    "aliases":      [ "RISCV-Instructive", "riscv-instructive" ],
    "url":          "repo/examples_set/rv32/default_instructive.json",
    "description":  "RISC-V 32-bit instructions for I and M sets with comments",
    "visible":      true,
    "size":         "12+",
    "url_base_asm": "repo/assembly/rv32",
    "url_base_mc":  "repo/microcode/rv32"
  },
  {
    "name":         "RISCV-AulaGlobal",
    "aliases":      [ "RISCV-AulaGlobal", "riscv-aulaglobal" ],
    "url":          "repo/examples_set/rv32_ag/default.json",
    "description":  "RISC-V instruction set for the <a href=https://github.com/acaldero/uc3m_cs>aula global</a> slides",
    "visible":      true,
    "size":         "10+",
    "url_base_asm": "repo/assembly/rv32_ag",
    "url_base_mc":  "repo/microcode/rv32"
  },
  {
    "name":         "MIPS",
    "aliases":      [ "MIPS", "Default-MIPS", "mips", "default-mips" ],
    "url":          "repo/examples_set/mips/default.json",
    "description":  "MIPS 32-bit instruction set",
    "visible":      true,
    "size":         "18+",
    "url_base_asm": "repo/assembly/mips",
    "url_base_mc":  "repo/microcode/mips"
  },
  {
    "name":         "MIPS-Instructive",
    "aliases":      [ "MIPS-Instructive", "mips-instructive" ],
    "url":          "repo/examples_set/mips/default_instructive.json",
    "description":  "MIPS 32-bit instruction set",
    "visible":      true,
    "size":         "12+",
    "url_base_asm": "repo/assembly/mips",
    "url_base_mc":  "repo/microcode/mips"
  },
  {
    "name":         "MIPS-OCW",
    "aliases":      [ "MIPS-OCW", "mips-ocw" ],
    "url":          "repo/examples_set/mips_ocw/default.json",
    "description":  "MIPS examples for the <a href=https://ocw.uc3m.es/course/view.php?id=136>opencourseware</a> slides",
    "visible":      true,
    "size":         "10+",
    "url_base_asm": "repo/assembly/mips_ocw",
    "url_base_mc":  "repo/microcode/mips"
  },
  {
    "name":         "ARM",
    "aliases":      [ "ARM", "arm" ],
    "url":          "repo/examples_set/arm/default.json",
    "description":  "ARM-like basic instruction set",
    "visible":      true,
    "size":         "1+",
    "url_base_asm": "repo/assembly/arm",
    "url_base_mc":  "repo/microcode/arm"
  },
  {
    "name":         "Z80",
    "aliases":      [ "Z80", "z80" ],
    "url":          "repo/examples_set/z80/default.json",
    "description":  "Z80-like basic instruction set",
    "visible":      true,
    "size":         "1+",
    "url_base_asm": "repo/assembly/z80",
    "url_base_mc":  "repo/microcode/z80"
  }
]
