Source Block: oh/spi/hdl/spi_master_regs.v@197:207@HdlStmAssign
   assign tx_vector[255:0]= {tx_reg[3],
                             tx_reg[2],
			     tx_reg[1],
			     tx_reg[0]};
   //only taking 
   assign tx_data[PW-1:0] = tx_vector[PW-1:0];
   
endmodule // spi_master_regs

// Local Variables:
// verilog-library-directories:("." "../../emesh/hdl" "../../common/hdl")

Diff Content:
- 202    assign tx_data[PW-1:0] = tx_vector[PW-1:0];

Clone Blocks:
