$date
	Thu Aug 28 17:36:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cmp4_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
1!
0#
b111 %
b111 '
b11 $
b11 &
#20000
1"
0!
b10 %
b10 '
b1000 $
b1000 &
#30000
1#
0"
b1111 %
b1111 '
b1111 $
b1111 &
#40000
1!
0#
b1010 %
b1010 '
b1001 $
b1001 &
#50000
1"
0!
b1001 %
b1001 '
b1010 $
b1010 &
#60000
1#
0"
b0 %
b0 '
b0 $
b0 &
#65000
1"
0#
b1 $
b1 &
#70000
1!
0"
b10 %
b10 '
#75000
1#
0!
b10 $
b10 &
#80000
1!
0#
b100 %
b100 '
#85000
1!
b11 $
b11 &
#90000
1!
b110 %
b110 '
#95000
1!
b100 $
b100 &
#100000
1!
b1000 %
b1000 '
#105000
1!
b101 $
b101 &
#110000
1!
b1010 %
b1010 '
#115000
1!
b110 $
b110 &
#120000
1!
b1100 %
b1100 '
#125000
1!
b111 $
b111 &
#130000
1!
b1110 %
b1110 '
#135000
1!
b1000 $
b1000 &
#140000
1"
0!
b0 %
b0 '
#150000
