<profile>

<section name = "Vivado HLS Report for 'A_IO_L2_in_intra_trans_1'" level="0">
<item name = "Date">Thu Apr 15 10:12:03 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel3_u250</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.375 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32771, 32771, 0.109 ms, 0.109 ms, 32771, 32771, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">32769, 32769, 3, 1, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 159, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 93, -</column>
<column name="Register">-, -, 58, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_4_fu_247_p2">+, 0, 0, 19, 11, 10</column>
<column name="add_ln321_fu_241_p2">+, 0, 0, 19, 11, 11</column>
<column name="add_ln35_fu_149_p2">+, 0, 0, 16, 16, 1</column>
<column name="add_ln37_fu_213_p2">+, 0, 0, 12, 12, 1</column>
<column name="c5_V_fu_155_p2">+, 0, 0, 6, 6, 1</column>
<column name="c7_V_fu_207_p2">+, 0, 0, 6, 5, 1</column>
<column name="and_ln544_fu_187_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_143_p2">icmp, 0, 0, 20, 16, 17</column>
<column name="icmp_ln37_fu_161_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln39_fu_181_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="or_ln39_fu_193_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln37_fu_219_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln39_fu_199_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln544_fu_167_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln544_fu_175_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_02_0_phi_fu_114_p4">9, 2, 6, 12</column>
<column name="fifo_A_local_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten11_reg_99">9, 2, 16, 32</column>
<column name="indvar_flatten_reg_121">9, 2, 12, 24</column>
<column name="p_02_0_reg_110">9, 2, 6, 12</column>
<column name="p_045_0_reg_132">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_258">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_258_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_99">16, 0, 16, 0</column>
<column name="indvar_flatten_reg_121">12, 0, 12, 0</column>
<column name="p_02_0_reg_110">6, 0, 6, 0</column>
<column name="p_045_0_reg_132">5, 0, 5, 0</column>
<column name="select_ln39_reg_273">5, 0, 5, 0</column>
<column name="select_ln544_reg_267">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_intra_trans.1, return value</column>
<column name="local_A_V_address0">out, 10, ap_memory, local_A_V, array</column>
<column name="local_A_V_ce0">out, 1, ap_memory, local_A_V, array</column>
<column name="local_A_V_q0">in, 256, ap_memory, local_A_V, array</column>
<column name="fifo_A_local_out_V_V_din">out, 256, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_write">out, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
