{
  "module_name": "atomfirmware.h",
  "hash_id": "2f4a3ca961e273f36175984d2e9ed608165af173f27a66d2ba769d4ef1052235",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/atomfirmware.h",
  "human_readable_source": " \n\n \n\n#ifndef _ATOMFIRMWARE_H_\n#define _ATOMFIRMWARE_H_\n\nenum  atom_bios_header_version_def{\n  ATOM_MAJOR_VERSION        =0x0003,\n  ATOM_MINOR_VERSION        =0x0003,\n};\n\n#ifdef _H2INC\n  #ifndef uint32_t\n    typedef unsigned long uint32_t;\n  #endif\n\n  #ifndef uint16_t\n    typedef unsigned short uint16_t;\n  #endif\n\n  #ifndef uint8_t \n    typedef unsigned char uint8_t;\n  #endif\n#endif\n\nenum atom_crtc_def{\n  ATOM_CRTC1      =0,\n  ATOM_CRTC2      =1,\n  ATOM_CRTC3      =2,\n  ATOM_CRTC4      =3,\n  ATOM_CRTC5      =4,\n  ATOM_CRTC6      =5,\n  ATOM_CRTC_INVALID  =0xff,\n};\n\nenum atom_ppll_def{\n  ATOM_PPLL0          =2,\n  ATOM_GCK_DFS        =8,\n  ATOM_FCH_CLK        =9,\n  ATOM_DP_DTO         =11,\n  ATOM_COMBOPHY_PLL0  =20,\n  ATOM_COMBOPHY_PLL1  =21,\n  ATOM_COMBOPHY_PLL2  =22,\n  ATOM_COMBOPHY_PLL3  =23,\n  ATOM_COMBOPHY_PLL4  =24,\n  ATOM_COMBOPHY_PLL5  =25,\n  ATOM_PPLL_INVALID   =0xff,\n};\n\n\nenum atom_dig_def{\n  ASIC_INT_DIG1_ENCODER_ID  =0x03,\n  ASIC_INT_DIG2_ENCODER_ID  =0x09,\n  ASIC_INT_DIG3_ENCODER_ID  =0x0a,\n  ASIC_INT_DIG4_ENCODER_ID  =0x0b,\n  ASIC_INT_DIG5_ENCODER_ID  =0x0c,\n  ASIC_INT_DIG6_ENCODER_ID  =0x0d,\n  ASIC_INT_DIG7_ENCODER_ID  =0x0e,\n};\n\n\nenum atom_encode_mode_def\n{\n  ATOM_ENCODER_MODE_DP          =0,\n  ATOM_ENCODER_MODE_DP_SST      =0,\n  ATOM_ENCODER_MODE_LVDS        =1,\n  ATOM_ENCODER_MODE_DVI         =2,\n  ATOM_ENCODER_MODE_HDMI        =3,\n  ATOM_ENCODER_MODE_DP_AUDIO    =5,\n  ATOM_ENCODER_MODE_DP_MST      =5,\n  ATOM_ENCODER_MODE_CRT         =15,\n  ATOM_ENCODER_MODE_DVO         =16,\n};\n\nenum atom_encoder_refclk_src_def{\n  ENCODER_REFCLK_SRC_P1PLL      =0,\n  ENCODER_REFCLK_SRC_P2PLL      =1,\n  ENCODER_REFCLK_SRC_P3PLL      =2,\n  ENCODER_REFCLK_SRC_EXTCLK     =3,\n  ENCODER_REFCLK_SRC_INVALID    =0xff,\n};\n\nenum atom_scaler_def{\n  ATOM_SCALER_DISABLE          =0,   \n  ATOM_SCALER_CENTER           =1,  \n  ATOM_SCALER_EXPANSION        =2,   \n};\n\nenum atom_operation_def{\n  ATOM_DISABLE             = 0,\n  ATOM_ENABLE              = 1,\n  ATOM_INIT                = 7,\n  ATOM_GET_STATUS          = 8,\n};\n\nenum atom_embedded_display_op_def{\n  ATOM_LCD_BL_OFF                = 2,\n  ATOM_LCD_BL_OM                 = 3,\n  ATOM_LCD_BL_BRIGHTNESS_CONTROL = 4,\n  ATOM_LCD_SELFTEST_START        = 5,\n  ATOM_LCD_SELFTEST_STOP         = 6,\n};\n\nenum atom_spread_spectrum_mode{\n  ATOM_SS_CENTER_OR_DOWN_MODE_MASK  = 0x01,\n  ATOM_SS_DOWN_SPREAD_MODE          = 0x00,\n  ATOM_SS_CENTRE_SPREAD_MODE        = 0x01,\n  ATOM_INT_OR_EXT_SS_MASK           = 0x02,\n  ATOM_INTERNAL_SS_MASK             = 0x00,\n  ATOM_EXTERNAL_SS_MASK             = 0x02,\n};\n\n \nenum atom_panel_bit_per_color{\n  PANEL_BPC_UNDEFINE     =0x00,\n  PANEL_6BIT_PER_COLOR   =0x01,\n  PANEL_8BIT_PER_COLOR   =0x02,\n  PANEL_10BIT_PER_COLOR  =0x03,\n  PANEL_12BIT_PER_COLOR  =0x04,\n  PANEL_16BIT_PER_COLOR  =0x05,\n};\n\n\nenum atom_voltage_type\n{\n  VOLTAGE_TYPE_VDDC = 1,\n  VOLTAGE_TYPE_MVDDC = 2,\n  VOLTAGE_TYPE_MVDDQ = 3,\n  VOLTAGE_TYPE_VDDCI = 4,\n  VOLTAGE_TYPE_VDDGFX = 5,\n  VOLTAGE_TYPE_PCC = 6,\n  VOLTAGE_TYPE_MVPP = 7,\n  VOLTAGE_TYPE_LEDDPM = 8,\n  VOLTAGE_TYPE_PCC_MVDD = 9,\n  VOLTAGE_TYPE_PCIE_VDDC = 10,\n  VOLTAGE_TYPE_PCIE_VDDR = 11,\n  VOLTAGE_TYPE_GENERIC_I2C_1 = 0x11,\n  VOLTAGE_TYPE_GENERIC_I2C_2 = 0x12,\n  VOLTAGE_TYPE_GENERIC_I2C_3 = 0x13,\n  VOLTAGE_TYPE_GENERIC_I2C_4 = 0x14,\n  VOLTAGE_TYPE_GENERIC_I2C_5 = 0x15,\n  VOLTAGE_TYPE_GENERIC_I2C_6 = 0x16,\n  VOLTAGE_TYPE_GENERIC_I2C_7 = 0x17,\n  VOLTAGE_TYPE_GENERIC_I2C_8 = 0x18,\n  VOLTAGE_TYPE_GENERIC_I2C_9 = 0x19,\n  VOLTAGE_TYPE_GENERIC_I2C_10 = 0x1A,\n};\n\nenum atom_dgpu_vram_type {\n  ATOM_DGPU_VRAM_TYPE_GDDR5 = 0x50,\n  ATOM_DGPU_VRAM_TYPE_HBM2  = 0x60,\n  ATOM_DGPU_VRAM_TYPE_HBM2E = 0x61,\n  ATOM_DGPU_VRAM_TYPE_GDDR6 = 0x70,\n  ATOM_DGPU_VRAM_TYPE_HBM3 = 0x80,\n};\n\nenum atom_dp_vs_preemph_def{\n  DP_VS_LEVEL0_PREEMPH_LEVEL0 = 0x00,\n  DP_VS_LEVEL1_PREEMPH_LEVEL0 = 0x01,\n  DP_VS_LEVEL2_PREEMPH_LEVEL0 = 0x02,\n  DP_VS_LEVEL3_PREEMPH_LEVEL0 = 0x03,\n  DP_VS_LEVEL0_PREEMPH_LEVEL1 = 0x08,\n  DP_VS_LEVEL1_PREEMPH_LEVEL1 = 0x09,\n  DP_VS_LEVEL2_PREEMPH_LEVEL1 = 0x0a,\n  DP_VS_LEVEL0_PREEMPH_LEVEL2 = 0x10,\n  DP_VS_LEVEL1_PREEMPH_LEVEL2 = 0x11,\n  DP_VS_LEVEL0_PREEMPH_LEVEL3 = 0x18,\n};\n\n#define BIOS_ATOM_PREFIX   \"ATOMBIOS\"\n#define BIOS_VERSION_PREFIX  \"ATOMBIOSBK-AMD\"\n#define BIOS_STRING_LENGTH 43\n\n \n\n#pragma pack(1)                           \n\nenum atombios_image_offset{\n  OFFSET_TO_ATOM_ROM_HEADER_POINTER          = 0x00000048,\n  OFFSET_TO_ATOM_ROM_IMAGE_SIZE              = 0x00000002,\n  OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE       = 0x94,\n  MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE      = 20,   \n  OFFSET_TO_GET_ATOMBIOS_NUMBER_OF_STRINGS   = 0x2f,\n  OFFSET_TO_GET_ATOMBIOS_STRING_START        = 0x6e,\n  OFFSET_TO_VBIOS_PART_NUMBER                = 0x80,\n  OFFSET_TO_VBIOS_DATE                       = 0x50,\n};\n\n    \n\nstruct atom_common_table_header\n{\n  uint16_t structuresize;\n  uint8_t  format_revision;   \n  uint8_t  content_revision;  \n};\n\n    \nstruct atom_rom_header_v2_2\n{\n  struct atom_common_table_header table_header;\n  uint8_t  atom_bios_string[4];        \n  uint16_t bios_segment_address;\n  uint16_t protectedmodeoffset;\n  uint16_t configfilenameoffset;\n  uint16_t crc_block_offset;\n  uint16_t vbios_bootupmessageoffset;\n  uint16_t int10_offset;\n  uint16_t pcibusdevinitcode;\n  uint16_t iobaseaddress;\n  uint16_t subsystem_vendor_id;\n  uint16_t subsystem_id;\n  uint16_t pci_info_offset;\n  uint16_t masterhwfunction_offset;      \n  uint16_t masterdatatable_offset;       \n  uint16_t reserved;\n  uint32_t pspdirtableoffset;\n};\n\n \n\n\n    \nstruct atom_master_list_of_command_functions_v2_1{\n  uint16_t asic_init;                   \n  uint16_t cmd_function1;               \n  uint16_t cmd_function2;               \n  uint16_t cmd_function3;               \n  uint16_t digxencodercontrol;          \n  uint16_t cmd_function5;               \n  uint16_t cmd_function6;               \n  uint16_t cmd_function7;               \n  uint16_t cmd_function8;               \n  uint16_t cmd_function9;               \n  uint16_t setengineclock;              \n  uint16_t setmemoryclock;              \n  uint16_t setpixelclock;               \n  uint16_t enabledisppowergating;       \n  uint16_t cmd_function14;              \n  uint16_t cmd_function15;              \n  uint16_t cmd_function16;              \n  uint16_t cmd_function17;              \n  uint16_t cmd_function18;              \n  uint16_t cmd_function19;              \n  uint16_t cmd_function20;              \n  uint16_t cmd_function21;              \n  uint16_t cmd_function22;              \n  uint16_t cmd_function23;              \n  uint16_t cmd_function24;              \n  uint16_t cmd_function25;              \n  uint16_t cmd_function26;              \n  uint16_t cmd_function27;              \n  uint16_t cmd_function28;              \n  uint16_t cmd_function29;              \n  uint16_t cmd_function30;              \n  uint16_t cmd_function31;              \n  uint16_t cmd_function32;              \n  uint16_t cmd_function33;              \n  uint16_t blankcrtc;                   \n  uint16_t enablecrtc;                  \n  uint16_t cmd_function36;              \n  uint16_t cmd_function37;              \n  uint16_t cmd_function38;              \n  uint16_t cmd_function39;              \n  uint16_t cmd_function40;              \n  uint16_t getsmuclockinfo;             \n  uint16_t selectcrtc_source;           \n  uint16_t cmd_function43;              \n  uint16_t cmd_function44;              \n  uint16_t cmd_function45;              \n  uint16_t setdceclock;                 \n  uint16_t getmemoryclock;              \n  uint16_t getengineclock;              \n  uint16_t setcrtc_usingdtdtiming;      \n  uint16_t externalencodercontrol;      \n  uint16_t cmd_function51;              \n  uint16_t cmd_function52;              \n  uint16_t cmd_function53;              \n  uint16_t processi2cchanneltransaction;\n  uint16_t cmd_function55;              \n  uint16_t cmd_function56;              \n  uint16_t cmd_function57;              \n  uint16_t cmd_function58;              \n  uint16_t cmd_function59;              \n  uint16_t computegpuclockparam;        \n  uint16_t cmd_function61;              \n  uint16_t cmd_function62;              \n  uint16_t dynamicmemorysettings;       \n  uint16_t memorytraining;              \n  uint16_t cmd_function65;              \n  uint16_t cmd_function66;              \n  uint16_t setvoltage;                  \n  uint16_t cmd_function68;              \n  uint16_t readefusevalue;              \n  uint16_t cmd_function70;              \n  uint16_t cmd_function71;              \n  uint16_t cmd_function72;              \n  uint16_t cmd_function73;              \n  uint16_t cmd_function74;              \n  uint16_t cmd_function75;              \n  uint16_t dig1transmittercontrol;      \n  uint16_t cmd_function77;              \n  uint16_t processauxchanneltransaction;\n  uint16_t cmd_function79;              \n  uint16_t getvoltageinfo;              \n};\n\nstruct atom_master_command_function_v2_1\n{\n  struct atom_common_table_header  table_header;\n  struct atom_master_list_of_command_functions_v2_1 listofcmdfunctions;\n};\n\n    \nstruct atom_function_attribute\n{\n  uint16_t  ws_in_bytes:8;            \n  uint16_t  ps_in_bytes:7;            \n  uint16_t  updated_by_util:1;        \n};\n\n\n    \nstruct atom_rom_hw_function_header\n{\n  struct atom_common_table_header func_header;\n  struct atom_function_attribute func_attrib;  \n};\n\n\n \n \nstruct atom_master_list_of_data_tables_v2_1{\n  uint16_t utilitypipeline;                \n  uint16_t multimedia_info;               \n  uint16_t smc_dpm_info;\n  uint16_t sw_datatable3;                 \n  uint16_t firmwareinfo;                   \n  uint16_t sw_datatable5;\n  uint16_t lcd_info;                       \n  uint16_t sw_datatable7;\n  uint16_t smu_info;                 \n  uint16_t sw_datatable9;\n  uint16_t sw_datatable10; \n  uint16_t vram_usagebyfirmware;           \n  uint16_t gpio_pin_lut;                   \n  uint16_t sw_datatable13; \n  uint16_t gfx_info;\n  uint16_t powerplayinfo;                  \n  uint16_t sw_datatable16;                \n  uint16_t sw_datatable17;\n  uint16_t sw_datatable18;\n  uint16_t sw_datatable19;                \n  uint16_t sw_datatable20;\n  uint16_t sw_datatable21;\n  uint16_t displayobjectinfo;              \n  uint16_t indirectioaccess;\t\t\t   \n  uint16_t umc_info;                       \n  uint16_t sw_datatable25;\n  uint16_t sw_datatable26;\n  uint16_t dce_info;                       \n  uint16_t vram_info;                      \n  uint16_t sw_datatable29;\n  uint16_t integratedsysteminfo;           \n  uint16_t asic_profiling_info;            \n  uint16_t voltageobject_info;             \n  uint16_t sw_datatable33;\n  uint16_t sw_datatable34;\n};\n\n\nstruct atom_master_data_table_v2_1\n{ \n  struct atom_common_table_header table_header;\n  struct atom_master_list_of_data_tables_v2_1 listOfdatatables;\n};\n\n\nstruct atom_dtd_format\n{\n  uint16_t  pixclk;\n  uint16_t  h_active;\n  uint16_t  h_blanking_time;\n  uint16_t  v_active;\n  uint16_t  v_blanking_time;\n  uint16_t  h_sync_offset;\n  uint16_t  h_sync_width;\n  uint16_t  v_sync_offset;\n  uint16_t  v_syncwidth;\n  uint16_t  reserved;\n  uint16_t  reserved0;\n  uint8_t   h_border;\n  uint8_t   v_border;\n  uint16_t  miscinfo;\n  uint8_t   atom_mode_id;\n  uint8_t   refreshrate;\n};\n\n \nenum atom_dtd_format_modemiscinfo{\n  ATOM_HSYNC_POLARITY    = 0x0002,\n  ATOM_VSYNC_POLARITY    = 0x0004,\n  ATOM_H_REPLICATIONBY2  = 0x0010,\n  ATOM_V_REPLICATIONBY2  = 0x0020,\n  ATOM_INTERLACE         = 0x0080,\n  ATOM_COMPOSITESYNC     = 0x0040,\n};\n\n\n \n\n\n \n\nstruct atom_firmware_info_v3_1\n{\n  struct atom_common_table_header table_header;\n  uint32_t firmware_revision;\n  uint32_t bootup_sclk_in10khz;\n  uint32_t bootup_mclk_in10khz;\n  uint32_t firmware_capability;             \n  uint32_t main_call_parser_entry;           \n  uint32_t bios_scratch_reg_startaddr;      \n  uint16_t bootup_vddc_mv;\n  uint16_t bootup_vddci_mv; \n  uint16_t bootup_mvddc_mv;\n  uint16_t bootup_vddgfx_mv;\n  uint8_t  mem_module_id;       \n  uint8_t  coolingsolution_id;               \n  uint8_t  reserved1[2];\n  uint32_t mc_baseaddr_high;\n  uint32_t mc_baseaddr_low;\n  uint32_t reserved2[6];\n};\n\n \nenum atombios_firmware_capability\n{\n\tATOM_FIRMWARE_CAP_FIRMWARE_POSTED = 0x00000001,\n\tATOM_FIRMWARE_CAP_GPU_VIRTUALIZATION  = 0x00000002,\n\tATOM_FIRMWARE_CAP_WMI_SUPPORT  = 0x00000040,\n\tATOM_FIRMWARE_CAP_HWEMU_ENABLE  = 0x00000080,\n\tATOM_FIRMWARE_CAP_HWEMU_UMC_CFG = 0x00000100,\n\tATOM_FIRMWARE_CAP_SRAM_ECC      = 0x00000200,\n\tATOM_FIRMWARE_CAP_ENABLE_2STAGE_BIST_TRAINING  = 0x00000400,\n\tATOM_FIRMWARE_CAP_ENABLE_2ND_USB20PORT = 0x0008000,\n\tATOM_FIRMWARE_CAP_DYNAMIC_BOOT_CFG_ENABLE = 0x0020000,\n};\n\nenum atom_cooling_solution_id{\n  AIR_COOLING    = 0x00,\n  LIQUID_COOLING = 0x01\n};\n\nstruct atom_firmware_info_v3_2 {\n  struct atom_common_table_header table_header;\n  uint32_t firmware_revision;\n  uint32_t bootup_sclk_in10khz;\n  uint32_t bootup_mclk_in10khz;\n  uint32_t firmware_capability;             \n  uint32_t main_call_parser_entry;           \n  uint32_t bios_scratch_reg_startaddr;      \n  uint16_t bootup_vddc_mv;\n  uint16_t bootup_vddci_mv;\n  uint16_t bootup_mvddc_mv;\n  uint16_t bootup_vddgfx_mv;\n  uint8_t  mem_module_id;\n  uint8_t  coolingsolution_id;               \n  uint8_t  reserved1[2];\n  uint32_t mc_baseaddr_high;\n  uint32_t mc_baseaddr_low;\n  uint8_t  board_i2c_feature_id;            \n  uint8_t  board_i2c_feature_gpio_id;       \n  uint8_t  board_i2c_feature_slave_addr;\n  uint8_t  reserved3;\n  uint16_t bootup_mvddq_mv;\n  uint16_t bootup_mvpp_mv;\n  uint32_t zfbstartaddrin16mb;\n  uint32_t reserved2[3];\n};\n\nstruct atom_firmware_info_v3_3\n{\n  struct atom_common_table_header table_header;\n  uint32_t firmware_revision;\n  uint32_t bootup_sclk_in10khz;\n  uint32_t bootup_mclk_in10khz;\n  uint32_t firmware_capability;             \n  uint32_t main_call_parser_entry;           \n  uint32_t bios_scratch_reg_startaddr;      \n  uint16_t bootup_vddc_mv;\n  uint16_t bootup_vddci_mv;\n  uint16_t bootup_mvddc_mv;\n  uint16_t bootup_vddgfx_mv;\n  uint8_t  mem_module_id;\n  uint8_t  coolingsolution_id;               \n  uint8_t  reserved1[2];\n  uint32_t mc_baseaddr_high;\n  uint32_t mc_baseaddr_low;\n  uint8_t  board_i2c_feature_id;            \n  uint8_t  board_i2c_feature_gpio_id;       \n  uint8_t  board_i2c_feature_slave_addr;\n  uint8_t  reserved3;\n  uint16_t bootup_mvddq_mv;\n  uint16_t bootup_mvpp_mv;\n  uint32_t zfbstartaddrin16mb;\n  uint32_t pplib_pptable_id;                \n  uint32_t reserved2[2];\n};\n\nstruct atom_firmware_info_v3_4 {\n\tstruct atom_common_table_header table_header;\n\tuint32_t firmware_revision;\n\tuint32_t bootup_sclk_in10khz;\n\tuint32_t bootup_mclk_in10khz;\n\tuint32_t firmware_capability;             \n\tuint32_t main_call_parser_entry;           \n\tuint32_t bios_scratch_reg_startaddr;      \n\tuint16_t bootup_vddc_mv;\n\tuint16_t bootup_vddci_mv;\n\tuint16_t bootup_mvddc_mv;\n\tuint16_t bootup_vddgfx_mv;\n\tuint8_t  mem_module_id;\n\tuint8_t  coolingsolution_id;               \n\tuint8_t  reserved1[2];\n\tuint32_t mc_baseaddr_high;\n\tuint32_t mc_baseaddr_low;\n\tuint8_t  board_i2c_feature_id;            \n\tuint8_t  board_i2c_feature_gpio_id;       \n\tuint8_t  board_i2c_feature_slave_addr;\n\tuint8_t  ras_rom_i2c_slave_addr;\n\tuint16_t bootup_mvddq_mv;\n\tuint16_t bootup_mvpp_mv;\n\tuint32_t zfbstartaddrin16mb;\n\tuint32_t pplib_pptable_id;                \n\tuint32_t mvdd_ratio;                      \n\tuint16_t hw_bootup_vddgfx_mv;             \n\tuint16_t hw_bootup_vddc_mv;               \n\tuint16_t hw_bootup_mvddc_mv;              \n\tuint16_t hw_bootup_vddci_mv;              \n\tuint32_t maco_pwrlimit_mw;                \n\tuint32_t usb_pwrlimit_mw;                 \n\tuint32_t fw_reserved_size_in_kb;          \n        uint32_t pspbl_init_done_reg_addr;\n        uint32_t pspbl_init_done_value;\n        uint32_t pspbl_init_done_check_timeout;   \n        uint32_t reserved[2];\n};\n\n \n\nstruct lcd_info_v2_1\n{\n  struct  atom_common_table_header table_header;\n  struct  atom_dtd_format  lcd_timing;\n  uint16_t backlight_pwm;\n  uint16_t special_handle_cap;\n  uint16_t panel_misc;\n  uint16_t lvds_max_slink_pclk;\n  uint16_t lvds_ss_percentage;\n  uint16_t lvds_ss_rate_10hz;\n  uint8_t  pwr_on_digon_to_de;           \n  uint8_t  pwr_on_de_to_vary_bl;\n  uint8_t  pwr_down_vary_bloff_to_de;\n  uint8_t  pwr_down_de_to_digoff;\n  uint8_t  pwr_off_delay;\n  uint8_t  pwr_on_vary_bl_to_blon;\n  uint8_t  pwr_down_bloff_to_vary_bloff;\n  uint8_t  panel_bpc;\n  uint8_t  dpcd_edp_config_cap;\n  uint8_t  dpcd_max_link_rate;\n  uint8_t  dpcd_max_lane_count;\n  uint8_t  dpcd_max_downspread;\n  uint8_t  min_allowed_bl_level;\n  uint8_t  max_allowed_bl_level;\n  uint8_t  bootup_bl_level;\n  uint8_t  dplvdsrxid;\n  uint32_t reserved1[8];\n};\n\n \nenum atom_lcd_info_panel_misc{\n  ATOM_PANEL_MISC_FPDI            =0x0002,\n};\n\n\nenum atom_lcd_info_dptolvds_rx_id\n{\n  eDP_TO_LVDS_RX_DISABLE                 = 0x00,       \n  eDP_TO_LVDS_COMMON_ID                  = 0x01,       \n  eDP_TO_LVDS_REALTEK_ID                 = 0x02,       \n};\n\n    \n \n\nstruct atom_gpio_pin_assignment\n{\n  uint32_t data_a_reg_index;\n  uint8_t  gpio_bitshift;\n  uint8_t  gpio_mask_bitshift;\n  uint8_t  gpio_id;\n  uint8_t  reserved;\n};\n\n \nenum atom_gpio_pin_assignment_gpio_id {\n  I2C_HW_LANE_MUX        =0x0f,  \n  I2C_HW_ENGINE_ID_MASK  =0x70,   \n  I2C_HW_CAP             =0x80,  \n\n   \n   \n  PCIE_VDDC_CONTROL_GPIO_PINID = 56,\n   \n  PP_AC_DC_SWITCH_GPIO_PINID = 60,\n   \n  VDDC_VRHOT_GPIO_PINID = 61,\n   \n  VDDC_PCC_GPIO_PINID = 62,\n   \n  EFUSE_CUT_ENABLE_GPIO_PINID = 63,\n   \n  DRAM_SELF_REFRESH_GPIO_PINID = 64,\n   \n  THERMAL_INT_OUTPUT_GPIO_PINID =65,\n};\n\n\nstruct atom_gpio_pin_lut_v2_1\n{\n  struct  atom_common_table_header  table_header;\n   \n  struct  atom_gpio_pin_assignment  gpio_pin[8];\n};\n\n\n \n\nstruct vram_usagebyfirmware_v2_1\n{\n\tstruct  atom_common_table_header  table_header;\n\tuint32_t  start_address_in_kb;\n\tuint16_t  used_by_firmware_in_kb;\n\tuint16_t  used_by_driver_in_kb;\n};\n\nstruct vram_usagebyfirmware_v2_2 {\n\tstruct  atom_common_table_header  table_header;\n\tuint32_t  fw_region_start_address_in_kb;\n\tuint16_t  used_by_firmware_in_kb;\n\tuint16_t  reserved;\n\tuint32_t  driver_region0_start_address_in_kb;\n\tuint32_t  used_by_driver_region0_in_kb;\n\tuint32_t  reserved32[7];\n};\n\n \n\nenum atom_object_record_type_id {\n\tATOM_I2C_RECORD_TYPE = 1,\n\tATOM_HPD_INT_RECORD_TYPE = 2,\n\tATOM_CONNECTOR_CAP_RECORD_TYPE = 3,\n\tATOM_CONNECTOR_SPEED_UPTO = 4,\n\tATOM_OBJECT_GPIO_CNTL_RECORD_TYPE = 9,\n\tATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE = 16,\n\tATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE = 17,\n\tATOM_ENCODER_CAP_RECORD_TYPE = 20,\n\tATOM_BRACKET_LAYOUT_RECORD_TYPE = 21,\n\tATOM_CONNECTOR_FORCED_TMDS_CAP_RECORD_TYPE = 22,\n\tATOM_DISP_CONNECTOR_CAPS_RECORD_TYPE = 23,\n\tATOM_BRACKET_LAYOUT_V2_RECORD_TYPE = 25,\n\tATOM_RECORD_END_TYPE = 0xFF,\n};\n\nstruct atom_common_record_header\n{\n  uint8_t record_type;                      \n  uint8_t record_size;                      \n};\n\nstruct atom_i2c_record\n{\n  struct atom_common_record_header record_header;   \n  uint8_t i2c_id; \n  uint8_t i2c_slave_addr;                   \n};\n\nstruct atom_hpd_int_record\n{\n  struct atom_common_record_header record_header;  \n  uint8_t  pin_id;              \n  uint8_t  plugin_pin_state;\n};\n\nstruct atom_connector_caps_record {\n\tstruct atom_common_record_header\n\t\trecord_header; \n\tuint16_t connector_caps; \n};\n\nstruct atom_connector_speed_record {\n\tstruct atom_common_record_header\n\t\trecord_header; \n\tuint32_t connector_max_speed; \n\tuint16_t reserved;\n};\n\n\nenum atom_encoder_caps_def\n{\n  ATOM_ENCODER_CAP_RECORD_HBR2                  =0x01,         \n  ATOM_ENCODER_CAP_RECORD_MST_EN                =0x01,         \n  ATOM_ENCODER_CAP_RECORD_HBR2_EN               =0x02,         \n  ATOM_ENCODER_CAP_RECORD_HDMI6Gbps_EN          =0x04,         \n  ATOM_ENCODER_CAP_RECORD_HBR3_EN               =0x08,         \n  ATOM_ENCODER_CAP_RECORD_DP2                   =0x10,         \n  ATOM_ENCODER_CAP_RECORD_UHBR10_EN             =0x20,         \n  ATOM_ENCODER_CAP_RECORD_UHBR13_5_EN           =0x40,         \n  ATOM_ENCODER_CAP_RECORD_UHBR20_EN             =0x80,         \n  ATOM_ENCODER_CAP_RECORD_USB_C_TYPE            =0x100,        \n};\n\nstruct  atom_encoder_caps_record\n{\n  struct atom_common_record_header record_header;  \n  uint32_t  encodercaps;\n};\n\nenum atom_connector_caps_def\n{\n  ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY         = 0x01,        \n  ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY_BL      = 0x02,        \n};\n\nstruct atom_disp_connector_caps_record\n{\n  struct atom_common_record_header record_header;\n  uint32_t connectcaps;                          \n};\n\n\nstruct atom_gpio_pin_control_pair\n{\n  uint8_t gpio_id;               \n  uint8_t gpio_pinstate;         \n};\n\nstruct atom_object_gpio_cntl_record\n{\n  struct atom_common_record_header record_header;\n  uint8_t flag;                   \n  uint8_t number_of_pins;         \n  struct atom_gpio_pin_control_pair gpio[1];              \n};\n\n\nenum atom_gpio_pin_control_pinstate_def\n{\n  GPIO_PIN_TYPE_INPUT             = 0x00,\n  GPIO_PIN_TYPE_OUTPUT            = 0x10,\n  GPIO_PIN_TYPE_HW_CONTROL        = 0x20,\n\n\n  GPIO_PIN_OUTPUT_STATE_MASK      = 0x01,\n  GPIO_PIN_OUTPUT_STATE_SHIFT     = 0,\n  GPIO_PIN_STATE_ACTIVE_LOW       = 0x0,\n  GPIO_PIN_STATE_ACTIVE_HIGH      = 0x1,\n};\n\n\n\nenum atom_glsync_record_gpio_index_def\n{\n  ATOM_GPIO_INDEX_GLSYNC_REFCLK    = 0,\n  ATOM_GPIO_INDEX_GLSYNC_HSYNC     = 1,\n  ATOM_GPIO_INDEX_GLSYNC_VSYNC     = 2,\n  ATOM_GPIO_INDEX_GLSYNC_SWAP_REQ  = 3,\n  ATOM_GPIO_INDEX_GLSYNC_SWAP_GNT  = 4,\n  ATOM_GPIO_INDEX_GLSYNC_INTERRUPT = 5,\n  ATOM_GPIO_INDEX_GLSYNC_V_RESET   = 6,\n  ATOM_GPIO_INDEX_GLSYNC_SWAP_CNTL = 7,\n  ATOM_GPIO_INDEX_GLSYNC_SWAP_SEL  = 8,\n  ATOM_GPIO_INDEX_GLSYNC_MAX       = 9,\n};\n\n\nstruct atom_connector_hpdpin_lut_record     \n{\n  struct atom_common_record_header record_header;\n  uint8_t hpd_pin_map[8];             \n};\n\nstruct atom_connector_auxddc_lut_record     \n{\n  struct atom_common_record_header record_header;\n  uint8_t aux_ddc_map[8];\n};\n\nstruct atom_connector_forced_tmds_cap_record\n{\n  struct atom_common_record_header record_header;\n  \n  uint8_t  maxtmdsclkrate_in2_5mhz;\n  uint8_t  reserved;\n};    \n\nstruct atom_connector_layout_info\n{\n  uint16_t connectorobjid;\n  uint8_t  connector_type;\n  uint8_t  position;\n};\n\n\nenum atom_connector_layout_info_connector_type_def\n{\n  CONNECTOR_TYPE_DVI_D                 = 1,\n \n  CONNECTOR_TYPE_HDMI                  = 4,\n  CONNECTOR_TYPE_DISPLAY_PORT          = 5,\n  CONNECTOR_TYPE_MINI_DISPLAY_PORT     = 6,\n};\n\nstruct  atom_bracket_layout_record\n{\n  struct atom_common_record_header record_header;\n  uint8_t bracketlen;\n  uint8_t bracketwidth;\n  uint8_t conn_num;\n  uint8_t reserved;\n  struct atom_connector_layout_info  conn_info[1];\n};\nstruct atom_bracket_layout_record_v2 {\n\tstruct atom_common_record_header\n\t\trecord_header; \n\tuint8_t bracketlen; \n\tuint8_t bracketwidth; \n\tuint8_t conn_num; \n\tuint8_t mini_type; \n\tuint8_t reserved1;\n\tuint8_t reserved2;\n};\n\nenum atom_connector_layout_info_mini_type_def {\n\tMINI_TYPE_NORMAL = 0,\n\tMINI_TYPE_MINI = 1,\n};\n\nenum atom_display_device_tag_def{\n  ATOM_DISPLAY_LCD1_SUPPORT            = 0x0002, \n  ATOM_DISPLAY_LCD2_SUPPORT\t\t\t       = 0x0020, \n  ATOM_DISPLAY_DFP1_SUPPORT            = 0x0008,\n  ATOM_DISPLAY_DFP2_SUPPORT            = 0x0080,\n  ATOM_DISPLAY_DFP3_SUPPORT            = 0x0200,\n  ATOM_DISPLAY_DFP4_SUPPORT            = 0x0400,\n  ATOM_DISPLAY_DFP5_SUPPORT            = 0x0800,\n  ATOM_DISPLAY_DFP6_SUPPORT            = 0x0040,\n  ATOM_DISPLAY_DFPx_SUPPORT            = 0x0ec8,\n};\n\nstruct atom_display_object_path_v2\n{\n  uint16_t display_objid;                  \n  uint16_t disp_recordoffset;\n  uint16_t encoderobjid;                   \n  uint16_t extencoderobjid;                \n  uint16_t encoder_recordoffset;\n  uint16_t extencoder_recordoffset;\n  uint16_t device_tag;                     \n  uint8_t  priority_id;\n  uint8_t  reserved;\n};\n\nstruct atom_display_object_path_v3 {\n\tuint16_t display_objid; \n\tuint16_t disp_recordoffset;\n\tuint16_t encoderobjid; \n\tuint16_t reserved1; \n\tuint16_t reserved2; \n\tuint16_t reserved3; \n\t\n\t\n\tuint16_t device_tag;\n\tuint16_t reserved4; \n};\n\nstruct display_object_info_table_v1_4\n{\n  struct    atom_common_table_header  table_header;\n  uint16_t  supporteddevices;\n  uint8_t   number_of_path;\n  uint8_t   reserved;\n  struct    atom_display_object_path_v2 display_path[8];   \n};\n\nstruct display_object_info_table_v1_5 {\n\tstruct atom_common_table_header table_header;\n\tuint16_t supporteddevices;\n\tuint8_t number_of_path;\n\tuint8_t reserved;\n\t\n\t\n\tstruct atom_display_object_path_v3 display_path[8];\n};\n\n \nstruct atom_display_controller_info_v4_1\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t display_caps;\n  uint32_t bootup_dispclk_10khz;\n  uint16_t dce_refclk_10khz;\n  uint16_t i2c_engine_refclk_10khz;\n  uint16_t dvi_ss_percentage;       \n  uint16_t dvi_ss_rate_10hz;        \n  uint16_t hdmi_ss_percentage;      \n  uint16_t hdmi_ss_rate_10hz;\n  uint16_t dp_ss_percentage;        \n  uint16_t dp_ss_rate_10hz;\n  uint8_t  dvi_ss_mode;             \n  uint8_t  hdmi_ss_mode;            \n  uint8_t  dp_ss_mode;              \n  uint8_t  ss_reserved;\n  uint8_t  hardcode_mode_num;       \n  uint8_t  reserved1[3];\n  uint16_t dpphy_refclk_10khz;  \n  uint16_t reserved2;\n  uint8_t  dceip_min_ver;\n  uint8_t  dceip_max_ver;\n  uint8_t  max_disp_pipe_num;\n  uint8_t  max_vbios_active_disp_pipe_num;\n  uint8_t  max_ppll_num;\n  uint8_t  max_disp_phy_num;\n  uint8_t  max_aux_pairs;\n  uint8_t  remotedisplayconfig;\n  uint8_t  reserved3[8];\n};\n\nstruct atom_display_controller_info_v4_2\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t display_caps;            \n  uint32_t bootup_dispclk_10khz;\n  uint16_t dce_refclk_10khz;\n  uint16_t i2c_engine_refclk_10khz;\n  uint16_t dvi_ss_percentage;       \n  uint16_t dvi_ss_rate_10hz;\n  uint16_t hdmi_ss_percentage;      \n  uint16_t hdmi_ss_rate_10hz;\n  uint16_t dp_ss_percentage;        \n  uint16_t dp_ss_rate_10hz;\n  uint8_t  dvi_ss_mode;             \n  uint8_t  hdmi_ss_mode;            \n  uint8_t  dp_ss_mode;              \n  uint8_t  ss_reserved;\n  uint8_t  dfp_hardcode_mode_num;   \n  uint8_t  dfp_hardcode_refreshrate;\n  uint8_t  vga_hardcode_mode_num;   \n  uint8_t  vga_hardcode_refreshrate;\n  uint16_t dpphy_refclk_10khz;  \n  uint16_t reserved2;\n  uint8_t  dcnip_min_ver;\n  uint8_t  dcnip_max_ver;\n  uint8_t  max_disp_pipe_num;\n  uint8_t  max_vbios_active_disp_pipe_num;\n  uint8_t  max_ppll_num;\n  uint8_t  max_disp_phy_num;\n  uint8_t  max_aux_pairs;\n  uint8_t  remotedisplayconfig;\n  uint8_t  reserved3[8];\n};\n\nstruct atom_display_controller_info_v4_3\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t display_caps;\n  uint32_t bootup_dispclk_10khz;\n  uint16_t dce_refclk_10khz;\n  uint16_t i2c_engine_refclk_10khz;\n  uint16_t dvi_ss_percentage;       \n  uint16_t dvi_ss_rate_10hz;\n  uint16_t hdmi_ss_percentage;      \n  uint16_t hdmi_ss_rate_10hz;\n  uint16_t dp_ss_percentage;        \n  uint16_t dp_ss_rate_10hz;\n  uint8_t  dvi_ss_mode;             \n  uint8_t  hdmi_ss_mode;            \n  uint8_t  dp_ss_mode;              \n  uint8_t  ss_reserved;\n  uint8_t  dfp_hardcode_mode_num;   \n  uint8_t  dfp_hardcode_refreshrate;\n  uint8_t  vga_hardcode_mode_num;   \n  uint8_t  vga_hardcode_refreshrate;\n  uint16_t dpphy_refclk_10khz;\n  uint16_t reserved2;\n  uint8_t  dcnip_min_ver;\n  uint8_t  dcnip_max_ver;\n  uint8_t  max_disp_pipe_num;\n  uint8_t  max_vbios_active_disp_pipe_num;\n  uint8_t  max_ppll_num;\n  uint8_t  max_disp_phy_num;\n  uint8_t  max_aux_pairs;\n  uint8_t  remotedisplayconfig;\n  uint8_t  reserved3[8];\n};\n\nstruct atom_display_controller_info_v4_4 {\n\tstruct atom_common_table_header table_header;\n\tuint32_t display_caps;\n\tuint32_t bootup_dispclk_10khz;\n\tuint16_t dce_refclk_10khz;\n\tuint16_t i2c_engine_refclk_10khz;\n\tuint16_t dvi_ss_percentage;\t \n\tuint16_t dvi_ss_rate_10hz;\n\tuint16_t hdmi_ss_percentage;\t \n\tuint16_t hdmi_ss_rate_10hz;\n\tuint16_t dp_ss_percentage;\t \n\tuint16_t dp_ss_rate_10hz;\n\tuint8_t dvi_ss_mode;\t\t \n\tuint8_t hdmi_ss_mode;\t\t \n\tuint8_t dp_ss_mode;\t\t \n\tuint8_t ss_reserved;\n\tuint8_t dfp_hardcode_mode_num;\t \n\tuint8_t dfp_hardcode_refreshrate;\n\tuint8_t vga_hardcode_mode_num;\t \n\tuint8_t vga_hardcode_refreshrate;\n\tuint16_t dpphy_refclk_10khz;\n\tuint16_t hw_chip_id;\n\tuint8_t dcnip_min_ver;\n\tuint8_t dcnip_max_ver;\n\tuint8_t max_disp_pipe_num;\n\tuint8_t max_vbios_active_disp_pipum;\n\tuint8_t max_ppll_num;\n\tuint8_t max_disp_phy_num;\n\tuint8_t max_aux_pairs;\n\tuint8_t remotedisplayconfig;\n\tuint32_t dispclk_pll_vco_freq;\n\tuint32_t dp_ref_clk_freq;\n\tuint32_t max_mclk_chg_lat;\t \n\tuint32_t max_sr_exit_lat;\t \n\tuint32_t max_sr_enter_exit_lat;\t \n\tuint16_t dc_golden_table_offset; \n\tuint16_t dc_golden_table_ver;\n\tuint32_t reserved3[3];\n};\n\nstruct atom_dc_golden_table_v1\n{\n\tuint32_t aux_dphy_rx_control0_val;\n\tuint32_t aux_dphy_tx_control_val;\n\tuint32_t aux_dphy_rx_control1_val;\n\tuint32_t dc_gpio_aux_ctrl_0_val;\n\tuint32_t dc_gpio_aux_ctrl_1_val;\n\tuint32_t dc_gpio_aux_ctrl_2_val;\n\tuint32_t dc_gpio_aux_ctrl_3_val;\n\tuint32_t dc_gpio_aux_ctrl_4_val;\n\tuint32_t dc_gpio_aux_ctrl_5_val;\n\tuint32_t reserved[23];\n};\n\nenum dce_info_caps_def {\n\t\n\tDCE_INFO_CAPS_FORCE_DISPDEV_CONNECTED = 0x02,\n\t\n\tDCE_INFO_CAPS_DISABLE_DFP_DP_HBR2 = 0x04,\n\t\n\tDCE_INFO_CAPS_ENABLE_INTERLAC_TIMING = 0x08,\n\t\n\tDCE_INFO_CAPS_LTTPR_SUPPORT_ENABLE = 0x20,\n\tDCE_INFO_CAPS_VBIOS_LTTPR_TRANSPARENT_ENABLE = 0x40,\n};\n\nstruct atom_display_controller_info_v4_5\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t display_caps;\n  uint32_t bootup_dispclk_10khz;\n  uint16_t dce_refclk_10khz;\n  uint16_t i2c_engine_refclk_10khz;\n  uint16_t dvi_ss_percentage;       \n  uint16_t dvi_ss_rate_10hz;\n  uint16_t hdmi_ss_percentage;      \n  uint16_t hdmi_ss_rate_10hz;\n  uint16_t dp_ss_percentage;        \n  uint16_t dp_ss_rate_10hz;\n  uint8_t  dvi_ss_mode;             \n  uint8_t  hdmi_ss_mode;            \n  uint8_t  dp_ss_mode;              \n  uint8_t  ss_reserved;\n  \n  uint8_t  dfp_hardcode_mode_num;\n  \n  uint8_t  dfp_hardcode_refreshrate;\n  \n  uint8_t  vga_hardcode_mode_num;\n  \n  uint8_t  vga_hardcode_refreshrate;\n  uint16_t dpphy_refclk_10khz;\n  uint16_t hw_chip_id;\n  uint8_t  dcnip_min_ver;\n  uint8_t  dcnip_max_ver;\n  uint8_t  max_disp_pipe_num;\n  uint8_t  max_vbios_active_disp_pipe_num;\n  uint8_t  max_ppll_num;\n  uint8_t  max_disp_phy_num;\n  uint8_t  max_aux_pairs;\n  uint8_t  remotedisplayconfig;\n  uint32_t dispclk_pll_vco_freq;\n  uint32_t dp_ref_clk_freq;\n  \n  uint32_t max_mclk_chg_lat;\n  \n  uint32_t max_sr_exit_lat;\n  \n  uint32_t max_sr_enter_exit_lat;\n  uint16_t dc_golden_table_offset;  \n  uint16_t dc_golden_table_ver;\n  uint32_t aux_dphy_rx_control0_val;\n  uint32_t aux_dphy_tx_control_val;\n  uint32_t aux_dphy_rx_control1_val;\n  uint32_t dc_gpio_aux_ctrl_0_val;\n  uint32_t dc_gpio_aux_ctrl_1_val;\n  uint32_t dc_gpio_aux_ctrl_2_val;\n  uint32_t dc_gpio_aux_ctrl_3_val;\n  uint32_t dc_gpio_aux_ctrl_4_val;\n  uint32_t dc_gpio_aux_ctrl_5_val;\n  uint32_t reserved[26];\n};\n\n \nstruct atom_ext_display_path\n{\n  uint16_t  device_tag;                      \n  uint16_t  device_acpi_enum;                \n  uint16_t  connectorobjid;                  \n  uint8_t   auxddclut_index;                 \n  uint8_t   hpdlut_index;                    \n  uint16_t  ext_encoder_objid;               \n  uint8_t   channelmapping;                  \n  uint8_t   chpninvert;                      \n  uint16_t  caps;\n  uint16_t  reserved; \n};\n\n\nenum ext_display_path_cap_def {\n\tEXT_DISPLAY_PATH_CAPS__HBR2_DISABLE =           0x0001,\n\tEXT_DISPLAY_PATH_CAPS__DP_FIXED_VS_EN =         0x0002,\n\tEXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK =          0x007C,\n\tEXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204 =      (0x01 << 2), \n\tEXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT = (0x02 << 2), \n\tEXT_DISPLAY_PATH_CAPS__HDMI20_PARADE_PS175 =    (0x03 << 2)  \n};\n\nstruct atom_external_display_connection_info\n{\n  struct  atom_common_table_header  table_header;\n  uint8_t                  guid[16];                                  \n  struct atom_ext_display_path path[7];                               \n  uint8_t                  checksum;                                  \n  uint8_t                  stereopinid;                               \n  uint8_t                  remotedisplayconfig;\n  uint8_t                  edptolvdsrxid;\n  uint8_t                  fixdpvoltageswing;                         \n  uint8_t                  reserved[3];                               \n};\n\n \n\nstruct atom_camera_dphy_timing_param\n{\n  uint8_t  profile_id;       \n  uint32_t param;\n};\n\nstruct atom_camera_dphy_elec_param\n{\n  uint16_t param[3];\n};\n\nstruct atom_camera_module_info\n{\n  uint8_t module_id;                    \n  uint8_t module_name[8];\n  struct atom_camera_dphy_timing_param timingparam[6]; \n};\n\nstruct atom_camera_flashlight_info\n{\n  uint8_t flashlight_id;                \n  uint8_t name[8];\n};\n\nstruct atom_camera_data\n{\n  uint32_t versionCode;\n  struct atom_camera_module_info cameraInfo[3];      \n  struct atom_camera_flashlight_info flashInfo;      \n  struct atom_camera_dphy_elec_param dphy_param;\n  uint32_t crc_val;         \n};\n\n\nstruct atom_14nm_dpphy_dvihdmi_tuningset\n{\n  uint32_t max_symclk_in10khz;\n  uint8_t encoder_mode;            \n  uint8_t phy_sel;                 \n  uint16_t margindeemph;           \n  uint8_t deemph_6db_4;            \n  uint8_t boostadj;                \n  uint8_t tx_driver_fifty_ohms;    \n  uint8_t deemph_sel;              \n};\n\nstruct atom_14nm_dpphy_dp_setting{\n  uint8_t dp_vs_pemph_level;       \n  uint16_t margindeemph;           \n  uint8_t deemph_6db_4;            \n  uint8_t boostadj;                \n};\n\nstruct atom_14nm_dpphy_dp_tuningset{\n  uint8_t phy_sel;                 \n  uint8_t version;\n  uint16_t table_size;             \n  uint16_t reserved;\n  struct atom_14nm_dpphy_dp_setting dptuning[10];\n};\n\nstruct atom_14nm_dig_transmitter_info_header_v4_0{  \n  struct  atom_common_table_header  table_header;  \n  uint16_t pcie_phy_tmds_hdmi_macro_settings_offset;     \n  uint16_t uniphy_vs_emph_lookup_table_offset;           \n  uint16_t uniphy_xbar_settings_table_offset;            \n};\n\nstruct atom_14nm_combphy_tmds_vs_set\n{\n  uint8_t sym_clk;\n  uint8_t dig_mode;\n  uint8_t phy_sel;\n  uint16_t common_mar_deemph_nom__margin_deemph_val;\n  uint8_t common_seldeemph60__deemph_6db_4_val;\n  uint8_t cmd_bus_global_for_tx_lane0__boostadj_val ;\n  uint8_t common_zcalcode_ctrl__tx_driver_fifty_ohms_val;\n  uint8_t margin_deemph_lane0__deemph_sel_val;         \n};\n\nstruct atom_DCN_dpphy_dvihdmi_tuningset\n{\n  uint32_t max_symclk_in10khz;\n  uint8_t  encoder_mode;           \n  uint8_t  phy_sel;                \n  uint8_t  tx_eq_main;             \n  uint8_t  tx_eq_pre;              \n  uint8_t  tx_eq_post;             \n  uint8_t  reserved1;\n  uint8_t  tx_vboost_lvl;          \n  uint8_t  reserved2;\n};\n\nstruct atom_DCN_dpphy_dp_setting{\n  uint8_t dp_vs_pemph_level;       \n  uint8_t tx_eq_main;             \n  uint8_t tx_eq_pre;              \n  uint8_t tx_eq_post;             \n  uint8_t tx_vboost_lvl;          \n};\n\nstruct atom_DCN_dpphy_dp_tuningset{\n  uint8_t phy_sel;                 \n  uint8_t version;\n  uint16_t table_size;             \n  uint16_t reserved;\n  struct atom_DCN_dpphy_dp_setting dptunings[10];\n};\n\nstruct atom_i2c_reg_info {\n  uint8_t ucI2cRegIndex;\n  uint8_t ucI2cRegVal;\n};\n\nstruct atom_hdmi_retimer_redriver_set {\n  uint8_t HdmiSlvAddr;\n  uint8_t HdmiRegNum;\n  uint8_t Hdmi6GRegNum;\n  struct atom_i2c_reg_info HdmiRegSetting[9];        \n  struct atom_i2c_reg_info Hdmi6GhzRegSetting[3];    \n};\n\nstruct atom_integrated_system_info_v1_11\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t  vbios_misc;                       \n  uint32_t  gpucapinfo;                       \n  uint32_t  system_config;                    \n  uint32_t  cpucapinfo;\n  uint16_t  gpuclk_ss_percentage;             \n  uint16_t  gpuclk_ss_type;\n  uint16_t  lvds_ss_percentage;               \n  uint16_t  lvds_ss_rate_10hz;\n  uint16_t  hdmi_ss_percentage;               \n  uint16_t  hdmi_ss_rate_10hz;\n  uint16_t  dvi_ss_percentage;                \n  uint16_t  dvi_ss_rate_10hz;\n  uint16_t  dpphy_override;                   \n  uint16_t  lvds_misc;                        \n  uint16_t  backlight_pwm_hz;                 \n  uint8_t   memorytype;                       \n  uint8_t   umachannelnumber;                 \n  uint8_t   pwr_on_digon_to_de;                \n  uint8_t   pwr_on_de_to_vary_bl;\n  uint8_t   pwr_down_vary_bloff_to_de;\n  uint8_t   pwr_down_de_to_digoff;\n  uint8_t   pwr_off_delay;\n  uint8_t   pwr_on_vary_bl_to_blon;\n  uint8_t   pwr_down_bloff_to_vary_bloff;\n  uint8_t   min_allowed_bl_level;\n  uint8_t   htc_hyst_limit;\n  uint8_t   htc_tmp_limit;\n  uint8_t   reserved1;\n  uint8_t   reserved2;\n  struct atom_external_display_connection_info extdispconninfo;\n  struct atom_14nm_dpphy_dvihdmi_tuningset dvi_tuningset;\n  struct atom_14nm_dpphy_dvihdmi_tuningset hdmi_tuningset;\n  struct atom_14nm_dpphy_dvihdmi_tuningset hdmi6g_tuningset;\n  struct atom_14nm_dpphy_dp_tuningset dp_tuningset;        \n  struct atom_14nm_dpphy_dp_tuningset dp_hbr3_tuningset;   \n  struct atom_camera_data  camera_info;\n  struct atom_hdmi_retimer_redriver_set dp0_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp1_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp2_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp3_retimer_set;   \n  struct atom_14nm_dpphy_dp_tuningset dp_hbr_tuningset;    \n  struct atom_14nm_dpphy_dp_tuningset dp_hbr2_tuningset;   \n  struct atom_14nm_dpphy_dp_tuningset edp_tuningset;       \n  uint32_t  reserved[66];\n};\n\nstruct atom_integrated_system_info_v1_12\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t  vbios_misc;                       \n  uint32_t  gpucapinfo;                       \n  uint32_t  system_config;                    \n  uint32_t  cpucapinfo;\n  uint16_t  gpuclk_ss_percentage;             \n  uint16_t  gpuclk_ss_type;\n  uint16_t  lvds_ss_percentage;               \n  uint16_t  lvds_ss_rate_10hz;\n  uint16_t  hdmi_ss_percentage;               \n  uint16_t  hdmi_ss_rate_10hz;\n  uint16_t  dvi_ss_percentage;                \n  uint16_t  dvi_ss_rate_10hz;\n  uint16_t  dpphy_override;                   \n  uint16_t  lvds_misc;                        \n  uint16_t  backlight_pwm_hz;                 \n  uint8_t   memorytype;                       \n  uint8_t   umachannelnumber;                 \n  uint8_t   pwr_on_digon_to_de;               \n  uint8_t   pwr_on_de_to_vary_bl;\n  uint8_t   pwr_down_vary_bloff_to_de;\n  uint8_t   pwr_down_de_to_digoff;\n  uint8_t   pwr_off_delay;\n  uint8_t   pwr_on_vary_bl_to_blon;\n  uint8_t   pwr_down_bloff_to_vary_bloff;\n  uint8_t   min_allowed_bl_level;\n  uint8_t   htc_hyst_limit;\n  uint8_t   htc_tmp_limit;\n  uint8_t   reserved1;\n  uint8_t   reserved2;\n  struct atom_external_display_connection_info extdispconninfo;\n  struct atom_DCN_dpphy_dvihdmi_tuningset  TMDS_tuningset;\n  struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK5_tuningset;\n  struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK8_tuningset;\n  struct atom_DCN_dpphy_dp_tuningset rbr_tuningset;        \n  struct atom_DCN_dpphy_dp_tuningset hbr3_tuningset;   \n  struct atom_camera_data  camera_info;\n  struct atom_hdmi_retimer_redriver_set dp0_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp1_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp2_retimer_set;   \n  struct atom_hdmi_retimer_redriver_set dp3_retimer_set;   \n  struct atom_DCN_dpphy_dp_tuningset hbr_tuningset;    \n  struct atom_DCN_dpphy_dp_tuningset hbr2_tuningset;   \n  struct atom_DCN_dpphy_dp_tuningset edp_tunings;       \n  struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK6_tuningset;\n  uint32_t  reserved[63];\n};\n\nstruct edp_info_table\n{\n        uint16_t edp_backlight_pwm_hz;\n        uint16_t edp_ss_percentage;\n        uint16_t edp_ss_rate_10hz;\n        uint16_t reserved1;\n        uint32_t reserved2;\n        uint8_t  edp_pwr_on_off_delay;\n        uint8_t  edp_pwr_on_vary_bl_to_blon;\n        uint8_t  edp_pwr_down_bloff_to_vary_bloff;\n        uint8_t  edp_panel_bpc;\n        uint8_t  edp_bootup_bl_level;\n        uint8_t  reserved3[3];\n        uint32_t reserved4[3];\n};\n\nstruct atom_integrated_system_info_v2_1\n{\n        struct  atom_common_table_header  table_header;\n        uint32_t  vbios_misc;                       \n        uint32_t  gpucapinfo;                       \n        uint32_t  system_config;\n        uint32_t  cpucapinfo;\n        uint16_t  gpuclk_ss_percentage;             \n        uint16_t  gpuclk_ss_type;\n        uint16_t  dpphy_override;                   \n        uint8_t   memorytype;                       \n        uint8_t   umachannelnumber;                 \n        uint8_t   htc_hyst_limit;\n        uint8_t   htc_tmp_limit;\n        uint8_t   reserved1;\n        uint8_t   reserved2;\n        struct edp_info_table edp1_info;\n        struct edp_info_table edp2_info;\n        uint32_t  reserved3[8];\n        struct atom_external_display_connection_info extdispconninfo;\n        struct atom_DCN_dpphy_dvihdmi_tuningset  TMDS_tuningset;\n        struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK5_tuningset; \n        struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK6_tuningset;\n        struct atom_DCN_dpphy_dvihdmi_tuningset  hdmiCLK8_tuningset;\n        uint32_t reserved4[6];\n        struct atom_DCN_dpphy_dp_tuningset rbr_tuningset;        \n        struct atom_DCN_dpphy_dp_tuningset hbr_tuningset;    \n        struct atom_DCN_dpphy_dp_tuningset hbr2_tuningset;   \n        struct atom_DCN_dpphy_dp_tuningset hbr3_tuningset;   \n        struct atom_DCN_dpphy_dp_tuningset edp_tunings;       \n        uint32_t reserved5[28];\n        struct atom_hdmi_retimer_redriver_set dp0_retimer_set;   \n        struct atom_hdmi_retimer_redriver_set dp1_retimer_set;   \n        struct atom_hdmi_retimer_redriver_set dp2_retimer_set;   \n        struct atom_hdmi_retimer_redriver_set dp3_retimer_set;   \n        uint32_t reserved6[30];\n        uint32_t reserved7[32];\n\n};\n\nstruct atom_n6_display_phy_tuning_set {\n\tuint8_t display_signal_type;\n\tuint8_t phy_sel;\n\tuint8_t preset_level;\n\tuint8_t reserved1;\n\tuint32_t reserved2;\n\tuint32_t speed_upto;\n\tuint8_t tx_vboost_level;\n\tuint8_t tx_vreg_v2i;\n\tuint8_t tx_vregdrv_byp;\n\tuint8_t tx_term_cntl;\n\tuint8_t tx_peak_level;\n\tuint8_t tx_slew_en;\n\tuint8_t tx_eq_pre;\n\tuint8_t tx_eq_main;\n\tuint8_t tx_eq_post;\n\tuint8_t tx_en_inv_pre;\n\tuint8_t tx_en_inv_post;\n\tuint8_t reserved3;\n\tuint32_t reserved4;\n\tuint32_t reserved5;\n\tuint32_t reserved6;\n};\n\nstruct atom_display_phy_tuning_info {\n\tstruct atom_common_table_header table_header;\n\tstruct atom_n6_display_phy_tuning_set disp_phy_tuning[1];\n};\n\nstruct atom_integrated_system_info_v2_2\n{\n\tstruct  atom_common_table_header  table_header;\n\tuint32_t  vbios_misc;                       \n\tuint32_t  gpucapinfo;                       \n\tuint32_t  system_config;\n\tuint32_t  cpucapinfo;\n\tuint16_t  gpuclk_ss_percentage;             \n\tuint16_t  gpuclk_ss_type;\n\tuint16_t  dpphy_override;                   \n\tuint8_t   memorytype;                       \n\tuint8_t   umachannelnumber;                 \n\tuint8_t   htc_hyst_limit;\n\tuint8_t   htc_tmp_limit;\n\tuint8_t   reserved1;\n\tuint8_t   reserved2;\n\tstruct edp_info_table edp1_info;\n\tstruct edp_info_table edp2_info;\n\tuint32_t  reserved3[8];\n\tstruct atom_external_display_connection_info extdispconninfo;\n\n\tuint32_t  reserved4[189];\n};\n\n\nenum atom_system_vbiosmisc_def{\n  INTEGRATED_SYSTEM_INFO__GET_EDID_CALLBACK_FUNC_SUPPORT = 0x01,\n};\n\n\n\nenum atom_system_gpucapinf_def{\n  SYS_INFO_GPUCAPS__ENABEL_DFS_BYPASS  = 0x10,\n};\n\n\nenum atom_sysinfo_dpphy_override_def{\n  ATOM_ENABLE_DVI_TUNINGSET   = 0x01,\n  ATOM_ENABLE_HDMI_TUNINGSET  = 0x02,\n  ATOM_ENABLE_HDMI6G_TUNINGSET  = 0x04,\n  ATOM_ENABLE_DP_TUNINGSET  = 0x08,\n  ATOM_ENABLE_DP_HBR3_TUNINGSET  = 0x10,  \n};\n\n\nenum atom_sys_info_lvds_misc_def\n{\n  SYS_INFO_LVDS_MISC_888_FPDI_MODE                 =0x01,\n  SYS_INFO_LVDS_MISC_888_BPC_MODE                  =0x04,\n  SYS_INFO_LVDS_MISC_OVERRIDE_EN                   =0x08,\n};\n\n\n\nenum atom_dmi_t17_mem_type_def{\n  OtherMemType = 0x01,                                  \n  UnknownMemType,                                       \n  DramMemType,                                          \n  EdramMemType,                                         \n  VramMemType,                                          \n  SramMemType,                                          \n  RamMemType,                                           \n  RomMemType,                                           \n  FlashMemType,                                         \n  EepromMemType,                                        \n  FepromMemType,                                        \n  EpromMemType,                                         \n  CdramMemType,                                         \n  ThreeDramMemType,                                     \n  SdramMemType,                                         \n  SgramMemType,                                         \n  RdramMemType,                                         \n  DdrMemType,                                           \n  Ddr2MemType,                                          \n  Ddr2FbdimmMemType,                                    \n  Ddr3MemType = 0x18,                                   \n  Fbd2MemType,                                          \n  Ddr4MemType,                                          \n  LpDdrMemType,                                         \n  LpDdr2MemType,                                        \n  LpDdr3MemType,                                        \n  LpDdr4MemType,                                        \n  GDdr6MemType,                                         \n  HbmMemType,                                           \n  Hbm2MemType,                                          \n  Ddr5MemType,                                          \n  LpDdr5MemType,                                        \n};\n\n\n\nstruct atom_fusion_system_info_v4\n{\n  struct atom_integrated_system_info_v1_11   sysinfo;           \n  uint32_t   powerplayinfo[256];                                \n}; \n\n\n \n\nstruct  atom_gfx_info_v2_2\n{\n  struct  atom_common_table_header  table_header;\n  uint8_t gfxip_min_ver;\n  uint8_t gfxip_max_ver;\n  uint8_t max_shader_engines;\n  uint8_t max_tile_pipes;\n  uint8_t max_cu_per_sh;\n  uint8_t max_sh_per_se;\n  uint8_t max_backends_per_se;\n  uint8_t max_texture_channel_caches;\n  uint32_t regaddr_cp_dma_src_addr;\n  uint32_t regaddr_cp_dma_src_addr_hi;\n  uint32_t regaddr_cp_dma_dst_addr;\n  uint32_t regaddr_cp_dma_dst_addr_hi;\n  uint32_t regaddr_cp_dma_command; \n  uint32_t regaddr_cp_status;\n  uint32_t regaddr_rlc_gpu_clock_32;\n  uint32_t rlc_gpu_timer_refclk; \n};\n\nstruct  atom_gfx_info_v2_3 {\n  struct  atom_common_table_header  table_header;\n  uint8_t gfxip_min_ver;\n  uint8_t gfxip_max_ver;\n  uint8_t max_shader_engines;\n  uint8_t max_tile_pipes;\n  uint8_t max_cu_per_sh;\n  uint8_t max_sh_per_se;\n  uint8_t max_backends_per_se;\n  uint8_t max_texture_channel_caches;\n  uint32_t regaddr_cp_dma_src_addr;\n  uint32_t regaddr_cp_dma_src_addr_hi;\n  uint32_t regaddr_cp_dma_dst_addr;\n  uint32_t regaddr_cp_dma_dst_addr_hi;\n  uint32_t regaddr_cp_dma_command;\n  uint32_t regaddr_cp_status;\n  uint32_t regaddr_rlc_gpu_clock_32;\n  uint32_t rlc_gpu_timer_refclk;\n  uint8_t active_cu_per_sh;\n  uint8_t active_rb_per_se;\n  uint16_t gcgoldenoffset;\n  uint32_t rm21_sram_vmin_value;\n};\n\nstruct  atom_gfx_info_v2_4\n{\n  struct  atom_common_table_header  table_header;\n  uint8_t gfxip_min_ver;\n  uint8_t gfxip_max_ver;\n  uint8_t max_shader_engines;\n  uint8_t reserved;\n  uint8_t max_cu_per_sh;\n  uint8_t max_sh_per_se;\n  uint8_t max_backends_per_se;\n  uint8_t max_texture_channel_caches;\n  uint32_t regaddr_cp_dma_src_addr;\n  uint32_t regaddr_cp_dma_src_addr_hi;\n  uint32_t regaddr_cp_dma_dst_addr;\n  uint32_t regaddr_cp_dma_dst_addr_hi;\n  uint32_t regaddr_cp_dma_command;\n  uint32_t regaddr_cp_status;\n  uint32_t regaddr_rlc_gpu_clock_32;\n  uint32_t rlc_gpu_timer_refclk;\n  uint8_t active_cu_per_sh;\n  uint8_t active_rb_per_se;\n  uint16_t gcgoldenoffset;\n  uint16_t gc_num_gprs;\n  uint16_t gc_gsprim_buff_depth;\n  uint16_t gc_parameter_cache_depth;\n  uint16_t gc_wave_size;\n  uint16_t gc_max_waves_per_simd;\n  uint16_t gc_lds_size;\n  uint8_t gc_num_max_gs_thds;\n  uint8_t gc_gs_table_depth;\n  uint8_t gc_double_offchip_lds_buffer;\n  uint8_t gc_max_scratch_slots_per_cu;\n  uint32_t sram_rm_fuses_val;\n  uint32_t sram_custom_rm_fuses_val;\n};\n\nstruct atom_gfx_info_v2_7 {\n\tstruct atom_common_table_header table_header;\n\tuint8_t gfxip_min_ver;\n\tuint8_t gfxip_max_ver;\n\tuint8_t max_shader_engines;\n\tuint8_t reserved;\n\tuint8_t max_cu_per_sh;\n\tuint8_t max_sh_per_se;\n\tuint8_t max_backends_per_se;\n\tuint8_t max_texture_channel_caches;\n\tuint32_t regaddr_cp_dma_src_addr;\n\tuint32_t regaddr_cp_dma_src_addr_hi;\n\tuint32_t regaddr_cp_dma_dst_addr;\n\tuint32_t regaddr_cp_dma_dst_addr_hi;\n\tuint32_t regaddr_cp_dma_command;\n\tuint32_t regaddr_cp_status;\n\tuint32_t regaddr_rlc_gpu_clock_32;\n\tuint32_t rlc_gpu_timer_refclk;\n\tuint8_t active_cu_per_sh;\n\tuint8_t active_rb_per_se;\n\tuint16_t gcgoldenoffset;\n\tuint16_t gc_num_gprs;\n\tuint16_t gc_gsprim_buff_depth;\n\tuint16_t gc_parameter_cache_depth;\n\tuint16_t gc_wave_size;\n\tuint16_t gc_max_waves_per_simd;\n\tuint16_t gc_lds_size;\n\tuint8_t gc_num_max_gs_thds;\n\tuint8_t gc_gs_table_depth;\n\tuint8_t gc_double_offchip_lds_buffer;\n\tuint8_t gc_max_scratch_slots_per_cu;\n\tuint32_t sram_rm_fuses_val;\n\tuint32_t sram_custom_rm_fuses_val;\n\tuint8_t cut_cu;\n\tuint8_t active_cu_total;\n\tuint8_t cu_reserved[2];\n\tuint32_t gc_config;\n\tuint8_t inactive_cu_per_se[8];\n\tuint32_t reserved2[6];\n};\n\nstruct atom_gfx_info_v3_0 {\n\tstruct atom_common_table_header table_header;\n\tuint8_t gfxip_min_ver;\n\tuint8_t gfxip_max_ver;\n\tuint8_t max_shader_engines;\n\tuint8_t max_tile_pipes;\n\tuint8_t max_cu_per_sh;\n\tuint8_t max_sh_per_se;\n\tuint8_t max_backends_per_se;\n\tuint8_t max_texture_channel_caches;\n\tuint32_t regaddr_lsdma_queue0_rb_rptr;\n\tuint32_t regaddr_lsdma_queue0_rb_rptr_hi;\n\tuint32_t regaddr_lsdma_queue0_rb_wptr;\n\tuint32_t regaddr_lsdma_queue0_rb_wptr_hi;\n\tuint32_t regaddr_lsdma_command;\n\tuint32_t regaddr_lsdma_status;\n\tuint32_t regaddr_golden_tsc_count_lower;\n\tuint32_t golden_tsc_count_lower_refclk;\n\tuint8_t active_wgp_per_se;\n\tuint8_t active_rb_per_se;\n\tuint8_t active_se;\n\tuint8_t reserved1;\n\tuint32_t sram_rm_fuses_val;\n\tuint32_t sram_custom_rm_fuses_val;\n\tuint32_t inactive_sa_mask;\n\tuint32_t gc_config;\n\tuint8_t inactive_wgp[16];\n\tuint8_t inactive_rb[16];\n\tuint32_t gdfll_as_wait_ctrl_val;\n\tuint32_t gdfll_as_step_ctrl_val;\n\tuint32_t reserved[8];\n};\n\n \nstruct atom_smu_info_v3_1\n{\n  struct  atom_common_table_header  table_header;\n  uint8_t smuip_min_ver;\n  uint8_t smuip_max_ver;\n  uint8_t smu_rsd1;\n  uint8_t gpuclk_ss_mode;           \n  uint16_t sclk_ss_percentage;\n  uint16_t sclk_ss_rate_10hz;\n  uint16_t gpuclk_ss_percentage;    \n  uint16_t gpuclk_ss_rate_10hz;\n  uint32_t core_refclk_10khz;\n  uint8_t  ac_dc_gpio_bit;          \n  uint8_t  ac_dc_polarity;          \n  uint8_t  vr0hot_gpio_bit;         \n  uint8_t  vr0hot_polarity;         \n  uint8_t  vr1hot_gpio_bit;         \n  uint8_t  vr1hot_polarity;         \n  uint8_t  fw_ctf_gpio_bit;         \n  uint8_t  fw_ctf_polarity;         \n};\n\nstruct atom_smu_info_v3_2 {\n  struct   atom_common_table_header  table_header;\n  uint8_t  smuip_min_ver;\n  uint8_t  smuip_max_ver;\n  uint8_t  smu_rsd1;\n  uint8_t  gpuclk_ss_mode;\n  uint16_t sclk_ss_percentage;\n  uint16_t sclk_ss_rate_10hz;\n  uint16_t gpuclk_ss_percentage;    \n  uint16_t gpuclk_ss_rate_10hz;\n  uint32_t core_refclk_10khz;\n  uint8_t  ac_dc_gpio_bit;          \n  uint8_t  ac_dc_polarity;          \n  uint8_t  vr0hot_gpio_bit;         \n  uint8_t  vr0hot_polarity;         \n  uint8_t  vr1hot_gpio_bit;         \n  uint8_t  vr1hot_polarity;         \n  uint8_t  fw_ctf_gpio_bit;         \n  uint8_t  fw_ctf_polarity;         \n  uint8_t  pcc_gpio_bit;            \n  uint8_t  pcc_gpio_polarity;       \n  uint16_t smugoldenoffset;\n  uint32_t gpupll_vco_freq_10khz;\n  uint32_t bootup_smnclk_10khz;\n  uint32_t bootup_socclk_10khz;\n  uint32_t bootup_mp0clk_10khz;\n  uint32_t bootup_mp1clk_10khz;\n  uint32_t bootup_lclk_10khz;\n  uint32_t bootup_dcefclk_10khz;\n  uint32_t ctf_threshold_override_value;\n  uint32_t reserved[5];\n};\n\nstruct atom_smu_info_v3_3 {\n  struct   atom_common_table_header  table_header;\n  uint8_t  smuip_min_ver;\n  uint8_t  smuip_max_ver;\n  uint8_t  waflclk_ss_mode;\n  uint8_t  gpuclk_ss_mode;\n  uint16_t sclk_ss_percentage;\n  uint16_t sclk_ss_rate_10hz;\n  uint16_t gpuclk_ss_percentage;    \n  uint16_t gpuclk_ss_rate_10hz;\n  uint32_t core_refclk_10khz;\n  uint8_t  ac_dc_gpio_bit;          \n  uint8_t  ac_dc_polarity;          \n  uint8_t  vr0hot_gpio_bit;         \n  uint8_t  vr0hot_polarity;         \n  uint8_t  vr1hot_gpio_bit;         \n  uint8_t  vr1hot_polarity;         \n  uint8_t  fw_ctf_gpio_bit;         \n  uint8_t  fw_ctf_polarity;         \n  uint8_t  pcc_gpio_bit;            \n  uint8_t  pcc_gpio_polarity;       \n  uint16_t smugoldenoffset;\n  uint32_t gpupll_vco_freq_10khz;\n  uint32_t bootup_smnclk_10khz;\n  uint32_t bootup_socclk_10khz;\n  uint32_t bootup_mp0clk_10khz;\n  uint32_t bootup_mp1clk_10khz;\n  uint32_t bootup_lclk_10khz;\n  uint32_t bootup_dcefclk_10khz;\n  uint32_t ctf_threshold_override_value;\n  uint32_t syspll3_0_vco_freq_10khz;\n  uint32_t syspll3_1_vco_freq_10khz;\n  uint32_t bootup_fclk_10khz;\n  uint32_t bootup_waflclk_10khz;\n  uint32_t smu_info_caps;\n  uint16_t waflclk_ss_percentage;    \n  uint16_t smuinitoffset;\n  uint32_t reserved;\n};\n\nstruct atom_smu_info_v3_5\n{\n  struct   atom_common_table_header  table_header;\n  uint8_t  smuip_min_ver;\n  uint8_t  smuip_max_ver;\n  uint8_t  waflclk_ss_mode;\n  uint8_t  gpuclk_ss_mode;\n  uint16_t sclk_ss_percentage;\n  uint16_t sclk_ss_rate_10hz;\n  uint16_t gpuclk_ss_percentage;    \n  uint16_t gpuclk_ss_rate_10hz;\n  uint32_t core_refclk_10khz;\n  uint32_t syspll0_1_vco_freq_10khz;\n  uint32_t syspll0_2_vco_freq_10khz;\n  uint8_t  pcc_gpio_bit;            \n  uint8_t  pcc_gpio_polarity;       \n  uint16_t smugoldenoffset;\n  uint32_t syspll0_0_vco_freq_10khz;\n  uint32_t bootup_smnclk_10khz;\n  uint32_t bootup_socclk_10khz;\n  uint32_t bootup_mp0clk_10khz;\n  uint32_t bootup_mp1clk_10khz;\n  uint32_t bootup_lclk_10khz;\n  uint32_t bootup_dcefclk_10khz;\n  uint32_t ctf_threshold_override_value;\n  uint32_t syspll3_0_vco_freq_10khz;\n  uint32_t syspll3_1_vco_freq_10khz;\n  uint32_t bootup_fclk_10khz;\n  uint32_t bootup_waflclk_10khz;\n  uint32_t smu_info_caps;\n  uint16_t waflclk_ss_percentage;    \n  uint16_t smuinitoffset;\n  uint32_t bootup_dprefclk_10khz;\n  uint32_t bootup_usbclk_10khz;\n  uint32_t smb_slave_address;\n  uint32_t cg_fdo_ctrl0_val;\n  uint32_t cg_fdo_ctrl1_val;\n  uint32_t cg_fdo_ctrl2_val;\n  uint32_t gdfll_as_wait_ctrl_val;\n  uint32_t gdfll_as_step_ctrl_val;\n  uint32_t bootup_dtbclk_10khz;\n  uint32_t fclk_syspll_refclk_10khz;\n  uint32_t smusvi_svc0_val;\n  uint32_t smusvi_svc1_val;\n  uint32_t smusvi_svd0_val;\n  uint32_t smusvi_svd1_val;\n  uint32_t smusvi_svt0_val;\n  uint32_t smusvi_svt1_val;\n  uint32_t cg_tach_ctrl_val;\n  uint32_t cg_pump_ctrl1_val;\n  uint32_t cg_pump_tach_ctrl_val;\n  uint32_t thm_ctf_delay_val;\n  uint32_t thm_thermal_int_ctrl_val;\n  uint32_t thm_tmon_config_val;\n  uint32_t reserved[16];\n};\n\nstruct atom_smu_info_v3_6\n{\n\tstruct   atom_common_table_header  table_header;\n\tuint8_t  smuip_min_ver;\n\tuint8_t  smuip_max_ver;\n\tuint8_t  waflclk_ss_mode;\n\tuint8_t  gpuclk_ss_mode;\n\tuint16_t sclk_ss_percentage;\n\tuint16_t sclk_ss_rate_10hz;\n\tuint16_t gpuclk_ss_percentage;\n\tuint16_t gpuclk_ss_rate_10hz;\n\tuint32_t core_refclk_10khz;\n\tuint32_t syspll0_1_vco_freq_10khz;\n\tuint32_t syspll0_2_vco_freq_10khz;\n\tuint8_t  pcc_gpio_bit;\n\tuint8_t  pcc_gpio_polarity;\n\tuint16_t smugoldenoffset;\n\tuint32_t syspll0_0_vco_freq_10khz;\n\tuint32_t bootup_smnclk_10khz;\n\tuint32_t bootup_socclk_10khz;\n\tuint32_t bootup_mp0clk_10khz;\n\tuint32_t bootup_mp1clk_10khz;\n\tuint32_t bootup_lclk_10khz;\n\tuint32_t bootup_dxioclk_10khz;\n\tuint32_t ctf_threshold_override_value;\n\tuint32_t syspll3_0_vco_freq_10khz;\n\tuint32_t syspll3_1_vco_freq_10khz;\n\tuint32_t bootup_fclk_10khz;\n\tuint32_t bootup_waflclk_10khz;\n\tuint32_t smu_info_caps;\n\tuint16_t waflclk_ss_percentage;\n\tuint16_t smuinitoffset;\n\tuint32_t bootup_gfxavsclk_10khz;\n\tuint32_t bootup_mpioclk_10khz;\n\tuint32_t smb_slave_address;\n\tuint32_t cg_fdo_ctrl0_val;\n\tuint32_t cg_fdo_ctrl1_val;\n\tuint32_t cg_fdo_ctrl2_val;\n\tuint32_t gdfll_as_wait_ctrl_val;\n\tuint32_t gdfll_as_step_ctrl_val;\n\tuint32_t reserved_clk;\n\tuint32_t fclk_syspll_refclk_10khz;\n\tuint32_t smusvi_svc0_val;\n\tuint32_t smusvi_svc1_val;\n\tuint32_t smusvi_svd0_val;\n\tuint32_t smusvi_svd1_val;\n\tuint32_t smusvi_svt0_val;\n\tuint32_t smusvi_svt1_val;\n\tuint32_t cg_tach_ctrl_val;\n\tuint32_t cg_pump_ctrl1_val;\n\tuint32_t cg_pump_tach_ctrl_val;\n\tuint32_t thm_ctf_delay_val;\n\tuint32_t thm_thermal_int_ctrl_val;\n\tuint32_t thm_tmon_config_val;\n\tuint32_t bootup_vclk_10khz;\n\tuint32_t bootup_dclk_10khz;\n\tuint32_t smu_gpiopad_pu_en_val;\n\tuint32_t smu_gpiopad_pd_en_val;\n\tuint32_t reserved[12];\n};\n\nstruct atom_smu_info_v4_0 {\n\tstruct atom_common_table_header table_header;\n\tuint32_t bootup_gfxclk_bypass_10khz;\n\tuint32_t bootup_usrclk_10khz;\n\tuint32_t bootup_csrclk_10khz;\n\tuint32_t core_refclk_10khz;\n\tuint32_t syspll1_vco_freq_10khz;\n\tuint32_t syspll2_vco_freq_10khz;\n\tuint8_t pcc_gpio_bit;\n\tuint8_t pcc_gpio_polarity;\n\tuint16_t bootup_vddusr_mv;\n\tuint32_t syspll0_vco_freq_10khz;\n\tuint32_t bootup_smnclk_10khz;\n\tuint32_t bootup_socclk_10khz;\n\tuint32_t bootup_mp0clk_10khz;\n\tuint32_t bootup_mp1clk_10khz;\n\tuint32_t bootup_lclk_10khz;\n\tuint32_t bootup_dcefclk_10khz;\n\tuint32_t ctf_threshold_override_value;\n\tuint32_t syspll3_vco_freq_10khz;\n\tuint32_t mm_syspll_vco_freq_10khz;\n\tuint32_t bootup_fclk_10khz;\n\tuint32_t bootup_waflclk_10khz;\n\tuint32_t smu_info_caps;\n\tuint16_t waflclk_ss_percentage;\n\tuint16_t smuinitoffset;\n\tuint32_t bootup_dprefclk_10khz;\n\tuint32_t bootup_usbclk_10khz;\n\tuint32_t smb_slave_address;\n\tuint32_t cg_fdo_ctrl0_val;\n\tuint32_t cg_fdo_ctrl1_val;\n\tuint32_t cg_fdo_ctrl2_val;\n\tuint32_t gdfll_as_wait_ctrl_val;\n\tuint32_t gdfll_as_step_ctrl_val;\n\tuint32_t bootup_dtbclk_10khz;\n\tuint32_t fclk_syspll_refclk_10khz;\n\tuint32_t smusvi_svc0_val;\n\tuint32_t smusvi_svc1_val;\n\tuint32_t smusvi_svd0_val;\n\tuint32_t smusvi_svd1_val;\n\tuint32_t smusvi_svt0_val;\n\tuint32_t smusvi_svt1_val;\n\tuint32_t cg_tach_ctrl_val;\n\tuint32_t cg_pump_ctrl1_val;\n\tuint32_t cg_pump_tach_ctrl_val;\n\tuint32_t thm_ctf_delay_val;\n\tuint32_t thm_thermal_int_ctrl_val;\n\tuint32_t thm_tmon_config_val;\n\tuint32_t smbus_timing_cntrl0_val;\n\tuint32_t smbus_timing_cntrl1_val;\n\tuint32_t smbus_timing_cntrl2_val;\n\tuint32_t pwr_disp_timer_global_control_val;\n\tuint32_t bootup_mpioclk_10khz;\n\tuint32_t bootup_dclk0_10khz;\n\tuint32_t bootup_vclk0_10khz;\n\tuint32_t bootup_dclk1_10khz;\n\tuint32_t bootup_vclk1_10khz;\n\tuint32_t bootup_baco400clk_10khz;\n\tuint32_t bootup_baco1200clk_bypass_10khz;\n\tuint32_t bootup_baco700clk_bypass_10khz;\n\tuint32_t reserved[16];\n};\n\n \nstruct atom_smc_dpm_info_v4_1\n{\n  struct   atom_common_table_header  table_header;\n  uint8_t  liquid1_i2c_address;\n  uint8_t  liquid2_i2c_address;\n  uint8_t  vr_i2c_address;\n  uint8_t  plx_i2c_address;\n\n  uint8_t  liquid_i2c_linescl;\n  uint8_t  liquid_i2c_linesda;\n  uint8_t  vr_i2c_linescl;\n  uint8_t  vr_i2c_linesda;\n\n  uint8_t  plx_i2c_linescl;\n  uint8_t  plx_i2c_linesda;\n  uint8_t  vrsensorpresent;\n  uint8_t  liquidsensorpresent;\n\n  uint16_t maxvoltagestepgfx;\n  uint16_t maxvoltagestepsoc;\n\n  uint8_t  vddgfxvrmapping;\n  uint8_t  vddsocvrmapping;\n  uint8_t  vddmem0vrmapping;\n  uint8_t  vddmem1vrmapping;\n\n  uint8_t  gfxulvphasesheddingmask;\n  uint8_t  soculvphasesheddingmask;\n  uint8_t  padding8_v[2];\n\n  uint16_t gfxmaxcurrent;\n  uint8_t  gfxoffset;\n  uint8_t  padding_telemetrygfx;\n\n  uint16_t socmaxcurrent;\n  uint8_t  socoffset;\n  uint8_t  padding_telemetrysoc;\n\n  uint16_t mem0maxcurrent;\n  uint8_t  mem0offset;\n  uint8_t  padding_telemetrymem0;\n\n  uint16_t mem1maxcurrent;\n  uint8_t  mem1offset;\n  uint8_t  padding_telemetrymem1;\n\n  uint8_t  acdcgpio;\n  uint8_t  acdcpolarity;\n  uint8_t  vr0hotgpio;\n  uint8_t  vr0hotpolarity;\n\n  uint8_t  vr1hotgpio;\n  uint8_t  vr1hotpolarity;\n  uint8_t  padding1;\n  uint8_t  padding2;\n\n  uint8_t  ledpin0;\n  uint8_t  ledpin1;\n  uint8_t  ledpin2;\n  uint8_t  padding8_4;\n\n\tuint8_t  pllgfxclkspreadenabled;\n\tuint8_t  pllgfxclkspreadpercent;\n\tuint16_t pllgfxclkspreadfreq;\n\n  uint8_t uclkspreadenabled;\n  uint8_t uclkspreadpercent;\n  uint16_t uclkspreadfreq;\n\n  uint8_t socclkspreadenabled;\n  uint8_t socclkspreadpercent;\n  uint16_t socclkspreadfreq;\n\n\tuint8_t  acggfxclkspreadenabled;\n\tuint8_t  acggfxclkspreadpercent;\n\tuint16_t acggfxclkspreadfreq;\n\n\tuint8_t Vr2_I2C_address;\n\tuint8_t padding_vr2[3];\n\n\tuint32_t boardreserved[9];\n};\n\n \nstruct atom_smc_dpm_info_v4_3\n{\n  struct   atom_common_table_header  table_header;\n  uint8_t  liquid1_i2c_address;\n  uint8_t  liquid2_i2c_address;\n  uint8_t  vr_i2c_address;\n  uint8_t  plx_i2c_address;\n\n  uint8_t  liquid_i2c_linescl;\n  uint8_t  liquid_i2c_linesda;\n  uint8_t  vr_i2c_linescl;\n  uint8_t  vr_i2c_linesda;\n\n  uint8_t  plx_i2c_linescl;\n  uint8_t  plx_i2c_linesda;\n  uint8_t  vrsensorpresent;\n  uint8_t  liquidsensorpresent;\n\n  uint16_t maxvoltagestepgfx;\n  uint16_t maxvoltagestepsoc;\n\n  uint8_t  vddgfxvrmapping;\n  uint8_t  vddsocvrmapping;\n  uint8_t  vddmem0vrmapping;\n  uint8_t  vddmem1vrmapping;\n\n  uint8_t  gfxulvphasesheddingmask;\n  uint8_t  soculvphasesheddingmask;\n  uint8_t  externalsensorpresent;\n  uint8_t  padding8_v;\n\n  uint16_t gfxmaxcurrent;\n  uint8_t  gfxoffset;\n  uint8_t  padding_telemetrygfx;\n\n  uint16_t socmaxcurrent;\n  uint8_t  socoffset;\n  uint8_t  padding_telemetrysoc;\n\n  uint16_t mem0maxcurrent;\n  uint8_t  mem0offset;\n  uint8_t  padding_telemetrymem0;\n\n  uint16_t mem1maxcurrent;\n  uint8_t  mem1offset;\n  uint8_t  padding_telemetrymem1;\n\n  uint8_t  acdcgpio;\n  uint8_t  acdcpolarity;\n  uint8_t  vr0hotgpio;\n  uint8_t  vr0hotpolarity;\n\n  uint8_t  vr1hotgpio;\n  uint8_t  vr1hotpolarity;\n  uint8_t  padding1;\n  uint8_t  padding2;\n\n  uint8_t  ledpin0;\n  uint8_t  ledpin1;\n  uint8_t  ledpin2;\n  uint8_t  padding8_4;\n\n  uint8_t  pllgfxclkspreadenabled;\n  uint8_t  pllgfxclkspreadpercent;\n  uint16_t pllgfxclkspreadfreq;\n\n  uint8_t uclkspreadenabled;\n  uint8_t uclkspreadpercent;\n  uint16_t uclkspreadfreq;\n\n  uint8_t fclkspreadenabled;\n  uint8_t fclkspreadpercent;\n  uint16_t fclkspreadfreq;\n\n  uint8_t fllgfxclkspreadenabled;\n  uint8_t fllgfxclkspreadpercent;\n  uint16_t fllgfxclkspreadfreq;\n\n  uint32_t boardreserved[10];\n};\n\nstruct smudpm_i2ccontrollerconfig_t {\n  uint32_t  enabled;\n  uint32_t  slaveaddress;\n  uint32_t  controllerport;\n  uint32_t  controllername;\n  uint32_t  thermalthrottler;\n  uint32_t  i2cprotocol;\n  uint32_t  i2cspeed;\n};\n\nstruct atom_smc_dpm_info_v4_4\n{\n  struct   atom_common_table_header  table_header;\n  uint32_t  i2c_padding[3];\n\n  uint16_t maxvoltagestepgfx;\n  uint16_t maxvoltagestepsoc;\n\n  uint8_t  vddgfxvrmapping;\n  uint8_t  vddsocvrmapping;\n  uint8_t  vddmem0vrmapping;\n  uint8_t  vddmem1vrmapping;\n\n  uint8_t  gfxulvphasesheddingmask;\n  uint8_t  soculvphasesheddingmask;\n  uint8_t  externalsensorpresent;\n  uint8_t  padding8_v;\n\n  uint16_t gfxmaxcurrent;\n  uint8_t  gfxoffset;\n  uint8_t  padding_telemetrygfx;\n\n  uint16_t socmaxcurrent;\n  uint8_t  socoffset;\n  uint8_t  padding_telemetrysoc;\n\n  uint16_t mem0maxcurrent;\n  uint8_t  mem0offset;\n  uint8_t  padding_telemetrymem0;\n\n  uint16_t mem1maxcurrent;\n  uint8_t  mem1offset;\n  uint8_t  padding_telemetrymem1;\n\n\n  uint8_t  acdcgpio;\n  uint8_t  acdcpolarity;\n  uint8_t  vr0hotgpio;\n  uint8_t  vr0hotpolarity;\n\n  uint8_t  vr1hotgpio;\n  uint8_t  vr1hotpolarity;\n  uint8_t  padding1;\n  uint8_t  padding2;\n\n\n  uint8_t  ledpin0;\n  uint8_t  ledpin1;\n  uint8_t  ledpin2;\n  uint8_t  padding8_4;\n\n\n  uint8_t  pllgfxclkspreadenabled;\n  uint8_t  pllgfxclkspreadpercent;\n  uint16_t pllgfxclkspreadfreq;\n\n\n  uint8_t  uclkspreadenabled;\n  uint8_t  uclkspreadpercent;\n  uint16_t uclkspreadfreq;\n\n\n  uint8_t  fclkspreadenabled;\n  uint8_t  fclkspreadpercent;\n  uint16_t fclkspreadfreq;\n\n\n  uint8_t  fllgfxclkspreadenabled;\n  uint8_t  fllgfxclkspreadpercent;\n  uint16_t fllgfxclkspreadfreq;\n\n\n  struct smudpm_i2ccontrollerconfig_t  i2ccontrollers[7];\n\n\n  uint32_t boardreserved[10];\n};\n\nenum smudpm_v4_5_i2ccontrollername_e{\n    SMC_V4_5_I2C_CONTROLLER_NAME_VR_GFX = 0,\n    SMC_V4_5_I2C_CONTROLLER_NAME_VR_SOC,\n    SMC_V4_5_I2C_CONTROLLER_NAME_VR_VDDCI,\n    SMC_V4_5_I2C_CONTROLLER_NAME_VR_MVDD,\n    SMC_V4_5_I2C_CONTROLLER_NAME_LIQUID0,\n    SMC_V4_5_I2C_CONTROLLER_NAME_LIQUID1,\n    SMC_V4_5_I2C_CONTROLLER_NAME_PLX,\n    SMC_V4_5_I2C_CONTROLLER_NAME_SPARE,\n    SMC_V4_5_I2C_CONTROLLER_NAME_COUNT,\n};\n\nenum smudpm_v4_5_i2ccontrollerthrottler_e{\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_GFX,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_SOC,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_VDDCI,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_VR_MVDD,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_LIQUID0,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_LIQUID1,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_PLX,\n    SMC_V4_5_I2C_CONTROLLER_THROTTLER_COUNT,\n};\n\nenum smudpm_v4_5_i2ccontrollerprotocol_e{\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_VR_0,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_VR_1,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_TMP_0,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_TMP_1,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_SPARE_0,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_SPARE_1,\n    SMC_V4_5_I2C_CONTROLLER_PROTOCOL_COUNT,\n};\n\nstruct smudpm_i2c_controller_config_v2\n{\n    uint8_t   Enabled;\n    uint8_t   Speed;\n    uint8_t   Padding[2];\n    uint32_t  SlaveAddress;\n    uint8_t   ControllerPort;\n    uint8_t   ControllerName;\n    uint8_t   ThermalThrotter;\n    uint8_t   I2cProtocol;\n};\n\nstruct atom_smc_dpm_info_v4_5\n{\n  struct   atom_common_table_header  table_header;\n    \n    \n  struct smudpm_i2c_controller_config_v2  I2cControllers[8];\n\n  \n  uint16_t     MaxVoltageStepGfx; \n  uint16_t     MaxVoltageStepSoc; \n\n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      ExternalSensorPresent; \n  uint8_t      Padding8_V;\n\n  \n  uint16_t     GfxMaxCurrent;   \n  uint8_t      GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n  uint16_t     SocMaxCurrent;   \n  uint8_t      SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  uint8_t      Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n\n  uint16_t     Mem1MaxCurrent;   \n  uint8_t      Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n\n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      padding8_4;\n\n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n\n  \n  uint8_t      UclkSpreadEnabled;   \n  uint8_t      UclkSpreadPercent;   \n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      SoclkSpreadEnabled;   \n  uint8_t      SocclkSpreadPercent;   \n  uint16_t     SocclkSpreadFreq;      \n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPadding; \n\n  \n  uint32_t MvddRatio; \n  \n  uint32_t     BoardReserved[9];\n\n};\n\nstruct atom_smc_dpm_info_v4_6\n{\n  struct   atom_common_table_header  table_header;\n  \n  uint32_t     i2c_padding[3];   \n\n  uint16_t     maxvoltagestepgfx; \n  uint16_t     maxvoltagestepsoc; \n\n  uint8_t      vddgfxvrmapping;     \n  uint8_t      vddsocvrmapping;     \n  uint8_t      vddmemvrmapping;     \n  uint8_t      boardvrmapping;      \n\n  uint8_t      gfxulvphasesheddingmask; \n  uint8_t      externalsensorpresent; \n  uint8_t      padding8_v[2];\n\n  \n  uint16_t     gfxmaxcurrent;   \n  uint8_t      gfxoffset;       \n  uint8_t      padding_telemetrygfx;\n\n  uint16_t     socmaxcurrent;   \n  uint8_t      socoffset;       \n  uint8_t      padding_telemetrysoc;\n\n  uint16_t     memmaxcurrent;   \n  uint8_t      memoffset;       \n  uint8_t      padding_telemetrymem;\n\n  uint16_t     boardmaxcurrent;   \n  uint8_t      boardoffset;       \n  uint8_t      padding_telemetryboardinput;\n\n  \n  uint8_t      vr0hotgpio;      \n  uint8_t      vr0hotpolarity;  \n  uint8_t      vr1hotgpio;      \n  uint8_t      vr1hotpolarity;  \n\n \n  uint8_t\t   pllgfxclkspreadenabled;\t\n  uint8_t\t   pllgfxclkspreadpercent;\t\n  uint16_t\t   pllgfxclkspreadfreq;\t\t\n\n \n  uint8_t\t   uclkspreadenabled;   \n  uint8_t\t   uclkspreadpercent;   \n  uint16_t\t   uclkspreadfreq;\t   \n\n \n  uint8_t\t   fclkspreadenabled;   \n  uint8_t\t   fclkspreadpercent;   \n  uint16_t\t   fclkspreadfreq;\t   \n\n\n  \n  uint8_t      fllgfxclkspreadenabled;   \n  uint8_t      fllgfxclkspreadpercent;   \n  uint16_t     fllgfxclkspreadfreq;      \n\n  \n  struct smudpm_i2c_controller_config_v2 i2ccontrollers[8];\n\n  \n  uint32_t\t memorychannelenabled; \n\n  uint8_t \t drambitwidth; \n  uint8_t \t paddingmem[3];\n\n\t\n  uint16_t\t totalboardpower;\t  \n  uint16_t\t boardpadding;\n\n\t\n  uint8_t \t xgmilinkspeed[4];\n  uint8_t \t xgmilinkwidth[4];\n\n  uint16_t\t xgmifclkfreq[4];\n  uint16_t\t xgmisocvoltage[4];\n\n  \n  uint32_t   boardreserved[10];\n};\n\nstruct atom_smc_dpm_info_v4_7\n{\n  struct   atom_common_table_header  table_header;\n    \n    \n  struct smudpm_i2c_controller_config_v2  I2cControllers[8];\n\n  \n  uint16_t     MaxVoltageStepGfx; \n  uint16_t     MaxVoltageStepSoc; \n\n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      ExternalSensorPresent; \n  uint8_t      Padding8_V;\n\n  \n  uint16_t     GfxMaxCurrent;   \n  uint8_t      GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n  uint16_t     SocMaxCurrent;   \n  uint8_t      SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  uint8_t      Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n\n  uint16_t     Mem1MaxCurrent;   \n  uint8_t      Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n\n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      padding8_4;\n\n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n\n  \n  uint8_t      UclkSpreadEnabled;   \n  uint8_t      UclkSpreadPercent;   \n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      SoclkSpreadEnabled;   \n  uint8_t      SocclkSpreadPercent;   \n  uint16_t     SocclkSpreadFreq;      \n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPadding;\n\n  \n  uint32_t     MvddRatio; \n\n  \n  uint8_t      GpioI2cScl;          \n  uint8_t      GpioI2cSda;          \n  uint16_t     GpioPadding;\n\n  \n  uint8_t      LedPin3;         \n  uint8_t      LedPin4;         \n  uint16_t     LedEnableMask;\n\n  \n  uint8_t      PowerLimitScalar[4];    \n\n  uint8_t      MvddUlvPhaseSheddingMask;\n  uint8_t      VddciUlvPhaseSheddingMask;\n  uint8_t      Padding8_Psi1;\n  uint8_t      Padding8_Psi2;\n\n  uint32_t     BoardReserved[5];\n};\n\nstruct smudpm_i2c_controller_config_v3\n{\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   SlaveAddress;\n  uint8_t   ControllerPort;\n  uint8_t   ControllerName;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n  uint8_t   PaddingConfig;\n};\n\nstruct atom_smc_dpm_info_v4_9\n{\n  struct   atom_common_table_header  table_header;\n\n  \n  \n\n  \n  struct smudpm_i2c_controller_config_v3  I2cControllers[16];     \n\n  uint8_t      GpioScl;  \n  uint8_t      GpioSda;  \n  uint8_t      FchUsbPdSlaveAddr; \n  uint8_t      I2cSpare;\n\n  \n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      VddciUlvPhaseSheddingMask; \n  uint8_t      MvddUlvPhaseSheddingMask; \n\n  \n  uint16_t     GfxMaxCurrent;   \n  uint8_t      GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;   \n  uint8_t      SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  uint8_t      Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n  \n  uint16_t     Mem1MaxCurrent;   \n  uint8_t      Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n\n  uint32_t     MvddRatio; \n  \n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      LedEnableMask;\n\n  uint8_t      LedPcie;        \n  uint8_t      LedError;       \n  uint8_t      LedSpare1[2];\n\n  \n  \n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n  \n  \n  uint8_t      UclkSpreadEnabled;   \n  uint8_t      UclkSpreadPercent;   \n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      FclkSpreadEnabled;   \n  uint8_t      FclkSpreadPercent;   \n  uint16_t     FclkSpreadFreq;      \n  \n  \n  uint32_t     MemoryChannelEnabled; \n  \n  uint8_t      DramBitWidth; \n  uint8_t      PaddingMem1[3];\n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPowerPadding; \n  \n  \n  uint8_t      XgmiLinkSpeed   [4];\n  uint8_t      XgmiLinkWidth   [4];\n\n  uint16_t     XgmiFclkFreq    [4];\n  uint16_t     XgmiSocVoltage  [4];\n\n  \n\n  uint32_t     BoardReserved[16];\n\n};\n\nstruct atom_smc_dpm_info_v4_10\n{\n  struct   atom_common_table_header  table_header;\n\n  \n  \n  uint16_t GfxMaxCurrent; \n  uint8_t   GfxOffset;     \n  uint8_t  Padding_TelemetryGfx;\n\n  uint16_t SocMaxCurrent; \n  uint8_t   SocOffset;     \n  uint8_t  Padding_TelemetrySoc;\n\n  uint16_t MemMaxCurrent; \n  uint8_t   MemOffset;     \n  uint8_t  Padding_TelemetryMem;\n\n  uint16_t BoardMaxCurrent; \n  uint8_t   BoardOffset;     \n  uint8_t  Padding_TelemetryBoardInput;\n\n  \n  uint32_t BoardVoltageCoeffA; \n  uint32_t BoardVoltageCoeffB; \n\n  \n  uint8_t  VR0HotGpio;     \n  uint8_t  VR0HotPolarity; \n  uint8_t  VR1HotGpio;     \n  uint8_t  VR1HotPolarity; \n\n  \n  uint8_t  UclkSpreadEnabled; \n  uint8_t  UclkSpreadPercent; \n  uint16_t UclkSpreadFreq;    \n\n  \n  uint8_t  FclkSpreadEnabled; \n  uint8_t  FclkSpreadPercent; \n  uint16_t FclkSpreadFreq;    \n\n  \n  struct smudpm_i2c_controller_config_v3  I2cControllers[8];\n\n  \n  uint8_t  GpioI2cScl; \n  uint8_t  GpioI2cSda; \n  uint16_t spare5;\n\n  uint32_t reserved[16];\n};\n\n \nstruct  atom_asic_profiling_info_v4_1\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t  maxvddc;                 \n  uint32_t  minvddc;               \n  uint32_t  avfs_meannsigma_acontant0;\n  uint32_t  avfs_meannsigma_acontant1;\n  uint32_t  avfs_meannsigma_acontant2;\n  uint16_t  avfs_meannsigma_dc_tol_sigma;\n  uint16_t  avfs_meannsigma_platform_mean;\n  uint16_t  avfs_meannsigma_platform_sigma;\n  uint32_t  gb_vdroop_table_cksoff_a0;\n  uint32_t  gb_vdroop_table_cksoff_a1;\n  uint32_t  gb_vdroop_table_cksoff_a2;\n  uint32_t  gb_vdroop_table_ckson_a0;\n  uint32_t  gb_vdroop_table_ckson_a1;\n  uint32_t  gb_vdroop_table_ckson_a2;\n  uint32_t  avfsgb_fuse_table_cksoff_m1;\n  uint32_t  avfsgb_fuse_table_cksoff_m2;\n  uint32_t  avfsgb_fuse_table_cksoff_b;\n  uint32_t  avfsgb_fuse_table_ckson_m1;\t\n  uint32_t  avfsgb_fuse_table_ckson_m2;\n  uint32_t  avfsgb_fuse_table_ckson_b;\n  uint16_t  max_voltage_0_25mv;\n  uint8_t   enable_gb_vdroop_table_cksoff;\n  uint8_t   enable_gb_vdroop_table_ckson;\n  uint8_t   enable_gb_fuse_table_cksoff;\n  uint8_t   enable_gb_fuse_table_ckson;\n  uint16_t  psm_age_comfactor;\n  uint8_t   enable_apply_avfs_cksoff_voltage;\n  uint8_t   reserved;\n  uint32_t  dispclk2gfxclk_a;\n  uint32_t  dispclk2gfxclk_b;\n  uint32_t  dispclk2gfxclk_c;\n  uint32_t  pixclk2gfxclk_a;\n  uint32_t  pixclk2gfxclk_b;\n  uint32_t  pixclk2gfxclk_c;\n  uint32_t  dcefclk2gfxclk_a;\n  uint32_t  dcefclk2gfxclk_b;\n  uint32_t  dcefclk2gfxclk_c;\n  uint32_t  phyclk2gfxclk_a;\n  uint32_t  phyclk2gfxclk_b;\n  uint32_t  phyclk2gfxclk_c;\n};\n\nstruct  atom_asic_profiling_info_v4_2 {\n\tstruct  atom_common_table_header  table_header;\n\tuint32_t  maxvddc;\n\tuint32_t  minvddc;\n\tuint32_t  avfs_meannsigma_acontant0;\n\tuint32_t  avfs_meannsigma_acontant1;\n\tuint32_t  avfs_meannsigma_acontant2;\n\tuint16_t  avfs_meannsigma_dc_tol_sigma;\n\tuint16_t  avfs_meannsigma_platform_mean;\n\tuint16_t  avfs_meannsigma_platform_sigma;\n\tuint32_t  gb_vdroop_table_cksoff_a0;\n\tuint32_t  gb_vdroop_table_cksoff_a1;\n\tuint32_t  gb_vdroop_table_cksoff_a2;\n\tuint32_t  gb_vdroop_table_ckson_a0;\n\tuint32_t  gb_vdroop_table_ckson_a1;\n\tuint32_t  gb_vdroop_table_ckson_a2;\n\tuint32_t  avfsgb_fuse_table_cksoff_m1;\n\tuint32_t  avfsgb_fuse_table_cksoff_m2;\n\tuint32_t  avfsgb_fuse_table_cksoff_b;\n\tuint32_t  avfsgb_fuse_table_ckson_m1;\n\tuint32_t  avfsgb_fuse_table_ckson_m2;\n\tuint32_t  avfsgb_fuse_table_ckson_b;\n\tuint16_t  max_voltage_0_25mv;\n\tuint8_t   enable_gb_vdroop_table_cksoff;\n\tuint8_t   enable_gb_vdroop_table_ckson;\n\tuint8_t   enable_gb_fuse_table_cksoff;\n\tuint8_t   enable_gb_fuse_table_ckson;\n\tuint16_t  psm_age_comfactor;\n\tuint8_t   enable_apply_avfs_cksoff_voltage;\n\tuint8_t   reserved;\n\tuint32_t  dispclk2gfxclk_a;\n\tuint32_t  dispclk2gfxclk_b;\n\tuint32_t  dispclk2gfxclk_c;\n\tuint32_t  pixclk2gfxclk_a;\n\tuint32_t  pixclk2gfxclk_b;\n\tuint32_t  pixclk2gfxclk_c;\n\tuint32_t  dcefclk2gfxclk_a;\n\tuint32_t  dcefclk2gfxclk_b;\n\tuint32_t  dcefclk2gfxclk_c;\n\tuint32_t  phyclk2gfxclk_a;\n\tuint32_t  phyclk2gfxclk_b;\n\tuint32_t  phyclk2gfxclk_c;\n\tuint32_t  acg_gb_vdroop_table_a0;\n\tuint32_t  acg_gb_vdroop_table_a1;\n\tuint32_t  acg_gb_vdroop_table_a2;\n\tuint32_t  acg_avfsgb_fuse_table_m1;\n\tuint32_t  acg_avfsgb_fuse_table_m2;\n\tuint32_t  acg_avfsgb_fuse_table_b;\n\tuint8_t   enable_acg_gb_vdroop_table;\n\tuint8_t   enable_acg_gb_fuse_table;\n\tuint32_t  acg_dispclk2gfxclk_a;\n\tuint32_t  acg_dispclk2gfxclk_b;\n\tuint32_t  acg_dispclk2gfxclk_c;\n\tuint32_t  acg_pixclk2gfxclk_a;\n\tuint32_t  acg_pixclk2gfxclk_b;\n\tuint32_t  acg_pixclk2gfxclk_c;\n\tuint32_t  acg_dcefclk2gfxclk_a;\n\tuint32_t  acg_dcefclk2gfxclk_b;\n\tuint32_t  acg_dcefclk2gfxclk_c;\n\tuint32_t  acg_phyclk2gfxclk_a;\n\tuint32_t  acg_phyclk2gfxclk_b;\n\tuint32_t  acg_phyclk2gfxclk_c;\n};\n\n \nstruct atom_multimedia_info_v2_1\n{\n  struct  atom_common_table_header  table_header;\n  uint8_t uvdip_min_ver;\n  uint8_t uvdip_max_ver;\n  uint8_t vceip_min_ver;\n  uint8_t vceip_max_ver;\n  uint16_t uvd_enc_max_input_width_pixels;\n  uint16_t uvd_enc_max_input_height_pixels;\n  uint16_t vce_enc_max_input_width_pixels;\n  uint16_t vce_enc_max_input_height_pixels; \n  uint32_t uvd_enc_max_bandwidth;           \n  uint32_t vce_enc_max_bandwidth;           \n};\n\n\n \nstruct atom_umc_info_v3_1\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t ucode_version;\n  uint32_t ucode_rom_startaddr;\n  uint32_t ucode_length;\n  uint16_t umc_reg_init_offset;\n  uint16_t customer_ucode_name_offset;\n  uint16_t mclk_ss_percentage;\n  uint16_t mclk_ss_rate_10hz;\n  uint8_t umcip_min_ver;\n  uint8_t umcip_max_ver;\n  uint8_t vram_type;              \n  uint8_t umc_config;\n  uint32_t mem_refclk_10khz;\n};\n\n\nenum atom_umc_config_def {\n  UMC_CONFIG__ENABLE_1KB_INTERLEAVE_MODE  =   0x00000001,\n  UMC_CONFIG__DEFAULT_MEM_ECC_ENABLE      =   0x00000002,\n  UMC_CONFIG__ENABLE_HBM_LANE_REPAIR      =   0x00000004,\n  UMC_CONFIG__ENABLE_BANK_HARVESTING      =   0x00000008,\n  UMC_CONFIG__ENABLE_PHY_REINIT           =   0x00000010,\n  UMC_CONFIG__DISABLE_UCODE_CHKSTATUS     =   0x00000020,\n};\n\nstruct atom_umc_info_v3_2\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t ucode_version;\n  uint32_t ucode_rom_startaddr;\n  uint32_t ucode_length;\n  uint16_t umc_reg_init_offset;\n  uint16_t customer_ucode_name_offset;\n  uint16_t mclk_ss_percentage;\n  uint16_t mclk_ss_rate_10hz;\n  uint8_t umcip_min_ver;\n  uint8_t umcip_max_ver;\n  uint8_t vram_type;              \n  uint8_t umc_config;\n  uint32_t mem_refclk_10khz;\n  uint32_t pstate_uclk_10khz[4];\n  uint16_t umcgoldenoffset;\n  uint16_t densitygoldenoffset;\n};\n\nstruct atom_umc_info_v3_3\n{\n  struct  atom_common_table_header  table_header;\n  uint32_t ucode_reserved;\n  uint32_t ucode_rom_startaddr;\n  uint32_t ucode_length;\n  uint16_t umc_reg_init_offset;\n  uint16_t customer_ucode_name_offset;\n  uint16_t mclk_ss_percentage;\n  uint16_t mclk_ss_rate_10hz;\n  uint8_t umcip_min_ver;\n  uint8_t umcip_max_ver;\n  uint8_t vram_type;              \n  uint8_t umc_config;\n  uint32_t mem_refclk_10khz;\n  uint32_t pstate_uclk_10khz[4];\n  uint16_t umcgoldenoffset;\n  uint16_t densitygoldenoffset;\n  uint32_t umc_config1;\n  uint32_t bist_data_startaddr;\n  uint32_t reserved[2];\n};\n\nenum atom_umc_config1_def {\n\tUMC_CONFIG1__ENABLE_PSTATE_PHASE_STORE_TRAIN = 0x00000001,\n\tUMC_CONFIG1__ENABLE_AUTO_FRAMING = 0x00000002,\n\tUMC_CONFIG1__ENABLE_RESTORE_BIST_DATA = 0x00000004,\n\tUMC_CONFIG1__DISABLE_STROBE_MODE = 0x00000008,\n\tUMC_CONFIG1__DEBUG_DATA_PARITY_EN = 0x00000010,\n\tUMC_CONFIG1__ENABLE_ECC_CAPABLE = 0x00010000,\n};\n\nstruct atom_umc_info_v4_0 {\n\tstruct atom_common_table_header table_header;\n\tuint32_t ucode_reserved[5];\n\tuint8_t umcip_min_ver;\n\tuint8_t umcip_max_ver;\n\tuint8_t vram_type;\n\tuint8_t umc_config;\n\tuint32_t mem_refclk_10khz;\n\tuint32_t clk_reserved[4];\n\tuint32_t golden_reserved;\n\tuint32_t umc_config1;\n\tuint32_t reserved[2];\n\tuint8_t channel_num;\n\tuint8_t channel_width;\n\tuint8_t channel_reserve[2];\n\tuint8_t umc_info_reserved[16];\n};\n\n \nstruct atom_vram_module_v9 {\n  \n  uint32_t  memory_size;                   \n  uint32_t  channel_enable;                \n  uint32_t  max_mem_clk;                   \n  uint16_t  reserved[3];\n  uint16_t  mem_voltage;                   \n  uint16_t  vram_module_size;              \n  uint8_t   ext_memory_id;                 \n  uint8_t   memory_type;                   \n  uint8_t   channel_num;                   \n  uint8_t   channel_width;                 \n  uint8_t   density;                       \n  uint8_t   tunningset_id;                 \n  uint8_t   vender_rev_id;                 \n  uint8_t   refreshrate;                   \n  uint8_t   hbm_ven_rev_id;\t\t   \n  uint8_t   vram_rsd2;\t\t\t   \n  char    dram_pnstring[20];               \n};\n\nstruct atom_vram_info_header_v2_3 {\n  struct   atom_common_table_header table_header;\n  uint16_t mem_adjust_tbloffset;                         \n  uint16_t mem_clk_patch_tbloffset;                      \n  uint16_t mc_adjust_pertile_tbloffset;                  \n  uint16_t mc_phyinit_tbloffset;                         \n  uint16_t dram_data_remap_tbloffset;                    \n  uint16_t tmrs_seq_offset;                              \n  uint16_t post_ucode_init_offset;                       \n  uint16_t vram_rsd2;\n  uint8_t  vram_module_num;                              \n  uint8_t  umcip_min_ver;\n  uint8_t  umcip_max_ver;\n  uint8_t  mc_phy_tile_num;                              \n  struct   atom_vram_module_v9  vram_module[16];         \n};\n\n \nstruct atom_vram_module_v3_0 {\n\tuint8_t density;\n\tuint8_t tunningset_id;\n\tuint8_t ext_memory_id;\n\tuint8_t dram_vendor_id;\n\tuint16_t dram_info_offset;\n\tuint16_t mem_tuning_offset;\n\tuint16_t tmrs_seq_offset;\n\tuint16_t reserved1;\n\tuint32_t dram_size_per_ch;\n\tuint32_t reserved[3];\n\tchar dram_pnstring[40];\n};\n\nstruct atom_vram_info_header_v3_0 {\n\tstruct atom_common_table_header table_header;\n\tuint16_t mem_tuning_table_offset;\n\tuint16_t dram_info_table_offset;\n\tuint16_t tmrs_table_offset;\n\tuint16_t mc_init_table_offset;\n\tuint16_t dram_data_remap_table_offset;\n\tuint16_t umc_emuinittable_offset;\n\tuint16_t reserved_sub_table_offset[2];\n\tuint8_t vram_module_num;\n\tuint8_t umcip_min_ver;\n\tuint8_t umcip_max_ver;\n\tuint8_t mc_phy_tile_num;\n\tuint8_t memory_type;\n\tuint8_t channel_num;\n\tuint8_t channel_width;\n\tuint8_t reserved1;\n\tuint32_t channel_enable;\n\tuint32_t channel1_enable;\n\tuint32_t feature_enable;\n\tuint32_t feature1_enable;\n\tuint32_t hardcode_mem_size;\n\tuint32_t reserved4[4];\n\tstruct atom_vram_module_v3_0 vram_module[8];\n};\n\nstruct atom_umc_register_addr_info{\n  uint32_t  umc_register_addr:24;\n  uint32_t  umc_reg_type_ind:1;\n  uint32_t  umc_reg_rsvd:7;\n};\n\n\nenum atom_umc_register_addr_info_flag{\n  b3ATOM_UMC_REG_ADD_INFO_INDIRECT_ACCESS  =0x01,\n};\n\nunion atom_umc_register_addr_info_access\n{\n  struct atom_umc_register_addr_info umc_reg_addr;\n  uint32_t u32umc_reg_addr;\n};\n\nstruct atom_umc_reg_setting_id_config{\n  uint32_t memclockrange:24;\n  uint32_t mem_blk_id:8;\n};\n\nunion atom_umc_reg_setting_id_config_access\n{\n  struct atom_umc_reg_setting_id_config umc_id_access;\n  uint32_t  u32umc_id_access;\n};\n\nstruct atom_umc_reg_setting_data_block{\n  union atom_umc_reg_setting_id_config_access  block_id;\n  uint32_t u32umc_reg_data[1];                       \n};\n\nstruct atom_umc_init_reg_block{\n  uint16_t umc_reg_num;\n  uint16_t reserved;    \n  union atom_umc_register_addr_info_access umc_reg_list[1];     \n  struct atom_umc_reg_setting_data_block umc_reg_setting_list[1];\n};\n\nstruct atom_vram_module_v10 {\n  \n  uint32_t  memory_size;                   \n  uint32_t  channel_enable;                \n  uint32_t  max_mem_clk;                   \n  uint16_t  reserved[3];\n  uint16_t  mem_voltage;                   \n  uint16_t  vram_module_size;              \n  uint8_t   ext_memory_id;                 \n  uint8_t   memory_type;                   \n  uint8_t   channel_num;                   \n  uint8_t   channel_width;                 \n  uint8_t   density;                       \n  uint8_t   tunningset_id;                 \n  uint8_t   vender_rev_id;                 \n  uint8_t   refreshrate;                   \n  uint8_t   vram_flags;\t\t\t   \n  uint8_t   vram_rsd2;\t\t\t   \n  uint16_t  gddr6_mr10;                    \n  uint16_t  gddr6_mr1;                     \n  uint16_t  gddr6_mr2;                     \n  uint16_t  gddr6_mr7;                     \n  char    dram_pnstring[20];               \n};\n\nstruct atom_vram_info_header_v2_4 {\n  struct   atom_common_table_header table_header;\n  uint16_t mem_adjust_tbloffset;                         \n  uint16_t mem_clk_patch_tbloffset;                      \n  uint16_t mc_adjust_pertile_tbloffset;                  \n  uint16_t mc_phyinit_tbloffset;                         \n  uint16_t dram_data_remap_tbloffset;                    \n  uint16_t reserved;                                     \n  uint16_t post_ucode_init_offset;                       \n  uint16_t vram_rsd2;\n  uint8_t  vram_module_num;                              \n  uint8_t  umcip_min_ver;\n  uint8_t  umcip_max_ver;\n  uint8_t  mc_phy_tile_num;                              \n  struct   atom_vram_module_v10  vram_module[16];        \n};\n\nstruct atom_vram_module_v11 {\n\t\n\tuint32_t  memory_size;                   \n\tuint32_t  channel_enable;                \n\tuint16_t  mem_voltage;                   \n\tuint16_t  vram_module_size;              \n\tuint8_t   ext_memory_id;                 \n\tuint8_t   memory_type;                   \n\tuint8_t   channel_num;                   \n\tuint8_t   channel_width;                 \n\tuint8_t   density;                       \n\tuint8_t   tunningset_id;                 \n\tuint16_t  reserved[4];                   \n\tuint8_t   vender_rev_id;                 \n\tuint8_t   refreshrate;\t\t\t \n\tuint8_t   vram_flags;\t\t\t \n\tuint8_t   vram_rsd2;\t\t\t \n\tuint16_t  gddr6_mr10;                    \n\tuint16_t  gddr6_mr0;                     \n\tuint16_t  gddr6_mr1;                     \n\tuint16_t  gddr6_mr2;                     \n\tuint16_t  gddr6_mr4;                     \n\tuint16_t  gddr6_mr7;                     \n\tuint16_t  gddr6_mr8;                     \n\tchar    dram_pnstring[40];               \n};\n\nstruct atom_gddr6_ac_timing_v2_5 {\n\tuint32_t  u32umc_id_access;\n\tuint8_t  RL;\n\tuint8_t  WL;\n\tuint8_t  tRAS;\n\tuint8_t  tRC;\n\n\tuint16_t  tREFI;\n\tuint8_t  tRFC;\n\tuint8_t  tRFCpb;\n\n\tuint8_t  tRREFD;\n\tuint8_t  tRCDRD;\n\tuint8_t  tRCDWR;\n\tuint8_t  tRP;\n\n\tuint8_t  tRRDS;\n\tuint8_t  tRRDL;\n\tuint8_t  tWR;\n\tuint8_t  tWTRS;\n\n\tuint8_t  tWTRL;\n\tuint8_t  tFAW;\n\tuint8_t  tCCDS;\n\tuint8_t  tCCDL;\n\n\tuint8_t  tCRCRL;\n\tuint8_t  tCRCWL;\n\tuint8_t  tCKE;\n\tuint8_t  tCKSRE;\n\n\tuint8_t  tCKSRX;\n\tuint8_t  tRTPS;\n\tuint8_t  tRTPL;\n\tuint8_t  tMRD;\n\n\tuint8_t  tMOD;\n\tuint8_t  tXS;\n\tuint8_t  tXHP;\n\tuint8_t  tXSMRS;\n\n\tuint32_t  tXSH;\n\n\tuint8_t  tPD;\n\tuint8_t  tXP;\n\tuint8_t  tCPDED;\n\tuint8_t  tACTPDE;\n\n\tuint8_t  tPREPDE;\n\tuint8_t  tREFPDE;\n\tuint8_t  tMRSPDEN;\n\tuint8_t  tRDSRE;\n\n\tuint8_t  tWRSRE;\n\tuint8_t  tPPD;\n\tuint8_t  tCCDMW;\n\tuint8_t  tWTRTR;\n\n\tuint8_t  tLTLTR;\n\tuint8_t  tREFTR;\n\tuint8_t  VNDR;\n\tuint8_t  reserved[9];\n};\n\nstruct atom_gddr6_bit_byte_remap {\n\tuint32_t dphy_byteremap;    \n\tuint32_t dphy_bitremap0;    \n\tuint32_t dphy_bitremap1;    \n\tuint32_t dphy_bitremap2;    \n\tuint32_t aphy_bitremap0;    \n\tuint32_t aphy_bitremap1;    \n\tuint32_t phy_dram;          \n};\n\nstruct atom_gddr6_dram_data_remap {\n\tuint32_t table_size;\n\tuint8_t phyintf_ck_inverted[8];     \n\tstruct atom_gddr6_bit_byte_remap bit_byte_remap[16];\n};\n\nstruct atom_vram_info_header_v2_5 {\n\tstruct   atom_common_table_header table_header;\n\tuint16_t mem_adjust_tbloffset;                         \n\tuint16_t gddr6_ac_timing_offset;                     \n\tuint16_t mc_adjust_pertile_tbloffset;                  \n\tuint16_t mc_phyinit_tbloffset;                         \n\tuint16_t dram_data_remap_tbloffset;                    \n\tuint16_t reserved;                                     \n\tuint16_t post_ucode_init_offset;                       \n\tuint16_t strobe_mode_patch_tbloffset;                  \n\tuint8_t  vram_module_num;                              \n\tuint8_t  umcip_min_ver;\n\tuint8_t  umcip_max_ver;\n\tuint8_t  mc_phy_tile_num;                              \n\tstruct   atom_vram_module_v11  vram_module[16];        \n};\n\nstruct atom_vram_info_header_v2_6 {\n\tstruct atom_common_table_header table_header;\n\tuint16_t mem_adjust_tbloffset;\n\tuint16_t mem_clk_patch_tbloffset;\n\tuint16_t mc_adjust_pertile_tbloffset;\n\tuint16_t mc_phyinit_tbloffset;\n\tuint16_t dram_data_remap_tbloffset;\n\tuint16_t tmrs_seq_offset;\n\tuint16_t post_ucode_init_offset;\n\tuint16_t vram_rsd2;\n\tuint8_t  vram_module_num;\n\tuint8_t  umcip_min_ver;\n\tuint8_t  umcip_max_ver;\n\tuint8_t  mc_phy_tile_num;\n\tstruct atom_vram_module_v9 vram_module[16];\n};\n \nstruct  atom_i2c_data_entry\n{\n  uint16_t  i2c_reg_index;               \n  uint16_t  i2c_reg_data;                \n};\n\nstruct atom_voltage_object_header_v4{\n  uint8_t    voltage_type;                           \n  uint8_t    voltage_mode;                           \n  uint16_t   object_size;                            \n};\n\n\nenum atom_voltage_object_mode \n{\n   VOLTAGE_OBJ_GPIO_LUT              =  0,        \n   VOLTAGE_OBJ_VR_I2C_INIT_SEQ       =  3,        \n   VOLTAGE_OBJ_PHASE_LUT             =  4,        \n   VOLTAGE_OBJ_SVID2                 =  7,        \n   VOLTAGE_OBJ_EVV                   =  8, \n   VOLTAGE_OBJ_MERGED_POWER          =  9,\n};\n\nstruct  atom_i2c_voltage_object_v4\n{\n   struct atom_voltage_object_header_v4 header;  \n   uint8_t  regulator_id;                        \n   uint8_t  i2c_id;\n   uint8_t  i2c_slave_addr;\n   uint8_t  i2c_control_offset;       \n   uint8_t  i2c_flag;                            \n   uint8_t  i2c_speed;                           \n   uint8_t  reserved[2];\n   struct atom_i2c_data_entry i2cdatalut[1];     \n};\n\n\nenum atom_i2c_voltage_control_flag\n{\n   VOLTAGE_DATA_ONE_BYTE = 0,\n   VOLTAGE_DATA_TWO_BYTE = 1,\n};\n\n\nstruct atom_voltage_gpio_map_lut\n{\n  uint32_t  voltage_gpio_reg_val;              \n  uint16_t  voltage_level_mv;                  \n};\n\nstruct atom_gpio_voltage_object_v4\n{\n   struct atom_voltage_object_header_v4 header;  \n   uint8_t  gpio_control_id;                     \n   uint8_t  gpio_entry_num;                      \n   uint8_t  phase_delay_us;                      \n   uint8_t  reserved;   \n   uint32_t gpio_mask_val;                         \n   struct atom_voltage_gpio_map_lut voltage_gpio_lut[1];\n};\n\nstruct  atom_svid2_voltage_object_v4\n{\n   struct atom_voltage_object_header_v4 header;  \n   uint8_t loadline_psi1;                        \n   uint8_t psi0_l_vid_thresd;                    \n   uint8_t psi0_enable;                          \n   uint8_t maxvstep;\n   uint8_t telemetry_offset;\n   uint8_t telemetry_gain; \n   uint16_t reserved1;\n};\n\nstruct atom_merged_voltage_object_v4\n{\n  struct atom_voltage_object_header_v4 header;  \n  uint8_t  merged_powerrail_type;               \n  uint8_t  reserved[3];\n};\n\nunion atom_voltage_object_v4{\n  struct atom_gpio_voltage_object_v4 gpio_voltage_obj;\n  struct atom_i2c_voltage_object_v4 i2c_voltage_obj;\n  struct atom_svid2_voltage_object_v4 svid2_voltage_obj;\n  struct atom_merged_voltage_object_v4 merged_voltage_obj;\n};\n\nstruct  atom_voltage_objects_info_v4_1\n{\n  struct atom_common_table_header table_header; \n  union atom_voltage_object_v4 voltage_object[1];   \n};\n\n\n    \n\n    \n\nstruct asic_init_engine_parameters\n{\n  uint32_t sclkfreqin10khz:24;\n  uint32_t engineflag:8;               \n};\n\nstruct asic_init_mem_parameters\n{\n  uint32_t mclkfreqin10khz:24;\n  uint32_t memflag:8;                  \n};\n\nstruct asic_init_parameters_v2_1\n{\n  struct asic_init_engine_parameters engineparam;\n  struct asic_init_mem_parameters memparam;\n};\n\nstruct asic_init_ps_allocation_v2_1\n{\n  struct asic_init_parameters_v2_1 param;\n  uint32_t reserved[16];\n};\n\n\nenum atom_asic_init_engine_flag\n{\n  b3NORMAL_ENGINE_INIT = 0,\n  b3SRIOV_SKIP_ASIC_INIT = 0x02,\n  b3SRIOV_LOAD_UCODE = 0x40,\n};\n\nenum atom_asic_init_mem_flag\n{\n  b3NORMAL_MEM_INIT = 0,\n  b3DRAM_SELF_REFRESH_EXIT =0x20,\n};\n\n    \n\nstruct set_engine_clock_parameters_v2_1\n{\n  uint32_t sclkfreqin10khz:24;\n  uint32_t sclkflag:8;               \n  uint32_t reserved[10];\n};\n\nstruct set_engine_clock_ps_allocation_v2_1\n{\n  struct set_engine_clock_parameters_v2_1 clockinfo;\n  uint32_t reserved[10];\n};\n\n\nenum atom_set_engine_mem_clock_flag\n{\n  b3NORMAL_CHANGE_CLOCK = 0,\n  b3FIRST_TIME_CHANGE_CLOCK = 0x08,\n  b3STORE_DPM_TRAINGING = 0x40,         \n};\n\n    \nstruct get_engine_clock_parameter\n{\n  uint32_t sclk_10khz;          \n  uint32_t reserved;\n};\n\n    \nstruct set_memory_clock_parameters_v2_1\n{\n  uint32_t mclkfreqin10khz:24;\n  uint32_t mclkflag:8;               \n  uint32_t reserved[10];\n};\n\nstruct set_memory_clock_ps_allocation_v2_1\n{\n  struct set_memory_clock_parameters_v2_1 clockinfo;\n  uint32_t reserved[10];\n};\n\n\n    \nstruct get_memory_clock_parameter\n{\n  uint32_t mclk_10khz;          \n  uint32_t reserved;\n};\n\n\n\n    \n\nstruct set_voltage_parameters_v1_4\n{\n  uint8_t  voltagetype;                 \n  uint8_t  command;                     \n  uint16_t vlevel_mv;                   \n};\n\n\nenum atom_set_voltage_command{\n  ATOM_SET_VOLTAGE  = 0,\n  ATOM_INIT_VOLTAGE_REGULATOR = 3,\n  ATOM_SET_VOLTAGE_PHASE = 4,\n  ATOM_GET_LEAKAGE_ID    = 8,\n};\n\nstruct set_voltage_ps_allocation_v1_4\n{\n  struct set_voltage_parameters_v1_4 setvoltageparam;\n  uint32_t reserved[10];\n};\n\n\n    \n\n\nenum atom_gpu_clock_type \n{\n  COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK =0x00,\n  COMPUTE_GPUCLK_INPUT_FLAG_GFXCLK =0x01,\n  COMPUTE_GPUCLK_INPUT_FLAG_UCLK =0x02,\n};\n\nstruct compute_gpu_clock_input_parameter_v1_8\n{\n  uint32_t  gpuclock_10khz:24;         \n  uint32_t  gpu_clock_type:8;          \n  uint32_t  reserved[5];\n};\n\n\nstruct compute_gpu_clock_output_parameter_v1_8\n{\n  uint32_t  gpuclock_10khz:24;              \n  uint32_t  dfs_did:8;                      \n  uint32_t  pll_fb_mult;                    \n  uint32_t  pll_ss_fbsmult;                 \n  uint16_t  pll_ss_slew_frac;\n  uint8_t   pll_ss_enable;\n  uint8_t   reserved;\n  uint32_t  reserved1[2];\n};\n\n\n\n    \n\nstruct read_efuse_input_parameters_v3_1\n{\n  uint16_t efuse_start_index;\n  uint8_t  reserved;\n  uint8_t  bitslen;\n};\n\n\nunion read_efuse_value_parameters_v3_1\n{\n  struct read_efuse_input_parameters_v3_1 efuse_info;\n  uint32_t efusevalue;\n};\n\n\n    \nstruct atom_get_smu_clock_info_parameters_v3_1\n{\n  uint8_t syspll_id;          \n  uint8_t clk_id;             \n  uint8_t command;            \n  uint8_t dfsdid;             \n};\n\nenum atom_get_smu_clock_info_command \n{\n  GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ       = 0,\n  GET_SMU_CLOCK_INFO_V3_1_GET_PLLVCO_FREQ      = 1,\n  GET_SMU_CLOCK_INFO_V3_1_GET_PLLREFCLK_FREQ   = 2,\n};\n\nenum atom_smu9_syspll0_clock_id\n{\n  SMU9_SYSPLL0_SMNCLK_ID   = 0,       \n  SMU9_SYSPLL0_SOCCLK_ID   = 1,       \n  SMU9_SYSPLL0_MP0CLK_ID   = 2,       \n  SMU9_SYSPLL0_MP1CLK_ID   = 3,       \n  SMU9_SYSPLL0_LCLK_ID     = 4,       \n  SMU9_SYSPLL0_DCLK_ID     = 5,       \n  SMU9_SYSPLL0_VCLK_ID     = 6,       \n  SMU9_SYSPLL0_ECLK_ID     = 7,       \n  SMU9_SYSPLL0_DCEFCLK_ID  = 8,       \n  SMU9_SYSPLL0_DPREFCLK_ID = 10,      \n  SMU9_SYSPLL0_DISPCLK_ID  = 11,      \n};\n\nenum atom_smu11_syspll_id {\n  SMU11_SYSPLL0_ID            = 0,\n  SMU11_SYSPLL1_0_ID          = 1,\n  SMU11_SYSPLL1_1_ID          = 2,\n  SMU11_SYSPLL1_2_ID          = 3,\n  SMU11_SYSPLL2_ID            = 4,\n  SMU11_SYSPLL3_0_ID          = 5,\n  SMU11_SYSPLL3_1_ID          = 6,\n};\n\nenum atom_smu11_syspll0_clock_id {\n  SMU11_SYSPLL0_ECLK_ID     = 0,       \n  SMU11_SYSPLL0_SOCCLK_ID   = 1,       \n  SMU11_SYSPLL0_MP0CLK_ID   = 2,       \n  SMU11_SYSPLL0_DCLK_ID     = 3,       \n  SMU11_SYSPLL0_VCLK_ID     = 4,       \n  SMU11_SYSPLL0_DCEFCLK_ID  = 5,       \n};\n\nenum atom_smu11_syspll1_0_clock_id {\n  SMU11_SYSPLL1_0_UCLKA_ID   = 0,       \n};\n\nenum atom_smu11_syspll1_1_clock_id {\n  SMU11_SYSPLL1_0_UCLKB_ID   = 0,       \n};\n\nenum atom_smu11_syspll1_2_clock_id {\n  SMU11_SYSPLL1_0_FCLK_ID   = 0,        \n};\n\nenum atom_smu11_syspll2_clock_id {\n  SMU11_SYSPLL2_GFXCLK_ID   = 0,        \n};\n\nenum atom_smu11_syspll3_0_clock_id {\n  SMU11_SYSPLL3_0_WAFCLK_ID = 0,       \n  SMU11_SYSPLL3_0_DISPCLK_ID = 1,      \n  SMU11_SYSPLL3_0_DPREFCLK_ID = 2,     \n};\n\nenum atom_smu11_syspll3_1_clock_id {\n  SMU11_SYSPLL3_1_MP1CLK_ID = 0,       \n  SMU11_SYSPLL3_1_SMNCLK_ID = 1,       \n  SMU11_SYSPLL3_1_LCLK_ID = 2,         \n};\n\nenum atom_smu12_syspll_id {\n  SMU12_SYSPLL0_ID          = 0,\n  SMU12_SYSPLL1_ID          = 1,\n  SMU12_SYSPLL2_ID          = 2,\n  SMU12_SYSPLL3_0_ID        = 3,\n  SMU12_SYSPLL3_1_ID        = 4,\n};\n\nenum atom_smu12_syspll0_clock_id {\n  SMU12_SYSPLL0_SMNCLK_ID   = 0,\t\t\t\n  SMU12_SYSPLL0_SOCCLK_ID   = 1,\t\t\t\n  SMU12_SYSPLL0_MP0CLK_ID   = 2,\t\t\t\n  SMU12_SYSPLL0_MP1CLK_ID   = 3,\t\t\t\n  SMU12_SYSPLL0_MP2CLK_ID   = 4,\t\t\t\n  SMU12_SYSPLL0_VCLK_ID     = 5,\t\t\t\n  SMU12_SYSPLL0_LCLK_ID     = 6,\t\t\t\n  SMU12_SYSPLL0_DCLK_ID     = 7,\t\t\t\n  SMU12_SYSPLL0_ACLK_ID     = 8,\t\t\t\n  SMU12_SYSPLL0_ISPCLK_ID   = 9,\t\t\t\n  SMU12_SYSPLL0_SHUBCLK_ID  = 10,\t\t\t\n};\n\nenum atom_smu12_syspll1_clock_id {\n  SMU12_SYSPLL1_DISPCLK_ID  = 0,      \n  SMU12_SYSPLL1_DPPCLK_ID   = 1,      \n  SMU12_SYSPLL1_DPREFCLK_ID = 2,      \n  SMU12_SYSPLL1_DCFCLK_ID   = 3,      \n};\n\nenum atom_smu12_syspll2_clock_id {\n  SMU12_SYSPLL2_Pre_GFXCLK_ID = 0,   \n};\n\nenum atom_smu12_syspll3_0_clock_id {\n  SMU12_SYSPLL3_0_FCLK_ID = 0,      \n};\n\nenum atom_smu12_syspll3_1_clock_id {\n  SMU12_SYSPLL3_1_UMCCLK_ID = 0,    \n};\n\nstruct  atom_get_smu_clock_info_output_parameters_v3_1\n{\n  union {\n    uint32_t smu_clock_freq_hz;\n    uint32_t syspllvcofreq_10khz;\n    uint32_t sysspllrefclk_10khz;\n  }atom_smu_outputclkfreq;\n};\n\n\n\n    \n\nenum atom_dynamic_memory_setting_command \n{\n  COMPUTE_MEMORY_PLL_PARAM = 1,\n  COMPUTE_ENGINE_PLL_PARAM = 2,\n  ADJUST_MC_SETTING_PARAM = 3,\n};\n\n \nstruct dynamic_mclk_settings_parameters_v2_1\n{\n  uint32_t  mclk_10khz:24;         \n  uint32_t  command:8;             \n  uint32_t  reserved;\n};\n\n \nstruct dynamic_sclk_settings_parameters_v2_1\n{\n  uint32_t  sclk_10khz:24;         \n  uint32_t  command:8;             \n  uint32_t  mclk_10khz;\n  uint32_t  reserved;\n};\n\nunion dynamic_memory_settings_parameters_v2_1\n{\n  struct dynamic_mclk_settings_parameters_v2_1 mclk_setting;\n  struct dynamic_sclk_settings_parameters_v2_1 sclk_setting;\n};\n\n\n\n    \n\nenum atom_umc6_0_ucode_function_call_enum_id\n{\n  UMC60_UCODE_FUNC_ID_REINIT                 = 0,\n  UMC60_UCODE_FUNC_ID_ENTER_SELFREFRESH      = 1,\n  UMC60_UCODE_FUNC_ID_EXIT_SELFREFRESH       = 2,\n};\n\n\nstruct memory_training_parameters_v2_1\n{\n  uint8_t ucode_func_id;\n  uint8_t ucode_reserved[3];\n  uint32_t reserved[5];\n};\n\n\n    \n\nstruct set_pixel_clock_parameter_v1_7\n{\n    uint32_t pixclk_100hz;               \n\n    uint8_t  pll_id;                     \n    uint8_t  encoderobjid;               \n                                         \n    uint8_t  encoder_mode;               \n    uint8_t  miscinfo;                   \n    uint8_t  crtc_id;                    \n    uint8_t  deep_color_ratio;           \n    uint8_t  reserved1[2];    \n    uint32_t reserved2;\n};\n\n\nenum atom_set_pixel_clock_v1_7_misc_info\n{\n  PIXEL_CLOCK_V7_MISC_FORCE_PROG_PPLL         = 0x01,\n  PIXEL_CLOCK_V7_MISC_PROG_PHYPLL             = 0x02,\n  PIXEL_CLOCK_V7_MISC_YUV420_MODE             = 0x04,\n  PIXEL_CLOCK_V7_MISC_DVI_DUALLINK_EN         = 0x08,\n  PIXEL_CLOCK_V7_MISC_REF_DIV_SRC             = 0x30,\n  PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_XTALIN      = 0x00,\n  PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_PCIE        = 0x10,\n  PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_GENLK       = 0x20,\n  PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_REFPAD      = 0x30, \n  PIXEL_CLOCK_V7_MISC_ATOMIC_UPDATE           = 0x40,\n  PIXEL_CLOCK_V7_MISC_FORCE_SS_DIS            = 0x80,\n};\n\n \nenum atom_set_pixel_clock_v1_7_deepcolor_ratio\n{\n  PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS          = 0x00,      \n  PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4          = 0x01,      \n  PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2          = 0x02,      \n  PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1          = 0x03,      \n};\n\n    \n\n\nstruct set_dce_clock_parameters_v2_1\n{\n  uint32_t dceclk_10khz;                               \n  uint8_t  dceclktype;                                 \n  uint8_t  dceclksrc;                                  \n  uint8_t  dceclkflag;                                 \n  uint8_t  crtc_id;                                    \n};\n\n\nenum atom_set_dce_clock_clock_type\n{\n  DCE_CLOCK_TYPE_DISPCLK                      = 0,\n  DCE_CLOCK_TYPE_DPREFCLK                     = 1,\n  DCE_CLOCK_TYPE_PIXELCLK                     = 2,        \n};\n\n\nenum atom_set_dce_clock_dprefclk_flag\n{\n  DCE_CLOCK_FLAG_PLL_REFCLK_SRC_MASK          = 0x03,\n  DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENERICA      = 0x00,\n  DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENLK         = 0x01,\n  DCE_CLOCK_FLAG_PLL_REFCLK_SRC_PCIE          = 0x02,\n  DCE_CLOCK_FLAG_PLL_REFCLK_SRC_XTALIN        = 0x03,\n};\n\n\nenum atom_set_dce_clock_pixclk_flag\n{\n  DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_MASK    = 0x03,\n  DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_DIS     = 0x00,      \n  DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_5_4     = 0x01,      \n  DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_3_2     = 0x02,      \n  DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_2_1     = 0x03,      \n  DCE_CLOCK_FLAG_PIXCLK_YUV420_MODE           = 0x04,\n};\n\nstruct set_dce_clock_ps_allocation_v2_1\n{\n  struct set_dce_clock_parameters_v2_1 param;\n  uint32_t ulReserved[2];\n};\n\n\n    \n\n    \nstruct blank_crtc_parameters\n{\n  uint8_t  crtc_id;                   \n  uint8_t  blanking;                  \n  uint16_t reserved;\n  uint32_t reserved1;\n};\n\nenum atom_blank_crtc_command\n{\n  ATOM_BLANKING         = 1,\n  ATOM_BLANKING_OFF     = 0,\n};\n\n    \n\n    \nstruct enable_crtc_parameters\n{\n  uint8_t crtc_id;                    \n  uint8_t enable;                     \n  uint8_t padding[2];\n};\n\n\n    \n\n    \nstruct enable_disp_power_gating_parameters_v2_1\n{\n  uint8_t disp_pipe_id;                \n  uint8_t enable;                     \n  uint8_t padding[2];\n};\n\nstruct enable_disp_power_gating_ps_allocation \n{\n  struct enable_disp_power_gating_parameters_v2_1 param;\n  uint32_t ulReserved[4];\n};\n\n    \n\n    \nstruct set_crtc_using_dtd_timing_parameters\n{\n  uint16_t  h_size;\n  uint16_t  h_blanking_time;\n  uint16_t  v_size;\n  uint16_t  v_blanking_time;\n  uint16_t  h_syncoffset;\n  uint16_t  h_syncwidth;\n  uint16_t  v_syncoffset;\n  uint16_t  v_syncwidth;\n  uint16_t  modemiscinfo;  \n  uint8_t   h_border;\n  uint8_t   v_border;\n  uint8_t   crtc_id;                   \n  uint8_t   encoder_mode;\t\t\t   \n  uint8_t   padding[2];\n};\n\n\n    \n\n    \nstruct process_i2c_channel_transaction_parameters\n{\n  uint8_t i2cspeed_khz;\n  union {\n    uint8_t regindex;\n    uint8_t status;                   \n  } regind_status;\n  uint16_t  i2c_data_out;\n  uint8_t   flag;                     \n  uint8_t   trans_bytes;\n  uint8_t   slave_addr;\n  uint8_t   i2c_id;\n};\n\n\nenum atom_process_i2c_flag\n{\n  HW_I2C_WRITE          = 1,\n  HW_I2C_READ           = 0,\n  I2C_2BYTE_ADDR        = 0x02,\n  HW_I2C_SMBUS_BYTE_WR  = 0x04,\n};\n\n\nenum atom_process_i2c_status\n{\n  HW_ASSISTED_I2C_STATUS_FAILURE     =2,\n  HW_ASSISTED_I2C_STATUS_SUCCESS     =1,\n};\n\n\n    \n\n    \n\nstruct process_aux_channel_transaction_parameters_v1_2\n{\n  uint16_t aux_request;\n  uint16_t dataout;\n  uint8_t  channelid;\n  union {\n    uint8_t   reply_status;\n    uint8_t   aux_delay;\n  } aux_status_delay;\n  uint8_t   dataout_len;\n  uint8_t   hpd_id;                                       \n};\n\n\n    \n\n    \n\nstruct select_crtc_source_parameters_v2_3\n{\n  uint8_t crtc_id;                        \n  uint8_t encoder_id;                     \n  uint8_t encode_mode;                    \n  uint8_t dst_bpc;                        \n};\n\n\n    \n\n    \n\n\nenum atom_dig_encoder_control_action\n{\n  ATOM_ENCODER_CMD_DISABLE_DIG                  = 0,\n  ATOM_ENCODER_CMD_ENABLE_DIG                   = 1,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_START       = 0x08,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1    = 0x09,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2    = 0x0a,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3    = 0x13,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE    = 0x0b,\n  ATOM_ENCODER_CMD_DP_VIDEO_OFF                 = 0x0c,\n  ATOM_ENCODER_CMD_DP_VIDEO_ON                  = 0x0d,\n  ATOM_ENCODER_CMD_SETUP_PANEL_MODE             = 0x10,\n  ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN4    = 0x14,\n  ATOM_ENCODER_CMD_STREAM_SETUP                 = 0x0F, \n  ATOM_ENCODER_CMD_LINK_SETUP                   = 0x11, \n  ATOM_ENCODER_CMD_ENCODER_BLANK                = 0x12,\n};\n\n\nenum atom_dig_encoder_control_panelmode\n{\n  DP_PANEL_MODE_DISABLE                        = 0x00,\n  DP_PANEL_MODE_ENABLE_eDP_MODE                = 0x01,\n  DP_PANEL_MODE_ENABLE_LVLINK_MODE             = 0x11,\n};\n\n\nenum atom_dig_encoder_control_v5_digid\n{\n  ATOM_ENCODER_CONFIG_V5_DIG0_ENCODER           = 0x00,\n  ATOM_ENCODER_CONFIG_V5_DIG1_ENCODER           = 0x01,\n  ATOM_ENCODER_CONFIG_V5_DIG2_ENCODER           = 0x02,\n  ATOM_ENCODER_CONFIG_V5_DIG3_ENCODER           = 0x03,\n  ATOM_ENCODER_CONFIG_V5_DIG4_ENCODER           = 0x04,\n  ATOM_ENCODER_CONFIG_V5_DIG5_ENCODER           = 0x05,\n  ATOM_ENCODER_CONFIG_V5_DIG6_ENCODER           = 0x06,\n  ATOM_ENCODER_CONFIG_V5_DIG7_ENCODER           = 0x07,\n};\n\nstruct dig_encoder_stream_setup_parameters_v1_5\n{\n  uint8_t digid;            \n  uint8_t action;           \n  uint8_t digmode;          \n  uint8_t lanenum;          \n  uint32_t pclk_10khz;      \n  uint8_t bitpercolor;\n  uint8_t dplinkrate_270mhz;\n  uint8_t reserved[2];\n};\n\nstruct dig_encoder_link_setup_parameters_v1_5\n{\n  uint8_t digid;           \n  uint8_t action;          \n  uint8_t digmode;         \n  uint8_t lanenum;         \n  uint8_t symclk_10khz;    \n  uint8_t hpd_sel;\n  uint8_t digfe_sel;       \n  uint8_t reserved[2];\n};\n\nstruct dp_panel_mode_set_parameters_v1_5\n{\n  uint8_t digid;              \n  uint8_t action;             \n  uint8_t panelmode;      \n  uint8_t reserved1;    \n  uint32_t reserved2[2];\n};\n\nstruct dig_encoder_generic_cmd_parameters_v1_5 \n{\n  uint8_t digid;           \n  uint8_t action;          \n  uint8_t reserved1[2];    \n  uint32_t reserved2[2];\n};\n\nunion dig_encoder_control_parameters_v1_5\n{\n  struct dig_encoder_generic_cmd_parameters_v1_5  cmd_param;\n  struct dig_encoder_stream_setup_parameters_v1_5 stream_param;\n  struct dig_encoder_link_setup_parameters_v1_5   link_param;\n  struct dp_panel_mode_set_parameters_v1_5 dppanel_param;\n};\n\n    \nstruct dig_transmitter_control_parameters_v1_6\n{\n  uint8_t phyid;           \n  uint8_t action;          \n  union {\n    uint8_t digmode;        \n    uint8_t dplaneset;      \n  } mode_laneset;\n  uint8_t  lanenum;        \n  uint32_t symclk_10khz;   \n  uint8_t  hpdsel;         \n  uint8_t  digfe_sel;      \n  uint8_t  connobj_id;     \n  uint8_t  reserved;\n  uint32_t reserved1;\n};\n\nstruct dig_transmitter_control_ps_allocation_v1_6\n{\n  struct dig_transmitter_control_parameters_v1_6 param;\n  uint32_t reserved[4];\n};\n\n\nenum atom_dig_transmitter_control_action\n{\n  ATOM_TRANSMITTER_ACTION_DISABLE                 = 0,\n  ATOM_TRANSMITTER_ACTION_ENABLE                  = 1,\n  ATOM_TRANSMITTER_ACTION_LCD_BLOFF               = 2,\n  ATOM_TRANSMITTER_ACTION_LCD_BLON                = 3,\n  ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL   = 4,\n  ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START      = 5,\n  ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP       = 6,\n  ATOM_TRANSMITTER_ACTION_INIT                    = 7,\n  ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT          = 8,\n  ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT           = 9,\n  ATOM_TRANSMITTER_ACTION_SETUP                   = 10,\n  ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH            = 11,\n  ATOM_TRANSMITTER_ACTION_POWER_ON                = 12,\n  ATOM_TRANSMITTER_ACTION_POWER_OFF               = 13,\n};\n\n\nenum atom_dig_transmitter_control_digfe_sel\n{\n  ATOM_TRANMSITTER_V6__DIGA_SEL                   = 0x01,\n  ATOM_TRANMSITTER_V6__DIGB_SEL                   = 0x02,\n  ATOM_TRANMSITTER_V6__DIGC_SEL                   = 0x04,\n  ATOM_TRANMSITTER_V6__DIGD_SEL                   = 0x08,\n  ATOM_TRANMSITTER_V6__DIGE_SEL                   = 0x10,\n  ATOM_TRANMSITTER_V6__DIGF_SEL                   = 0x20,\n  ATOM_TRANMSITTER_V6__DIGG_SEL                   = 0x40,\n};\n\n\n\nenum atom_dig_transmitter_control_hpd_sel\n{\n  ATOM_TRANSMITTER_V6_NO_HPD_SEL                  = 0x00,\n  ATOM_TRANSMITTER_V6_HPD1_SEL                    = 0x01,\n  ATOM_TRANSMITTER_V6_HPD2_SEL                    = 0x02,\n  ATOM_TRANSMITTER_V6_HPD3_SEL                    = 0x03,\n  ATOM_TRANSMITTER_V6_HPD4_SEL                    = 0x04,\n  ATOM_TRANSMITTER_V6_HPD5_SEL                    = 0x05,\n  ATOM_TRANSMITTER_V6_HPD6_SEL                    = 0x06,\n};\n\n\nenum atom_dig_transmitter_control_dplaneset\n{\n  DP_LANE_SET__0DB_0_4V                           = 0x00,\n  DP_LANE_SET__0DB_0_6V                           = 0x01,\n  DP_LANE_SET__0DB_0_8V                           = 0x02,\n  DP_LANE_SET__0DB_1_2V                           = 0x03,\n  DP_LANE_SET__3_5DB_0_4V                         = 0x08, \n  DP_LANE_SET__3_5DB_0_6V                         = 0x09,\n  DP_LANE_SET__3_5DB_0_8V                         = 0x0a,\n  DP_LANE_SET__6DB_0_4V                           = 0x10,\n  DP_LANE_SET__6DB_0_6V                           = 0x11,\n  DP_LANE_SET__9_5DB_0_4V                         = 0x18, \n};\n\n\n\n  \n\n    \n\nstruct external_encoder_control_parameters_v2_4\n{\n  uint16_t pixelclock_10khz;  \n  uint8_t  config;            \n  uint8_t  action;            \n  uint8_t  encodermode;       \n  uint8_t  lanenum;           \n  uint8_t  bitpercolor;       \n  uint8_t  hpd_id;        \n};\n\n\n\nenum external_encoder_control_action_def\n{\n  EXTERNAL_ENCODER_ACTION_V3_DISABLE_OUTPUT           = 0x00,\n  EXTERNAL_ENCODER_ACTION_V3_ENABLE_OUTPUT            = 0x01,\n  EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT             = 0x07,\n  EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP            = 0x0f,\n  EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING_OFF     = 0x10,\n  EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING         = 0x11,\n  EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION        = 0x12,\n  EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP                = 0x14,\n};\n\n\nenum external_encoder_control_v2_4_config_def\n{\n  EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_MASK          = 0x03,\n  EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ       = 0x00,\n  EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ       = 0x01,\n  EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ       = 0x02,\n  EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_3_24GHZ       = 0x03,  \n  EXTERNAL_ENCODER_CONFIG_V3_ENCODER_SEL_MAKS         = 0x70,\n  EXTERNAL_ENCODER_CONFIG_V3_ENCODER1                 = 0x00,\n  EXTERNAL_ENCODER_CONFIG_V3_ENCODER2                 = 0x10,\n  EXTERNAL_ENCODER_CONFIG_V3_ENCODER3                 = 0x20,\n};\n\nstruct external_encoder_control_ps_allocation_v2_4\n{\n  struct external_encoder_control_parameters_v2_4 sExtEncoder;\n  uint32_t reserved[2];\n};\n\n\n    \n\nstruct amd_acpi_description_header{\n  uint32_t signature;\n  uint32_t tableLength;      \n  uint8_t  revision;\n  uint8_t  checksum;\n  uint8_t  oemId[6];\n  uint8_t  oemTableId[8];    \n  uint32_t oemRevision;\n  uint32_t creatorId;\n  uint32_t creatorRevision;\n};\n\nstruct uefi_acpi_vfct{\n  struct   amd_acpi_description_header sheader;\n  uint8_t  tableUUID[16];    \n  uint32_t vbiosimageoffset; \n  uint32_t lib1Imageoffset;  \n  uint32_t reserved[4];      \n};\n\nstruct vfct_image_header{\n  uint32_t  pcibus;          \n  uint32_t  pcidevice;       \n  uint32_t  pcifunction;     \n  uint16_t  vendorid;        \n  uint16_t  deviceid;        \n  uint16_t  ssvid;           \n  uint16_t  ssid;            \n  uint32_t  revision;        \n  uint32_t  imagelength;     \n};\n\n\nstruct gop_vbios_content {\n  struct vfct_image_header vbiosheader;\n  uint8_t                  vbioscontent[1];\n};\n\nstruct gop_lib1_content {\n  struct vfct_image_header lib1header;\n  uint8_t                  lib1content[1];\n};\n\n\n\n    \n\nenum scratch_register_def{\n  ATOM_DEVICE_CONNECT_INFO_DEF      = 0,\n  ATOM_BL_BRI_LEVEL_INFO_DEF        = 2,\n  ATOM_ACTIVE_INFO_DEF              = 3,\n  ATOM_LCD_INFO_DEF                 = 4,\n  ATOM_DEVICE_REQ_INFO_DEF          = 5,\n  ATOM_ACC_CHANGE_INFO_DEF          = 6,\n  ATOM_PRE_OS_MODE_INFO_DEF         = 7,\n  ATOM_PRE_OS_ASSERTION_DEF      = 8,    \n  ATOM_INTERNAL_TIMER_INFO_DEF      = 10,\n};\n\nenum scratch_device_connect_info_bit_def{\n  ATOM_DISPLAY_LCD1_CONNECT           =0x0002,\n  ATOM_DISPLAY_DFP1_CONNECT           =0x0008,\n  ATOM_DISPLAY_DFP2_CONNECT           =0x0080,\n  ATOM_DISPLAY_DFP3_CONNECT           =0x0200,\n  ATOM_DISPLAY_DFP4_CONNECT           =0x0400,\n  ATOM_DISPLAY_DFP5_CONNECT           =0x0800,\n  ATOM_DISPLAY_DFP6_CONNECT           =0x0040,\n  ATOM_DISPLAY_DFPx_CONNECT           =0x0ec8,\n  ATOM_CONNECT_INFO_DEVICE_MASK       =0x0fff,\n};\n\nenum scratch_bl_bri_level_info_bit_def{\n  ATOM_CURRENT_BL_LEVEL_SHIFT         =0x8,\n#ifndef _H2INC\n  ATOM_CURRENT_BL_LEVEL_MASK          =0x0000ff00,\n  ATOM_DEVICE_DPMS_STATE              =0x00010000,\n#endif\n};\n\nenum scratch_active_info_bits_def{\n  ATOM_DISPLAY_LCD1_ACTIVE            =0x0002,\n  ATOM_DISPLAY_DFP1_ACTIVE            =0x0008,\n  ATOM_DISPLAY_DFP2_ACTIVE            =0x0080,\n  ATOM_DISPLAY_DFP3_ACTIVE            =0x0200,\n  ATOM_DISPLAY_DFP4_ACTIVE            =0x0400,\n  ATOM_DISPLAY_DFP5_ACTIVE            =0x0800,\n  ATOM_DISPLAY_DFP6_ACTIVE            =0x0040,\n  ATOM_ACTIVE_INFO_DEVICE_MASK        =0x0fff,\n};\n\nenum scratch_device_req_info_bits_def{\n  ATOM_DISPLAY_LCD1_REQ               =0x0002,\n  ATOM_DISPLAY_DFP1_REQ               =0x0008,\n  ATOM_DISPLAY_DFP2_REQ               =0x0080,\n  ATOM_DISPLAY_DFP3_REQ               =0x0200,\n  ATOM_DISPLAY_DFP4_REQ               =0x0400,\n  ATOM_DISPLAY_DFP5_REQ               =0x0800,\n  ATOM_DISPLAY_DFP6_REQ               =0x0040,\n  ATOM_REQ_INFO_DEVICE_MASK           =0x0fff,\n};\n\nenum scratch_acc_change_info_bitshift_def{\n  ATOM_ACC_CHANGE_ACC_MODE_SHIFT    =4,\n  ATOM_ACC_CHANGE_LID_STATUS_SHIFT  =6,\n};\n\nenum scratch_acc_change_info_bits_def{\n  ATOM_ACC_CHANGE_ACC_MODE          =0x00000010,\n  ATOM_ACC_CHANGE_LID_STATUS        =0x00000040,\n};\n\nenum scratch_pre_os_mode_info_bits_def{\n  ATOM_PRE_OS_MODE_MASK             =0x00000003,\n  ATOM_PRE_OS_MODE_VGA              =0x00000000,\n  ATOM_PRE_OS_MODE_VESA             =0x00000001,\n  ATOM_PRE_OS_MODE_GOP              =0x00000002,\n  ATOM_PRE_OS_MODE_PIXEL_DEPTH      =0x0000000C,\n  ATOM_PRE_OS_MODE_PIXEL_FORMAT_MASK=0x000000F0,\n  ATOM_PRE_OS_MODE_8BIT_PAL_EN      =0x00000100,\n  ATOM_ASIC_INIT_COMPLETE           =0x00000200,\n#ifndef _H2INC\n  ATOM_PRE_OS_MODE_NUMBER_MASK      =0xFFFF0000,\n#endif\n};\n\n\n\n    \n#include \"atomfirmwareid.h\"\n#pragma pack()\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}