-- generated by newgenasym Wed Aug 25 12:51:14 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity probe is
    port (    
	\1\:       INOUT  STD_LOGIC);
end probe;
