Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sat Oct  5 23:43:24 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_c} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.8992%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
select_i1/Q                             |          No required time
select_i0/Q                             |          No required time
select_i3/Q                             |          No required time
select_i2/Q                             |          No required time
osc_i1/PADDO                            |          No required time
osc_i2/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 4 End Points          |           Type           
-------------------------------------------------------------------
{counter_265_287__i4/SR   counter_265_287__i5/SR}                           
                                        |           No arrival time
{counter_265_287__i2/SR   counter_265_287__i3/SR}                           
                                        |           No arrival time
counter_265_287__i1/SR                  |           No arrival time
MOD1/en_c/SR                            |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         4
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col_sync[0]                             |                     input
col_sync[1]                             |                     input
col_sync[2]                             |                     input
col_sync[3]                             |                     input
reset                                   |                     input
clk                                     |                    output
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_c"
=======================
create_clock -name {clk_c} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_c               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_c                             |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/i179/D                              |99975.638 ns 
MOD1/right__i1/D                         |99987.272 ns 
{MOD1/debounce_counter_266__i1/SR   MOD1/debounce_counter_266__i2/SR}              
                                         |99988.553 ns 
{MOD1/debounce_counter_266__i3/SR   MOD1/debounce_counter_266__i4/SR}              
                                         |99988.553 ns 
MOD1/debounce_counter_266__i0/SR         |99988.553 ns 
{MOD1/debounce_counter_266__i5/SR   MOD1/debounce_counter_266__i6/SR}              
                                         |99988.553 ns 
{MOD1/right__i1/SR   MOD1/right__i0/SR}  |99989.320 ns 
{MOD1/right__i3/SR   MOD1/right__i2/SR}  |99989.399 ns 
MOD1/right__i0/D                         |99990.166 ns 
MOD1/right__i3/D                         |99990.166 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i3/Q  (SLICE_R18C3A)
Path End         : MOD1/i179/D  (SLICE_R16C6A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 18
Delay Ratio      : 61.1% (route), 38.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99975.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i4/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i3/CK->MOD1/state_FSM_i3/Q
                                          SLICE_R18C3A        CLK_TO_Q1_DELAY     1.388                  6.887  5       
MOD1/n229[2]                                                  NET DELAY           2.736                  9.623  5       
MOD1/i146_4_lut/C->MOD1/i146_4_lut/Z      SLICE_R17C5A        A0_TO_F0_DELAY      0.449                 10.072  4       
MOD1/n360                                                     NET DELAY           2.763                 12.835  4       
MOD1/i149_4_lut/C->MOD1/i149_4_lut/Z      SLICE_R18C3B        D1_TO_F1_DELAY      0.449                 13.284  1       
MOD1/n363                                                     NET DELAY           3.146                 16.430  1       
MOD1/i151_4_lut/A->MOD1/i151_4_lut/Z      SLICE_R17C5B        A0_TO_F0_DELAY      0.476                 16.906  1       
MOD1/n365                                                     NET DELAY           0.304                 17.210  1       
MOD1/i153_4_lut/A->MOD1/i153_4_lut/Z      SLICE_R17C5B        C1_TO_F1_DELAY      0.476                 17.686  1       
MOD1/n367                                                     NET DELAY           0.304                 17.990  1       
MOD1/i155_4_lut/A->MOD1/i155_4_lut/Z      SLICE_R17C5C        C0_TO_F0_DELAY      0.476                 18.466  1       
MOD1/n369                                                     NET DELAY           0.304                 18.770  1       
MOD1/i157_4_lut/A->MOD1/i157_4_lut/Z      SLICE_R17C5C        C1_TO_F1_DELAY      0.476                 19.246  1       
MOD1/n371                                                     NET DELAY           0.304                 19.550  1       
MOD1/i159_4_lut/A->MOD1/i159_4_lut/Z      SLICE_R17C5D        C0_TO_F0_DELAY      0.476                 20.026  1       
MOD1/n373                                                     NET DELAY           0.304                 20.330  1       
MOD1/i161_4_lut/A->MOD1/i161_4_lut/Z      SLICE_R17C5D        C1_TO_F1_DELAY      0.476                 20.806  1       
MOD1/n375                                                     NET DELAY           0.304                 21.110  1       
MOD1/i163_4_lut/A->MOD1/i163_4_lut/Z      SLICE_R17C6A        C0_TO_F0_DELAY      0.476                 21.586  1       
MOD1/n377                                                     NET DELAY           0.304                 21.890  1       
MOD1/i165_4_lut/A->MOD1/i165_4_lut/Z      SLICE_R17C6A        C1_TO_F1_DELAY      0.476                 22.366  1       
MOD1/n379                                                     NET DELAY           0.304                 22.670  1       
MOD1/i167_4_lut/A->MOD1/i167_4_lut/Z      SLICE_R17C6B        C0_TO_F0_DELAY      0.476                 23.146  1       
MOD1/n381                                                     NET DELAY           0.304                 23.450  1       
MOD1/i169_4_lut/A->MOD1/i169_4_lut/Z      SLICE_R17C6B        C1_TO_F1_DELAY      0.476                 23.926  1       
MOD1/n383                                                     NET DELAY           0.304                 24.230  1       
MOD1/i171_4_lut/A->MOD1/i171_4_lut/Z      SLICE_R17C6C        C0_TO_F0_DELAY      0.476                 24.706  1       
MOD1/n385                                                     NET DELAY           0.304                 25.010  1       
MOD1/i173_4_lut/A->MOD1/i173_4_lut/Z      SLICE_R17C6C        C1_TO_F1_DELAY      0.476                 25.486  1       
MOD1/n387                                                     NET DELAY           0.304                 25.790  1       
MOD1/i175_4_lut/A->MOD1/i175_4_lut/Z      SLICE_R17C6D        C0_TO_F0_DELAY      0.476                 26.266  1       
MOD1/n389                                                     NET DELAY           0.304                 26.570  1       
MOD1/i177_4_lut/A->MOD1/i177_4_lut/Z      SLICE_R17C6D        C1_TO_F1_DELAY      0.449                 27.019  1       
MOD1/n391_kb_in                                               NET DELAY           2.168                 29.187  1       
MOD1/i417_2_lut/B->MOD1/i417_2_lut/Z      SLICE_R16C6A        D1_TO_F1_DELAY      0.476                 29.663  1       
MOD1/n705                                                     NET DELAY           0.000                 29.663  1       
MOD1/i179/D                                                   ENDPOINT            0.000                 29.663  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
MOD1/i179/CK                                                  CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(29.663)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99975.638  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i12/Q  (SLICE_R17C3B)
Path End         : MOD1/right__i1/D  (SLICE_R14C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99987.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i12/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i12/CK->MOD1/state_FSM_i12/Q
                                          SLICE_R17C3B        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/n229[11]                                                 NET DELAY           4.573                 11.460  13      
MOD1/i870_2_lut/B->MOD1/i870_2_lut/Z      SLICE_R15C3A        D1_TO_F1_DELAY      0.449                 11.909  1       
MOD1/n1166                                                    NET DELAY           2.168                 14.077  1       
MOD1/i1_4_lut_adj_5/B->MOD1/i1_4_lut_adj_5/Z
                                          SLICE_R15C3B        D1_TO_F1_DELAY      0.449                 14.526  1       
MOD1/n1087                                                    NET DELAY           3.027                 17.553  1       
MOD1/i1_4_lut_adj_6/C->MOD1/i1_4_lut_adj_6/Z
                                          SLICE_R14C3A        C0_TO_F0_DELAY      0.476                 18.029  1       
MOD1/n1005                                                    NET DELAY           0.000                 18.029  1       
MOD1/right__i1/D                                              ENDPOINT            0.000                 18.029  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/right__i1/CK   MOD1/right__i0/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(18.029)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99987.272  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R16C4C)
Path End         : {MOD1/debounce_counter_266__i1/SR   MOD1/debounce_counter_266__i2/SR}  (SLICE_R14C6B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99988.553 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i10/CK   MOD1/state_FSM_i9/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R16C4C        CLK_TO_Q0_DELAY     1.388                  6.887  16      
MOD1/n229[9]                                                  NET DELAY           3.212                 10.099  16      
MOD1/i29_2_lut/B->MOD1/i29_2_lut/Z        SLICE_R14C5A        C0_TO_F0_DELAY      0.449                 10.548  2       
MOD1/n76                                                      NET DELAY           2.168                 12.716  2       
MOD1/i901_4_lut/D->MOD1/i901_4_lut/Z      SLICE_R14C5D        D0_TO_F0_DELAY      0.449                 13.165  4       
MOD1/n442                                                     NET DELAY           3.252                 16.417  4       
{MOD1/debounce_counter_266__i1/SR   MOD1/debounce_counter_266__i2/SR}
                                                              ENDPOINT            0.000                 16.417  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/debounce_counter_266__i1/CK   MOD1/debounce_counter_266__i2/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(16.417)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99988.553  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R16C4C)
Path End         : {MOD1/debounce_counter_266__i3/SR   MOD1/debounce_counter_266__i4/SR}  (SLICE_R14C6C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99988.553 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i10/CK   MOD1/state_FSM_i9/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R16C4C        CLK_TO_Q0_DELAY     1.388                  6.887  16      
MOD1/n229[9]                                                  NET DELAY           3.212                 10.099  16      
MOD1/i29_2_lut/B->MOD1/i29_2_lut/Z        SLICE_R14C5A        C0_TO_F0_DELAY      0.449                 10.548  2       
MOD1/n76                                                      NET DELAY           2.168                 12.716  2       
MOD1/i901_4_lut/D->MOD1/i901_4_lut/Z      SLICE_R14C5D        D0_TO_F0_DELAY      0.449                 13.165  4       
MOD1/n442                                                     NET DELAY           3.252                 16.417  4       
{MOD1/debounce_counter_266__i3/SR   MOD1/debounce_counter_266__i4/SR}
                                                              ENDPOINT            0.000                 16.417  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/debounce_counter_266__i3/CK   MOD1/debounce_counter_266__i4/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(16.417)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99988.553  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R16C4C)
Path End         : MOD1/debounce_counter_266__i0/SR  (SLICE_R14C6A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99988.553 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i10/CK   MOD1/state_FSM_i9/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R16C4C        CLK_TO_Q0_DELAY     1.388                  6.887  16      
MOD1/n229[9]                                                  NET DELAY           3.212                 10.099  16      
MOD1/i29_2_lut/B->MOD1/i29_2_lut/Z        SLICE_R14C5A        C0_TO_F0_DELAY      0.449                 10.548  2       
MOD1/n76                                                      NET DELAY           2.168                 12.716  2       
MOD1/i901_4_lut/D->MOD1/i901_4_lut/Z      SLICE_R14C5D        D0_TO_F0_DELAY      0.449                 13.165  4       
MOD1/n442                                                     NET DELAY           3.252                 16.417  4       
MOD1/debounce_counter_266__i0/SR                              ENDPOINT            0.000                 16.417  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
MOD1/debounce_counter_266__i0/CK                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(16.417)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99988.553  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R16C4C)
Path End         : {MOD1/debounce_counter_266__i5/SR   MOD1/debounce_counter_266__i6/SR}  (SLICE_R14C6D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99988.553 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i10/CK   MOD1/state_FSM_i9/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R16C4C        CLK_TO_Q0_DELAY     1.388                  6.887  16      
MOD1/n229[9]                                                  NET DELAY           3.212                 10.099  16      
MOD1/i29_2_lut/B->MOD1/i29_2_lut/Z        SLICE_R14C5A        C0_TO_F0_DELAY      0.449                 10.548  2       
MOD1/n76                                                      NET DELAY           2.168                 12.716  2       
MOD1/i901_4_lut/D->MOD1/i901_4_lut/Z      SLICE_R14C5D        D0_TO_F0_DELAY      0.449                 13.165  4       
MOD1/n442                                                     NET DELAY           3.252                 16.417  4       
{MOD1/debounce_counter_266__i5/SR   MOD1/debounce_counter_266__i6/SR}
                                                              ENDPOINT            0.000                 16.417  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/debounce_counter_266__i5/CK   MOD1/debounce_counter_266__i6/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(16.417)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99988.553  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i12/Q  (SLICE_R17C3B)
Path End         : {MOD1/right__i1/SR   MOD1/right__i0/SR}  (SLICE_R14C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99989.320 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i12/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i12/CK->MOD1/state_FSM_i12/Q
                                          SLICE_R17C3B        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/n229[11]                                                 NET DELAY           4.441                 11.328  13      
MOD1/i1_4_lut/D->MOD1/i1_4_lut/Z          SLICE_R14C5A        A1_TO_F1_DELAY      0.449                 11.777  2       
MOD1/n560                                                     NET DELAY           3.873                 15.650  2       
{MOD1/right__i1/SR   MOD1/right__i0/SR}                       ENDPOINT            0.000                 15.650  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/right__i1/CK   MOD1/right__i0/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(15.650)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99989.320  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i12/Q  (SLICE_R17C3B)
Path End         : {MOD1/right__i3/SR   MOD1/right__i2/SR}  (SLICE_R15C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99989.399 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i12/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i12/CK->MOD1/state_FSM_i12/Q
                                          SLICE_R17C3B        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/n229[11]                                                 NET DELAY           4.441                 11.328  13      
MOD1/i1_4_lut/D->MOD1/i1_4_lut/Z          SLICE_R14C5A        A1_TO_F1_DELAY      0.449                 11.777  2       
MOD1/n560                                                     NET DELAY           3.794                 15.571  2       
{MOD1/right__i3/SR   MOD1/right__i2/SR}                       ENDPOINT            0.000                 15.571  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(15.571)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99989.399  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i12/Q  (SLICE_R17C3B)
Path End         : MOD1/right__i0/D  (SLICE_R14C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.166 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i12/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i12/CK->MOD1/state_FSM_i12/Q
                                          SLICE_R17C3B        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/n229[11]                                                 NET DELAY           4.375                 11.262  13      
MOD1/i62_4_lut/D->MOD1/i62_4_lut/Z        SLICE_R14C4A        B0_TO_F0_DELAY      0.476                 11.738  1       
MOD1/n38_adj_48                                               NET DELAY           0.304                 12.042  1       
MOD1/i63_4_lut/A->MOD1/i63_4_lut/Z        SLICE_R14C4A        C1_TO_F1_DELAY      0.449                 12.491  1       
MOD1/n32                                                      NET DELAY           2.168                 14.659  1       
MOD1/i64_3_lut/A->MOD1/i64_3_lut/Z        SLICE_R14C3A        D1_TO_F1_DELAY      0.476                 15.135  1       
MOD1/n993                                                     NET DELAY           0.000                 15.135  1       
MOD1/right__i0/D                                              ENDPOINT            0.000                 15.135  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/right__i1/CK   MOD1/right__i0/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(15.135)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.166  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i12/Q  (SLICE_R17C3B)
Path End         : MOD1/right__i3/D  (SLICE_R15C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.166 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
MOD1/clk_c                                                    NET DELAY           5.499                  5.499  29      
{MOD1/state_FSM_i12/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i12/CK->MOD1/state_FSM_i12/Q
                                          SLICE_R17C3B        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/n229[11]                                                 NET DELAY           4.375                 11.262  13      
MOD1/i511_3_lut/B->MOD1/i511_3_lut/Z      SLICE_R14C4D        B0_TO_F0_DELAY      0.476                 11.738  2       
MOD1/n498[3]                                                  NET DELAY           0.304                 12.042  2       
MOD1/i381_4_lut/A->MOD1/i381_4_lut/Z      SLICE_R14C4D        C1_TO_F1_DELAY      0.449                 12.491  1       
MOD1/n669                                                     NET DELAY           2.168                 14.659  1       
MOD1/i386_4_lut/A->MOD1/i386_4_lut/Z      SLICE_R15C4A        D0_TO_F0_DELAY      0.476                 15.135  1       
MOD1/n516[3]                                                  NET DELAY           0.000                 15.135  1       
MOD1/right__i3/D                                              ENDPOINT            0.000                 15.135  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
MOD1/clk_c                                                    NET DELAY           5.499             100005.499  29      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(15.135)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.166  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_FSM_i14/D                     |    1.743 ns 
MOD1/state_FSM_i13/D                     |    1.743 ns 
MOD1/state_FSM_i16/D                     |    1.743 ns 
MOD1/state_FSM_i18/D                     |    1.743 ns 
MOD1/state_FSM_i20/D                     |    1.743 ns 
MOD1/left_i0_i0/D                        |    1.743 ns 
MOD1/left_i0_i1/D                        |    1.743 ns 
select_i3/D                              |    1.743 ns 
select_i1/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i13/Q  (SLICE_R18C4B)
Path End         : MOD1/state_FSM_i14/D  (SLICE_R18C4B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i14/CK   MOD1/state_FSM_i13/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i13/CK->MOD1/state_FSM_i13/Q
                                          SLICE_R18C4B        CLK_TO_Q1_DELAY  0.779                  3.863  6       
MOD1/n249                                                     NET DELAY        0.712                  4.575  6       
MOD1.SLICE_24/D0->MOD1.SLICE_24/F0        SLICE_R18C4B        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.n249.sig_007.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i14/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i14/CK   MOD1/state_FSM_i13/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R17C3A)
Path End         : MOD1/state_FSM_i13/D  (SLICE_R18C4B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R17C3A        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/n229[0]                                                  NET DELAY        0.712                  4.575  4       
MOD1/i126_2_lut/B->MOD1/i126_2_lut/Z      SLICE_R18C4B        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n336                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i13/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i14/CK   MOD1/state_FSM_i13/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i15/Q  (SLICE_R16C4D)
Path End         : MOD1/state_FSM_i16/D  (SLICE_R16C4D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i15/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i15/CK->MOD1/state_FSM_i15/Q
                                          SLICE_R16C4D        CLK_TO_Q1_DELAY  0.779                  3.863  7       
MOD1/n247                                                     NET DELAY        0.712                  4.575  7       
MOD1.SLICE_22/D0->MOD1.SLICE_22/F0        SLICE_R16C4D        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.n247.sig_006.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i16/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i15/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i17/Q  (SLICE_R16C3D)
Path End         : MOD1/state_FSM_i18/D  (SLICE_R16C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i17/CK->MOD1/state_FSM_i17/Q
                                          SLICE_R16C3D        CLK_TO_Q1_DELAY  0.779                  3.863  6       
MOD1/n229[16]                                                 NET DELAY        0.712                  4.575  6       
MOD1.SLICE_20/D0->MOD1.SLICE_20/F0        SLICE_R16C3D        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.n229[16].sig_005.FeedThruLUT                             NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i18/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i19/Q  (SLICE_R18C4C)
Path End         : MOD1/state_FSM_i20/D  (SLICE_R18C4C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i20/CK   MOD1/state_FSM_i19/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i19/CK->MOD1/state_FSM_i19/Q
                                          SLICE_R18C4C        CLK_TO_Q1_DELAY  0.779                  3.863  4       
MOD1/n229[18]                                                 NET DELAY        0.712                  4.575  4       
MOD1.SLICE_18/D0->MOD1.SLICE_18/F0        SLICE_R18C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.n229[18].sig_004.FeedThruLUT                             NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i20/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/state_FSM_i20/CK   MOD1/state_FSM_i19/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/right__i0/Q  (SLICE_R14C3A)
Path End         : MOD1/left_i0_i0/D  (SLICE_R13C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/right__i1/CK   MOD1/right__i0/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/right__i0/CK->MOD1/right__i0/Q       SLICE_R14C3A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
MOD1/right[0]                                                 NET DELAY        0.712                  4.575  2       
SLICE_12/D0->SLICE_12/F0                  SLICE_R13C3D        D0_TO_F0_DELAY   0.252                  4.827  1       
right[0].sig_000.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
MOD1/left_i0_i0/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/right__i1/Q  (SLICE_R14C3A)
Path End         : MOD1/left_i0_i1/D  (SLICE_R13C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/right__i1/CK   MOD1/right__i0/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/right__i1/CK->MOD1/right__i1/Q       SLICE_R14C3A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
MOD1/right[1]                                                 NET DELAY        0.712                  4.575  2       
SLICE_12/D1->SLICE_12/F1                  SLICE_R13C3D        D1_TO_F1_DELAY   0.252                  4.827  1       
right[1].sig_003.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
MOD1/left_i0_i1/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i3/Q  (SLICE_R13C3A)
Path End         : select_i3/D  (SLICE_R13C2A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i3/CK->MOD1/left_i0_i3/Q     SLICE_R13C3A        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[3]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i4_3_lut/B->mux_6_i4_3_lut/Z        SLICE_R13C2A        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_2[3]                                              NET DELAY        0.000                  4.827  1       
select_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{select_i3/CK   select_i2/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i1/Q  (SLICE_R13C3D)
Path End         : select_i1/D  (SLICE_R12C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i1/CK->MOD1/left_i0_i1/Q     SLICE_R13C3D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/left[1]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i2_3_lut/B->mux_6_i2_3_lut/Z        SLICE_R12C3A        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_2[1]                                              NET DELAY        0.000                  4.827  1       
select_i1/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{select_i1/CK   select_i0/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i0/Q  (SLICE_R13C3D)
Path End         : select_i0/D  (SLICE_R12C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i0/CK->MOD1/left_i0_i0/Q     SLICE_R13C3D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[0]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i1_3_lut/B->mux_6_i1_3_lut/Z        SLICE_R12C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_2[0]                                              NET DELAY        0.000                  4.827  1       
select_i0/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
MOD1/clk_c                                                    NET DELAY        3.084                  3.084  30      
{select_i1/CK   select_i0/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



