// Seed: 1841884332
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri  id_2
);
  logic id_4;
  ;
  assign module_2.id_1 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wand  id_2,
    output uwire id_3,
    output tri1  id_4
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4
  );
  always @(posedge "" or posedge 1'b0) if (1) id_1 <= id_0;
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2
);
  always force id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1
  );
endmodule
