-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_switching_states\hdlsrc\parallel_8_switching_states\parallel_8_sim_switching_states.vhd
-- Created: 2022-11-16 09:43:00
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_switching_states
-- Source Path: parallel_8_sim_switching_states
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_switching_states IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        min_Index                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        done_vsd_and_park                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        HB1T                              :   OUT   std_logic;  -- ufix1
        HB1B                              :   OUT   std_logic;  -- ufix1
        HB2T                              :   OUT   std_logic;  -- ufix1
        HB2B                              :   OUT   std_logic;  -- ufix1
        HB3T                              :   OUT   std_logic;  -- ufix1
        HB3B                              :   OUT   std_logic;  -- ufix1
        HB4T                              :   OUT   std_logic;  -- ufix1
        HB4B                              :   OUT   std_logic;  -- ufix1
        HB5T                              :   OUT   std_logic;  -- ufix1
        HB5B                              :   OUT   std_logic;  -- ufix1
        HB6T                              :   OUT   std_logic;  -- ufix1
        HB6B                              :   OUT   std_logic;  -- ufix1
        done_switching_states             :   OUT   std_logic;  -- ufix1
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END parallel_8_sim_switching_states;


ARCHITECTURE rtl OF parallel_8_sim_switching_states IS

  -- Component Declarations
  COMPONENT parallel_8_sim_switching_states_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_switching_states_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_min_Index_AXI              :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_switching_states_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          min_Index                       :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          done_vsd_and_park               :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          HB1T                            :   OUT   std_logic;  -- ufix1
          HB1B                            :   OUT   std_logic;  -- ufix1
          HB2T                            :   OUT   std_logic;  -- ufix1
          HB2B                            :   OUT   std_logic;  -- ufix1
          HB3T                            :   OUT   std_logic;  -- ufix1
          HB3B                            :   OUT   std_logic;  -- ufix1
          HB4T                            :   OUT   std_logic;  -- ufix1
          HB4B                            :   OUT   std_logic;  -- ufix1
          HB5T                            :   OUT   std_logic;  -- ufix1
          HB5B                            :   OUT   std_logic;  -- ufix1
          HB6T                            :   OUT   std_logic;  -- ufix1
          HB6B                            :   OUT   std_logic;  -- ufix1
          done_switching_states           :   OUT   std_logic;  -- ufix1
          min_Index_AXI                   :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_switching_states_reset_sync
    USE ENTITY work.parallel_8_sim_switching_states_reset_sync(rtl);

  FOR ALL : parallel_8_sim_switching_states_axi_lite
    USE ENTITY work.parallel_8_sim_switching_states_axi_lite(rtl);

  FOR ALL : parallel_8_sim_switching_states_dut
    USE ENTITY work.parallel_8_sim_switching_states_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL min_Index_unsigned               : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL min_Index_sig                    : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL min_Index_AXI_sig                : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL HB1T_sig                         : std_logic;  -- ufix1
  SIGNAL HB1B_sig                         : std_logic;  -- ufix1
  SIGNAL HB2T_sig                         : std_logic;  -- ufix1
  SIGNAL HB2B_sig                         : std_logic;  -- ufix1
  SIGNAL HB3T_sig                         : std_logic;  -- ufix1
  SIGNAL HB3B_sig                         : std_logic;  -- ufix1
  SIGNAL HB4T_sig                         : std_logic;  -- ufix1
  SIGNAL HB4B_sig                         : std_logic;  -- ufix1
  SIGNAL HB5T_sig                         : std_logic;  -- ufix1
  SIGNAL HB5B_sig                         : std_logic;  -- ufix1
  SIGNAL HB6T_sig                         : std_logic;  -- ufix1
  SIGNAL HB6B_sig                         : std_logic;  -- ufix1
  SIGNAL done_switching_states_sig        : std_logic;  -- ufix1

BEGIN
  u_parallel_8_sim_switching_states_reset_sync_inst : parallel_8_sim_switching_states_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_parallel_8_sim_switching_states_axi_lite_inst : parallel_8_sim_switching_states_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_min_Index_AXI => min_Index_AXI_sig,  -- sfix32
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              reset_internal => reset_internal  -- ufix1
              );

  u_parallel_8_sim_switching_states_dut_inst : parallel_8_sim_switching_states_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              min_Index => std_logic_vector(min_Index_sig),  -- sfix32
              done_vsd_and_park => done_vsd_and_park,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              HB1T => HB1T_sig,  -- ufix1
              HB1B => HB1B_sig,  -- ufix1
              HB2T => HB2T_sig,  -- ufix1
              HB2B => HB2B_sig,  -- ufix1
              HB3T => HB3T_sig,  -- ufix1
              HB3B => HB3B_sig,  -- ufix1
              HB4T => HB4T_sig,  -- ufix1
              HB4B => HB4B_sig,  -- ufix1
              HB5T => HB5T_sig,  -- ufix1
              HB5B => HB5B_sig,  -- ufix1
              HB6T => HB6T_sig,  -- ufix1
              HB6B => HB6B_sig,  -- ufix1
              done_switching_states => done_switching_states_sig,  -- ufix1
              min_Index_AXI => min_Index_AXI_sig  -- sfix32
              );

  ip_timestamp <= unsigned'(X"83CBA36E");

  reset_cm <=  NOT IPCORE_RESETN;

  min_Index_unsigned <= unsigned(min_Index);

  min_Index_sig <= signed(min_Index_unsigned);

  reset_before_sync <= reset_cm OR reset_internal;

  HB1T <= HB1T_sig;

  HB1B <= HB1B_sig;

  HB2T <= HB2T_sig;

  HB2B <= HB2B_sig;

  HB3T <= HB3T_sig;

  HB3B <= HB3B_sig;

  HB4T <= HB4T_sig;

  HB4B <= HB4B_sig;

  HB5T <= HB5T_sig;

  HB5B <= HB5B_sig;

  HB6T <= HB6T_sig;

  HB6B <= HB6B_sig;

  done_switching_states <= done_switching_states_sig;

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

