--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml registradordeestado.twx registradordeestado.ncd -o
registradordeestado.twr registradordeestado.pcf

Design file:              registradordeestado.ncd
Physical constraint file: registradordeestado.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |    0.117(R)|    1.127(R)|clk_BUFGP         |   0.000|
d<1>        |    0.068(R)|    1.166(R)|clk_BUFGP         |   0.000|
d<2>        |    0.243(R)|    1.026(R)|clk_BUFGP         |   0.000|
d<3>        |    0.073(R)|    1.161(R)|clk_BUFGP         |   0.000|
d<4>        |    0.125(R)|    1.118(R)|clk_BUFGP         |   0.000|
d<5>        |    0.076(R)|    1.157(R)|clk_BUFGP         |   0.000|
d<6>        |    0.128(R)|    1.114(R)|clk_BUFGP         |   0.000|
d<7>        |    0.079(R)|    1.153(R)|clk_BUFGP         |   0.000|
load        |    2.780(R)|    1.015(R)|clk_BUFGP         |   0.000|
x<1><0>     |    0.857(R)|    0.535(R)|clk_BUFGP         |   0.000|
x<1><1>     |    0.671(R)|    0.684(R)|clk_BUFGP         |   0.000|
x<1><2>     |    0.417(R)|    0.886(R)|clk_BUFGP         |   0.000|
x<1><3>     |    0.823(R)|    0.562(R)|clk_BUFGP         |   0.000|
x<1><4>     |    0.583(R)|    0.752(R)|clk_BUFGP         |   0.000|
x<1><5>     |    0.808(R)|    0.572(R)|clk_BUFGP         |   0.000|
x<1><6>     |    0.585(R)|    0.748(R)|clk_BUFGP         |   0.000|
x<1><7>     |    0.737(R)|    0.627(R)|clk_BUFGP         |   0.000|
x<2><0>     |    0.118(R)|    1.126(R)|clk_BUFGP         |   0.000|
x<2><1>     |    0.172(R)|    1.083(R)|clk_BUFGP         |   0.000|
x<2><2>     |    0.236(R)|    1.034(R)|clk_BUFGP         |   0.000|
x<2><3>     |    0.144(R)|    1.107(R)|clk_BUFGP         |   0.000|
x<2><4>     |    0.356(R)|    0.937(R)|clk_BUFGP         |   0.000|
x<2><5>     |    0.421(R)|    0.886(R)|clk_BUFGP         |   0.000|
x<2><6>     |    0.394(R)|    0.907(R)|clk_BUFGP         |   0.000|
x<2><7>     |    0.144(R)|    1.107(R)|clk_BUFGP         |   0.000|
x<3><0>     |    1.037(R)|    0.388(R)|clk_BUFGP         |   0.000|
x<3><1>     |    0.758(R)|    0.612(R)|clk_BUFGP         |   0.000|
x<3><2>     |    1.438(R)|    0.068(R)|clk_BUFGP         |   0.000|
x<3><3>     |    1.131(R)|    0.313(R)|clk_BUFGP         |   0.000|
x<3><4>     |    0.936(R)|    0.469(R)|clk_BUFGP         |   0.000|
x<3><5>     |    0.757(R)|    0.613(R)|clk_BUFGP         |   0.000|
x<3><6>     |    1.519(R)|    0.005(R)|clk_BUFGP         |   0.000|
x<3><7>     |    1.134(R)|    0.313(R)|clk_BUFGP         |   0.000|
x<4><0>     |    0.455(R)|    0.859(R)|clk_BUFGP         |   0.000|
x<4><1>     |    0.061(R)|    1.174(R)|clk_BUFGP         |   0.000|
x<4><2>     |    0.077(R)|    1.156(R)|clk_BUFGP         |   0.000|
x<4><3>     |    0.078(R)|    1.155(R)|clk_BUFGP         |   0.000|
x<4><4>     |    0.127(R)|    1.116(R)|clk_BUFGP         |   0.000|
x<4><5>     |    0.315(R)|    0.966(R)|clk_BUFGP         |   0.000|
x<4><6>     |    0.075(R)|    1.158(R)|clk_BUFGP         |   0.000|
x<4><7>     |    0.391(R)|    0.906(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q<0>        |    7.710(R)|clk_BUFGP         |   0.000|
q<1>        |    7.689(R)|clk_BUFGP         |   0.000|
q<2>        |    7.770(R)|clk_BUFGP         |   0.000|
q<3>        |    7.742(R)|clk_BUFGP         |   0.000|
q<4>        |    7.671(R)|clk_BUFGP         |   0.000|
q<5>        |    7.684(R)|clk_BUFGP         |   0.000|
q<6>        |    7.971(R)|clk_BUFGP         |   0.000|
q<7>        |    7.146(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.556|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 04 19:19:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



