// Seed: 2468475446
module module_0 (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4
    , id_11,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input tri0 id_9
);
  uwire  id_12  ,  id_13  ,  id_14  =  1  ,  id_15  ,  id_16  =  id_5  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  1  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_2,
      id_2,
      id_2,
      id_9,
      id_0,
      id_2,
      id_6,
      id_8
  );
  assign modCall_1.id_23 = 0;
  wire id_14;
  xor primCall (id_2, id_11, id_7, id_4, id_13);
endmodule
