#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  9 09:40:09 2021
# Process ID: 4548
# Current directory: C:/FPGA/AP_5v
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6832 C:\FPGA\AP_5v\AP_5v.xpr
# Log file: C:/FPGA/AP_5v/vivado.log
# Journal file: C:/FPGA/AP_5v\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/AP_5v/AP_5v.xpr
update_compile_order -fileset sources_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
launch_simulation
open_wave_config C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg
source sim_tb_top.tcl
run 69 us
relaunch_sim
run 69 us
current_wave_config {sim_tb_top_behav.wcfg}
add_wave {{/sim_tb_top/u_AP_top/ddr3_interface_top_u/ui_clk}} 
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
save_wave_config {C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg}
relaunch_sim
run 69 us
close_sim
