// Seed: 2215218927
module module_0 (
    output tri id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12
);
  tri1 id_14 = id_5;
  assign module_1.type_27 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    output wire id_3,
    output supply1 id_4
    , id_24,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output logic id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11
    , id_25,
    output supply0 id_12,
    input supply1 id_13
    , id_26,
    output tri1 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wand id_17,
    output wor id_18,
    output tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply1 id_22
);
  always begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 (
      id_14,
      id_18,
      id_5,
      id_9,
      id_1,
      id_2,
      id_14,
      id_0,
      id_15,
      id_0,
      id_10,
      id_5,
      id_19
  );
endmodule
