// Seed: 1562323606
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  wire id_31;
  or primCall (
      id_1,
      id_20,
      id_25,
      id_27,
      id_18,
      id_5,
      id_24,
      id_4,
      id_23,
      id_32,
      id_19,
      id_30,
      id_17,
      id_14,
      id_6,
      id_2,
      id_21,
      id_12,
      id_28,
      id_26,
      id_15,
      id_31,
      id_9,
      id_8,
      id_29,
      id_33,
      id_3
  );
  wire id_32;
  id_33(
      .id_0(id_2),
      .id_1(id_32),
      .id_2(1),
      .id_3(id_34),
      .id_4(id_27),
      .id_5(1),
      .id_6(1 - id_3[1] + id_17),
      .id_7(),
      .id_8(id_14),
      .id_9(1'd0),
      .id_10({1'b0{1 & id_21}}),
      .id_11(),
      .id_12(id_31),
      .id_13(id_4[1>1] + "")
  );
  module_0 modCall_1 (
      id_6,
      id_23,
      id_22
  );
endmodule
