<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonSplitDouble.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonSplitDouble.cpp.html'>HexagonSplitDouble.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonSplitDouble.cpp ---------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hsdr"</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm28createHexagonSplitDoubleRegsEv" title='llvm::createHexagonSplitDoubleRegs' data-ref="_ZN4llvm28createHexagonSplitDoubleRegsEv">createHexagonSplitDoubleRegs</a>();</td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <a class="decl" href="#132" title='llvm::initializeHexagonSplitDoubleRegsPass' data-ref="_ZN4llvm36initializeHexagonSplitDoubleRegsPassERNS_12PassRegistryE">initializeHexagonSplitDoubleRegsPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="MaxHSDR" title='MaxHSDR' data-type='cl::opt&lt;int&gt;' data-ref="MaxHSDR">MaxHSDR</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"max-hsdr"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>),</td></tr>
<tr><th id="55">55</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum number of split partitions"</q>));</td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="MemRefsFixed" title='MemRefsFixed' data-type='cl::opt&lt;bool&gt;' data-ref="MemRefsFixed">MemRefsFixed</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hsdr-no-mem"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="57">57</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not split loads or stores"</q>));</td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="SplitAll" title='SplitAll' data-type='cl::opt&lt;bool&gt;' data-ref="SplitAll">SplitAll</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hsdr-split-all"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="59">59</th><td>      <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Split all partitions"</q>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>namespace</b> {</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="64">64</th><td>  <b>public</b>:</td></tr>
<tr><th id="65">65</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::ID" title='(anonymous namespace)::HexagonSplitDoubleRegs::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::ID">ID</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegsC1Ev" title='(anonymous namespace)::HexagonSplitDoubleRegs::HexagonSplitDoubleRegs' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::HexagonSplitDoubleRegs()' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegsC1Ev">HexagonSplitDoubleRegs</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::ID" title='(anonymous namespace)::HexagonSplitDoubleRegs::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::ID">ID</a>) {}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11getPassNameEv" title='(anonymous namespace)::HexagonSplitDoubleRegs::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonSplitDoubleRegs::getPassName() const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="70">70</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Split Double Registers"</q>;</td></tr>
<tr><th id="71">71</th><td>    }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonSplitDoubleRegs::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="74">74</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="75">75</th><td>      <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="76">76</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="77">77</th><td>    }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonSplitDoubleRegs::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <b>private</b>:</td></tr>
<tr><th id="82">82</th><td>    <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<em>const</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::DoubleRC" title='(anonymous namespace)::HexagonSplitDoubleRegs::DoubleRC' data-type='const llvm::TargetRegisterClass *const' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::DoubleRC">DoubleRC</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::TRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::TRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="85">85</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::TII" title='(anonymous namespace)::HexagonSplitDoubleRegs::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="86">86</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::MLI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MLI' data-type='const llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MLI">MLI</dfn>;</td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="90">90</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a>&gt;;</td></tr>
<tr><th id="91">91</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="92">92</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a>&gt;;</td></tr>
<tr><th id="93">93</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a>&gt;;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isInduction' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isInduction(unsigned int Reg, LoopRegMap &amp; IRM) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">isInduction</a>(<em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg">Reg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col4 decl" id="4IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="4IRM">IRM</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isVolatileInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isVolatileInstr(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE">isVolatileInstr</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="5MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="6MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::partitionRegisters' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::partitionRegisters(UUSetMap &amp; P2Rs)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE">partitionRegisters</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a> &amp;<dfn class="local col7 decl" id="7P2Rs" title='P2Rs' data-type='UUSetMap &amp;' data-ref="7P2Rs">P2Rs</dfn>);</td></tr>
<tr><th id="99">99</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-type='int32_t (anonymous namespace)::HexagonSplitDoubleRegs::profit(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE">profit</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="8MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEj" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-type='int32_t (anonymous namespace)::HexagonSplitDoubleRegs::profit(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEj">profit</a>(<em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isProfitable' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isProfitable(const USet &amp; Part, LoopRegMap &amp; IRM) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE">isProfitable</a>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col0 decl" id="10Part" title='Part' data-type='const USet &amp;' data-ref="10Part">Part</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col1 decl" id="11IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="11IRM">IRM</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegsForLoop' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegsForLoop(const llvm::MachineLoop * L, USet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE">collectIndRegsForLoop</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col2 decl" id="12L" title='L' data-type='const llvm::MachineLoop *' data-ref="12L">L</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col3 decl" id="13Rs" title='Rs' data-type='USet &amp;' data-ref="13Rs">Rs</dfn>);</td></tr>
<tr><th id="104">104</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegs' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegs(LoopRegMap &amp; IRM)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">collectIndRegs</a>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col4 decl" id="14IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="14IRM">IRM</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj" title='(anonymous namespace)::HexagonSplitDoubleRegs::createHalfInstr' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::createHalfInstr(unsigned int Opc, llvm::MachineInstr * MI, const UUPairMap &amp; PairMap, unsigned int SubR)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj">createHalfInstr</a>(<em>unsigned</em> <dfn class="local col5 decl" id="15Opc" title='Opc' data-type='unsigned int' data-ref="15Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr *' data-ref="16MI">MI</dfn>,</td></tr>
<tr><th id="107">107</th><td>        <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col7 decl" id="17PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="17PairMap">PairMap</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18SubR" title='SubR' data-type='unsigned int' data-ref="18SubR">SubR</dfn>);</td></tr>
<tr><th id="108">108</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitMemRef' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitMemRef(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitMemRef</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr *' data-ref="19MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col0 decl" id="20PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="20PairMap">PairMap</dfn>);</td></tr>
<tr><th id="109">109</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitImmediateEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitImmediate' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitImmediate(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitImmediateEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitImmediate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr *' data-ref="21MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col2 decl" id="22PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="22PairMap">PairMap</dfn>);</td></tr>
<tr><th id="110">110</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs12splitCombineEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitCombine' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitCombine(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs12splitCombineEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitCombine</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr *' data-ref="23MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col4 decl" id="24PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="24PairMap">PairMap</dfn>);</td></tr>
<tr><th id="111">111</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs8splitExtEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitExt' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitExt(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs8splitExtEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitExt</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr *' data-ref="25MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col6 decl" id="26PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="26PairMap">PairMap</dfn>);</td></tr>
<tr><th id="112">112</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitShiftEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitShift' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitShift(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitShiftEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitShift</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr *' data-ref="27MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col8 decl" id="28PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="28PairMap">PairMap</dfn>);</td></tr>
<tr><th id="113">113</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitAslOrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitAslOr' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitAslOr(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitAslOrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitAslOr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr *' data-ref="29MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col0 decl" id="30PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="30PairMap">PairMap</dfn>);</td></tr>
<tr><th id="114">114</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::splitInstr(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr *' data-ref="31MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col2 decl" id="32PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="32PairMap">PairMap</dfn>);</td></tr>
<tr><th id="115">115</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::replaceSubregUses' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::replaceSubregUses(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">replaceSubregUses</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr *' data-ref="33MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col4 decl" id="34PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="34PairMap">PairMap</dfn>);</td></tr>
<tr><th id="116">116</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collapseRegPairs' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collapseRegPairs(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">collapseRegPairs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr *' data-ref="35MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col6 decl" id="36PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="36PairMap">PairMap</dfn>);</td></tr>
<tr><th id="117">117</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitPartition' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::splitPartition(const USet &amp; Part)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE">splitPartition</a>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col7 decl" id="37Part" title='Part' data-type='const USet &amp;' data-ref="37Part">Part</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <em>static</em> <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter" title='(anonymous namespace)::HexagonSplitDoubleRegs::Counter' data-type='int' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter">Counter</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <em>static</em> <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14dump_partitionERN4llvm11raw_ostreamERKSt3setIjSt4lessIjESaIjEERKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::HexagonSplitDoubleRegs::dump_partition' data-type='static void (anonymous namespace)::HexagonSplitDoubleRegs::dump_partition(llvm::raw_ostream &amp; , const USet &amp; , const llvm::TargetRegisterInfo &amp; )' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14dump_partitionERN4llvm11raw_ostreamERKSt3setIjSt4lessIjESaIjEERKNS1_18TargetRegisterInfoE">dump_partition</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp;, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a>&amp;,</td></tr>
<tr><th id="122">122</th><td>       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>&amp;);</td></tr>
<tr><th id="123">123</th><td>  };</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonSplitDoubleRegs::ID" title='(anonymous namespace)::HexagonSplitDoubleRegs::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::ID">ID</dfn>;</td></tr>
<tr><th id="128">128</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter" title='(anonymous namespace)::HexagonSplitDoubleRegs::Counter' data-type='int' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter">Counter</dfn> = <var>0</var>;</td></tr>
<tr><th id="129">129</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<em>const</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonSplitDoubleRegs::DoubleRC" title='(anonymous namespace)::HexagonSplitDoubleRegs::DoubleRC' data-type='const llvm::TargetRegisterClass *const' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::DoubleRC">DoubleRC</dfn> =</td></tr>
<tr><th id="130">130</th><td>    &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonSplitDoubleRegsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon Split Double Registers&quot;, &quot;hexagon-split-double&quot;, &amp;HexagonSplitDoubleRegs::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonSplitDoubleRegs&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonSplitDoubleRegsPassFlag; void llvm::initializeHexagonSplitDoubleRegsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonSplitDoubleRegsPassFlag, initializeHexagonSplitDoubleRegsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-split-double"</q>,</td></tr>
<tr><th id="133">133</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Split Double Registers"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#<span data-ppcond="135">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="136">136</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14dump_partitionERN4llvm11raw_ostreamERKSt3setIjSt4lessIjESaIjEERKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::HexagonSplitDoubleRegs::dump_partition' data-type='static void (anonymous namespace)::HexagonSplitDoubleRegs::dump_partition(llvm::raw_ostream &amp; os, const USet &amp; Part, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14dump_partitionERN4llvm11raw_ostreamERKSt3setIjSt4lessIjESaIjEERKNS1_18TargetRegisterInfoE">dump_partition</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="38os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="38os">os</dfn>,</td></tr>
<tr><th id="137">137</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col9 decl" id="39Part" title='Part' data-type='const USet &amp;' data-ref="39Part">Part</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="40TRI">TRI</dfn>) {</td></tr>
<tr><th id="138">138</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'{'</kbd>;</td></tr>
<tr><th id="139">139</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="41I" title='I' data-type='unsigned int' data-ref="41I">I</dfn> : <a class="local col9 ref" href="#39Part" title='Part' data-ref="39Part">Part</a>)</td></tr>
<tr><th id="140">140</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#41I" title='I' data-ref="41I">I</a>, &amp;<a class="local col0 ref" href="#40TRI" title='TRI' data-ref="40TRI">TRI</a>);</td></tr>
<tr><th id="141">141</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td><u>#<span data-ppcond="135">endif</span></u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isInduction' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isInduction(unsigned int Reg, LoopRegMap &amp; IRM) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">isInduction</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Reg" title='Reg' data-type='unsigned int' data-ref="42Reg">Reg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col3 decl" id="43IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="43IRM">IRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="146">146</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="44I" title='I' data-type='std::pair&lt;const llvm::MachineLoop *const, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="44I">I</dfn> : <a class="local col3 ref" href="#43IRM" title='IRM' data-ref="43IRM">IRM</a>) {</td></tr>
<tr><th id="147">147</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col5 decl" id="45Rs" title='Rs' data-type='const USet &amp;' data-ref="45Rs">Rs</dfn> = <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineLoop *const, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="148">148</th><td>    <b>if</b> (<a class="local col5 ref" href="#45Rs" title='Rs' data-ref="45Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4findERKT_" title='std::set::find' data-ref="_ZNKSt3set4findERKT_">find</a>(<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col5 ref" href="#45Rs" title='Rs' data-ref="45Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>())</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isVolatileInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isVolatileInstr(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE">isVolatileInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="46MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='llvm::MachineMemOperand *const &amp;' data-ref="47MO">MO</dfn> : <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="156">156</th><td>    <b>if</b> (<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="157">157</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="48MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MemRefsFixed" title='MemRefsFixed' data-use='m' data-ref="MemRefsFixed">MemRefsFixed</a> || <a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isVolatileInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE">isVolatileInstr</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>))</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49Opc" title='Opc' data-type='unsigned int' data-ref="49Opc">Opc</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="169">169</th><td>  <b>switch</b> (<a class="local col9 ref" href="#49Opc" title='Opc' data-ref="49Opc">Opc</a>) {</td></tr>
<tr><th id="170">170</th><td>    <b>default</b>:</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="175">175</th><td>      <b>break</b>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="178">178</th><td>      <i>// Not handling stack stores (only reg-based addresses).</i></td></tr>
<tr><th id="179">179</th><td>      <b>if</b> (MI-&gt;getOperand(<var>1</var>).isReg())</td></tr>
<tr><th id="180">180</th><td>        <b>break</b>;</td></tr>
<tr><th id="181">181</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="183">183</th><td>      <i>// Not handling stack stores (only reg-based addresses).</i></td></tr>
<tr><th id="184">184</th><td>      <b>if</b> (MI-&gt;getOperand(<var>0</var>).isReg())</td></tr>
<tr><th id="185">185</th><td>        <b>break</b>;</td></tr>
<tr><th id="186">186</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="187">187</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_pi</span>:</td></tr>
<tr><th id="188">188</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pi</span>:</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="191">191</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="192">192</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="193">193</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="194">194</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>:</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtw&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtw</span>:</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andp</span>:</td></tr>
<tr><th id="201">201</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_orp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_orp</span>:</td></tr>
<tr><th id="202">202</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_xorp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_xorp</span>:</td></tr>
<tr><th id="203">203</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_p_or&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_p_or</span>:</td></tr>
<tr><th id="204">204</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="206">206</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="207">207</th><td>      <b>break</b>;</td></tr>
<tr><th id="208">208</th><td>  }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="50Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="50Op">Op</dfn> : <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="211">211</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50Op" title='Op' data-ref="50Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="212">212</th><td>      <b>continue</b>;</td></tr>
<tr><th id="213">213</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51R" title='R' data-type='unsigned int' data-ref="51R">R</dfn> = <a class="local col0 ref" href="#50Op" title='Op' data-ref="50Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#51R" title='R' data-ref="51R">R</a>))</td></tr>
<tr><th id="215">215</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::partitionRegisters' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::partitionRegisters(UUSetMap &amp; P2Rs)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE">partitionRegisters</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a> &amp;<dfn class="local col2 decl" id="52P2Rs" title='P2Rs' data-type='UUSetMap &amp;' data-ref="52P2Rs">P2Rs</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <b>using</b> <dfn class="local col3 typedef" id="53UUMap" title='UUMap' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="53UUMap">UUMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="222">222</th><td>  <b>using</b> <dfn class="local col4 typedef" id="54UVect" title='UVect' data-type='std::vector&lt;unsigned int&gt;' data-ref="54UVect">UVect</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55NumRegs" title='NumRegs' data-type='unsigned int' data-ref="55NumRegs">NumRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="56DoubleRegs" title='DoubleRegs' data-type='llvm::BitVector' data-ref="56DoubleRegs">DoubleRegs</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col5 ref" href="#55NumRegs" title='NumRegs' data-ref="55NumRegs">NumRegs</a>);</td></tr>
<tr><th id="226">226</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57i" title='i' data-type='unsigned int' data-ref="57i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a> &lt; <a class="local col5 ref" href="#55NumRegs" title='NumRegs' data-ref="55NumRegs">NumRegs</a>; ++<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>) {</td></tr>
<tr><th id="227">227</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58R" title='R' data-type='unsigned int' data-ref="58R">R</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>);</td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (MRI-&gt;getRegClass(R) == DoubleRC)</td></tr>
<tr><th id="229">229</th><td>      <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#57i" title='i' data-ref="57i">i</a>);</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="59FixedRegs" title='FixedRegs' data-type='llvm::BitVector' data-ref="59FixedRegs">FixedRegs</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col5 ref" href="#55NumRegs" title='NumRegs' data-ref="55NumRegs">NumRegs</a>);</td></tr>
<tr><th id="233">233</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="60x" title='x' data-type='int' data-ref="60x">x</dfn> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col0 ref" href="#60x" title='x' data-ref="60x">x</a> &gt;= <var>0</var>; <a class="local col0 ref" href="#60x" title='x' data-ref="60x">x</a> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col0 ref" href="#60x" title='x' data-ref="60x">x</a>)) {</td></tr>
<tr><th id="234">234</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="61R" title='R' data-type='unsigned int' data-ref="61R">R</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col0 ref" href="#60x" title='x' data-ref="60x">x</a>);</td></tr>
<tr><th id="235">235</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="62DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#61R" title='R' data-ref="61R">R</a>);</td></tr>
<tr><th id="236">236</th><td>    <i>// In some cases a register may exist, but never be defined or used.</i></td></tr>
<tr><th id="237">237</th><td><i>    // It should never appear anywhere, but mark it as "fixed", just to be</i></td></tr>
<tr><th id="238">238</th><td><i>    // safe.</i></td></tr>
<tr><th id="239">239</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62DefI" title='DefI' data-ref="62DefI">DefI</a> || <a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</a>(<a class="local col2 ref" href="#62DefI" title='DefI' data-ref="62DefI">DefI</a>))</td></tr>
<tr><th id="240">240</th><td>      <a class="local col9 ref" href="#59FixedRegs" title='FixedRegs' data-ref="59FixedRegs">FixedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col0 ref" href="#60x" title='x' data-ref="60x">x</a>);</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col3 decl" id="63AssocMap" title='AssocMap' data-type='UUSetMap' data-ref="63AssocMap">AssocMap</dfn>;</td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="64x" title='x' data-type='int' data-ref="64x">x</dfn> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a> &gt;= <var>0</var>; <a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a>)) {</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col9 ref" href="#59FixedRegs" title='FixedRegs' data-ref="59FixedRegs">FixedRegs</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a>]</a>)</td></tr>
<tr><th id="246">246</th><td>      <b>continue</b>;</td></tr>
<tr><th id="247">247</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="65R" title='R' data-type='unsigned int' data-ref="65R">R</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a>);</td></tr>
<tr><th id="248">248</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; printReg(R, TRI) &lt;&lt; &quot; ~~&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(R, TRI) &lt;&lt; <q>" ~~"</q>);</td></tr>
<tr><th id="249">249</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col6 decl" id="66Asc" title='Asc' data-type='USet &amp;' data-ref="66Asc">Asc</dfn> = <a class="local col3 ref" href="#63AssocMap" title='AssocMap' data-ref="63AssocMap">AssocMap</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#65R" title='R' data-ref="65R">R</a>]</a>;</td></tr>
<tr><th id="250">250</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="67U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="67U">U</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col5 ref" href="#65R" title='R' data-ref="65R">R</a>), <dfn class="local col8 decl" id="68Z" title='Z' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="68Z">Z</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="251">251</th><td>         <a class="local col7 ref" href="#67U" title='U' data-ref="67U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col8 ref" href="#68Z" title='Z' data-ref="68Z">Z</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col7 ref" href="#67U" title='U' data-ref="67U">U</a>) {</td></tr>
<tr><th id="252">252</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="69Op">Op</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col7 ref" href="#67U" title='U' data-ref="67U">U</a>;</td></tr>
<tr><th id="253">253</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="70UseI">UseI</dfn> = <a class="local col9 ref" href="#69Op" title='Op' data-ref="69Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="254">254</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</a>(<a class="local col0 ref" href="#70UseI" title='UseI' data-ref="70UseI">UseI</a>))</td></tr>
<tr><th id="255">255</th><td>        <b>continue</b>;</td></tr>
<tr><th id="256">256</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71i" title='i' data-type='unsigned int' data-ref="71i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="72n" title='n' data-type='unsigned int' data-ref="72n">n</dfn> = <a class="local col0 ref" href="#70UseI" title='UseI' data-ref="70UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a> &lt; <a class="local col2 ref" href="#72n" title='n' data-ref="72n">n</a>; ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>) {</td></tr>
<tr><th id="257">257</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="73MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="73MO">MO</dfn> = <a class="local col0 ref" href="#70UseI" title='UseI' data-ref="70UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i">i</a>);</td></tr>
<tr><th id="258">258</th><td>        <i>// Skip non-registers or registers with subregisters.</i></td></tr>
<tr><th id="259">259</th><td>        <b>if</b> (&amp;<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a> == &amp;<a class="local col9 ref" href="#69Op" title='Op' data-ref="69Op">Op</a> || !<a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="260">260</th><td>          <b>continue</b>;</td></tr>
<tr><th id="261">261</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="74T" title='T' data-type='unsigned int' data-ref="74T">T</dfn> = <a class="local col3 ref" href="#73MO" title='MO' data-ref="73MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="262">262</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#74T" title='T' data-ref="74T">T</a>)) {</td></tr>
<tr><th id="263">263</th><td>          <a class="local col9 ref" href="#59FixedRegs" title='FixedRegs' data-ref="59FixedRegs">FixedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#64x" title='x' data-ref="64x">x</a>);</td></tr>
<tr><th id="264">264</th><td>          <b>continue</b>;</td></tr>
<tr><th id="265">265</th><td>        }</td></tr>
<tr><th id="266">266</th><td>        <b>if</b> (MRI-&gt;getRegClass(T) != DoubleRC)</td></tr>
<tr><th id="267">267</th><td>          <b>continue</b>;</td></tr>
<tr><th id="268">268</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="75u" title='u' data-type='unsigned int' data-ref="75u">u</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col4 ref" href="#74T" title='T' data-ref="74T">T</a>);</td></tr>
<tr><th id="269">269</th><td>        <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col9 ref" href="#59FixedRegs" title='FixedRegs' data-ref="59FixedRegs">FixedRegs</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col5 ref" href="#75u" title='u' data-ref="75u">u</a>]</a>)</td></tr>
<tr><th id="270">270</th><td>          <b>continue</b>;</td></tr>
<tr><th id="271">271</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(T, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(T, TRI));</td></tr>
<tr><th id="272">272</th><td>        <a class="local col6 ref" href="#66Asc" title='Asc' data-ref="66Asc">Asc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#74T" title='T' data-ref="74T">T</a>);</td></tr>
<tr><th id="273">273</th><td>        <i>// Make it symmetric.</i></td></tr>
<tr><th id="274">274</th><td>        <a class="local col3 ref" href="#63AssocMap" title='AssocMap' data-ref="63AssocMap">AssocMap</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#74T" title='T' data-ref="74T">T</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col5 ref" href="#65R" title='R' data-ref="65R">R</a>);</td></tr>
<tr><th id="275">275</th><td>      }</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <a class="local col3 typedef" href="#53UUMap" title='UUMap' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="53UUMap">UUMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col6 decl" id="76R2P" title='R2P' data-type='UUMap' data-ref="76R2P">R2P</dfn>;</td></tr>
<tr><th id="281">281</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77NextP" title='NextP' data-type='unsigned int' data-ref="77NextP">NextP</dfn> = <var>1</var>;</td></tr>
<tr><th id="282">282</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col8 decl" id="78Visited" title='Visited' data-type='USet' data-ref="78Visited">Visited</dfn>;</td></tr>
<tr><th id="283">283</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="79x" title='x' data-type='int' data-ref="79x">x</dfn> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col9 ref" href="#79x" title='x' data-ref="79x">x</a> &gt;= <var>0</var>; <a class="local col9 ref" href="#79x" title='x' data-ref="79x">x</a> = <a class="local col6 ref" href="#56DoubleRegs" title='DoubleRegs' data-ref="56DoubleRegs">DoubleRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col9 ref" href="#79x" title='x' data-ref="79x">x</a>)) {</td></tr>
<tr><th id="284">284</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80R" title='R' data-type='unsigned int' data-ref="80R">R</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col9 ref" href="#79x" title='x' data-ref="79x">x</a>);</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (<a class="local col8 ref" href="#78Visited" title='Visited' data-ref="78Visited">Visited</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col0 ref" href="#80R" title='R' data-ref="80R">R</a>))</td></tr>
<tr><th id="286">286</th><td>      <b>continue</b>;</td></tr>
<tr><th id="287">287</th><td>    <i>// Create a new partition for R.</i></td></tr>
<tr><th id="288">288</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81ThisP" title='ThisP' data-type='unsigned int' data-ref="81ThisP">ThisP</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col9 ref" href="#59FixedRegs" title='FixedRegs' data-ref="59FixedRegs">FixedRegs</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#79x" title='x' data-ref="79x">x</a>]</a> ? <var>0</var> : <a class="local col7 ref" href="#77NextP" title='NextP' data-ref="77NextP">NextP</a>++;</td></tr>
<tr><th id="289">289</th><td>    <a class="local col4 typedef" href="#54UVect" title='UVect' data-type='std::vector&lt;unsigned int&gt;' data-ref="54UVect">UVect</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="82WorkQ" title='WorkQ' data-type='UVect' data-ref="82WorkQ">WorkQ</dfn>;</td></tr>
<tr><th id="290">290</th><td>    <a class="local col2 ref" href="#82WorkQ" title='WorkQ' data-ref="82WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#80R" title='R' data-ref="80R">R</a>);</td></tr>
<tr><th id="291">291</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="83i" title='i' data-type='unsigned int' data-ref="83i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> &lt; <a class="local col2 ref" href="#82WorkQ" title='WorkQ' data-ref="82WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>) {</td></tr>
<tr><th id="292">292</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="84T" title='T' data-type='unsigned int' data-ref="84T">T</dfn> = <a class="local col2 ref" href="#82WorkQ" title='WorkQ' data-ref="82WorkQ">WorkQ</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>]</a>;</td></tr>
<tr><th id="293">293</th><td>      <b>if</b> (<a class="local col8 ref" href="#78Visited" title='Visited' data-ref="78Visited">Visited</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col4 ref" href="#84T" title='T' data-ref="84T">T</a>))</td></tr>
<tr><th id="294">294</th><td>        <b>continue</b>;</td></tr>
<tr><th id="295">295</th><td>      <a class="local col6 ref" href="#76R2P" title='R2P' data-ref="76R2P">R2P</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#84T" title='T' data-ref="84T">T</a>]</a> = <a class="local col1 ref" href="#81ThisP" title='ThisP' data-ref="81ThisP">ThisP</a>;</td></tr>
<tr><th id="296">296</th><td>      <a class="local col8 ref" href="#78Visited" title='Visited' data-ref="78Visited">Visited</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#84T" title='T' data-ref="84T">T</a>);</td></tr>
<tr><th id="297">297</th><td>      <i>// Add all registers associated with T.</i></td></tr>
<tr><th id="298">298</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col5 decl" id="85Asc" title='Asc' data-type='USet &amp;' data-ref="85Asc">Asc</dfn> = <a class="local col3 ref" href="#63AssocMap" title='AssocMap' data-ref="63AssocMap">AssocMap</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#84T" title='T' data-ref="84T">T</a>]</a>;</td></tr>
<tr><th id="299">299</th><td>      <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator" title='std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col6 decl" id="86J" title='J' data-type='USet::iterator' data-ref="86J">J</dfn> = <a class="local col5 ref" href="#85Asc" title='Asc' data-ref="85Asc">Asc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>(), <dfn class="local col7 decl" id="87F" title='F' data-type='USet::iterator' data-ref="87F">F</dfn> = <a class="local col5 ref" href="#85Asc" title='Asc' data-ref="85Asc">Asc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>(); <a class="local col6 ref" href="#86J" title='J' data-ref="86J">J</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col7 ref" href="#87F" title='F' data-ref="87F">F</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col6 ref" href="#86J" title='J' data-ref="86J">J</a>)</td></tr>
<tr><th id="300">300</th><td>        <a class="local col2 ref" href="#82WorkQ" title='WorkQ' data-ref="82WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col6 ref" href="#86J" title='J' data-ref="86J">J</a>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="88I" title='I' data-type='std::pair&lt;const unsigned int, unsigned int&gt;' data-ref="88I">I</dfn> : <a class="local col6 ref" href="#76R2P" title='R2P' data-ref="76R2P">R2P</a>)</td></tr>
<tr><th id="305">305</th><td>    <a class="local col2 ref" href="#52P2Rs" title='P2Rs' data-ref="52P2Rs">P2Rs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="306">306</th><td>}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl def" id="_ZL9profitImmj" title='profitImm' data-type='int32_t profitImm(unsigned int Imm)' data-ref="_ZL9profitImmj">profitImm</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89Imm" title='Imm' data-type='unsigned int' data-ref="89Imm">Imm</dfn>) {</td></tr>
<tr><th id="309">309</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col0 decl" id="90P" title='P' data-type='int32_t' data-ref="90P">P</dfn> = <var>0</var>;</td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<a class="local col9 ref" href="#89Imm" title='Imm' data-ref="89Imm">Imm</a> == <var>0</var> || <a class="local col9 ref" href="#89Imm" title='Imm' data-ref="89Imm">Imm</a> == <var>0xFFFFFFFF</var>)</td></tr>
<tr><th id="311">311</th><td>    <a class="local col0 ref" href="#90P" title='P' data-ref="90P">P</a> += <var>10</var>;</td></tr>
<tr><th id="312">312</th><td>  <b>return</b> <a class="local col0 ref" href="#90P" title='P' data-ref="90P">P</a>;</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-type='int32_t (anonymous namespace)::HexagonSplitDoubleRegs::profit(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE">profit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="91MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92ImmX" title='ImmX' data-type='unsigned int' data-ref="92ImmX">ImmX</dfn> = <var>0</var>;</td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93Opc" title='Opc' data-type='unsigned int' data-ref="93Opc">Opc</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="318">318</th><td>  <b>switch</b> (<a class="local col3 ref" href="#93Opc" title='Opc' data-ref="93Opc">Opc</a>) {</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="320">320</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="94Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="94Op">Op</dfn> : <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="321">321</th><td>        <b>if</b> (!<a class="local col4 ref" href="#94Op" title='Op' data-ref="94Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="322">322</th><td>          <b>return</b> <var>0</var>;</td></tr>
<tr><th id="323">323</th><td>      <b>return</b> <var>10</var>;</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="325">325</th><td>      <b>if</b> (<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var>)</td></tr>
<tr><th id="326">326</th><td>        <b>return</b> <var>10</var>;</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="330">330</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="331">331</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="332">332</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_pi</span>:</td></tr>
<tr><th id="333">333</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pi</span>:</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="337">337</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>: {</td></tr>
<tr><th id="338">338</th><td>      uint64_t D = MI-&gt;getOperand(<var>1</var>).getImm();</td></tr>
<tr><th id="339">339</th><td>      <em>unsigned</em> Lo = D &amp; <var>0xFFFFFFFFULL</var>;</td></tr>
<tr><th id="340">340</th><td>      <em>unsigned</em> Hi = D &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> profitImm(Lo) + profitImm(Hi);</td></tr>
<tr><th id="342">342</th><td>    }</td></tr>
<tr><th id="343">343</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="344">344</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>: {</td></tr>
<tr><th id="345">345</th><td>      <em>const</em> MachineOperand &amp;Op1 = MI-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="346">346</th><td>      <em>const</em> MachineOperand &amp;Op2 = MI-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="347">347</th><td>      int32_t Prof1 = Op1.isImm() ? profitImm(Op1.getImm()) : <var>0</var>;</td></tr>
<tr><th id="348">348</th><td>      int32_t Prof2 = Op2.isImm() ? profitImm(Op2.getImm()) : <var>0</var>;</td></tr>
<tr><th id="349">349</th><td>      <b>return</b> Prof1 + Prof2;</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="352">352</th><td>      ImmX++;</td></tr>
<tr><th id="353">353</th><td>      <i>// Fall through into A4_combineir.</i></td></tr>
<tr><th id="354">354</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="355">355</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>: {</td></tr>
<tr><th id="356">356</th><td>      ImmX++;</td></tr>
<tr><th id="357">357</th><td>      <em>const</em> MachineOperand &amp;OpX = MI-&gt;getOperand(ImmX);</td></tr>
<tr><th id="358">358</th><td>      <b>if</b> (OpX.isImm()) {</td></tr>
<tr><th id="359">359</th><td>        int64_t V = OpX.getImm();</td></tr>
<tr><th id="360">360</th><td>        <b>if</b> (V == <var>0</var> || V == -<var>1</var>)</td></tr>
<tr><th id="361">361</th><td>          <b>return</b> <var>10</var>;</td></tr>
<tr><th id="362">362</th><td>      }</td></tr>
<tr><th id="363">363</th><td>      <i>// Fall through into A2_combinew.</i></td></tr>
<tr><th id="364">364</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="367">367</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtw&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtw</span>:</td></tr>
<tr><th id="370">370</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andp</span>:</td></tr>
<tr><th id="373">373</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_orp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_orp</span>:</td></tr>
<tr><th id="374">374</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_xorp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_xorp</span>: {</td></tr>
<tr><th id="375">375</th><td>      <em>unsigned</em> Rs = MI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="376">376</th><td>      <em>unsigned</em> Rt = MI-&gt;getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="377">377</th><td>      <b>return</b> profit(Rs) + profit(Rt);</td></tr>
<tr><th id="378">378</th><td>    }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_p_or&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_p_or</span>: {</td></tr>
<tr><th id="381">381</th><td>      <em>unsigned</em> S = MI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="382">382</th><td>      <b>if</b> (S == <var>0</var> || S == <var>32</var>)</td></tr>
<tr><th id="383">383</th><td>        <b>return</b> <var>10</var>;</td></tr>
<tr><th id="384">384</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asl_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="387">387</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="388">388</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="389">389</th><td>      <em>unsigned</em> S = MI-&gt;getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="390">390</th><td>      <b>if</b> (<a class="local col5 ref" href="#95S" title='S' data-ref="95S">S</a> == <var>0</var> || <a class="local col5 ref" href="#95S" title='S' data-ref="95S">S</a> == <var>32</var>)</td></tr>
<tr><th id="391">391</th><td>        <b>return</b> <var>10</var>;</td></tr>
<tr><th id="392">392</th><td>      <b>if</b> (<a class="local col5 ref" href="#95S" title='S' data-ref="95S">S</a> == <var>16</var>)</td></tr>
<tr><th id="393">393</th><td>        <b>return</b> <var>5</var>;</td></tr>
<tr><th id="394">394</th><td>      <b>if</b> (<a class="local col5 ref" href="#95S" title='S' data-ref="95S">S</a> == <var>48</var>)</td></tr>
<tr><th id="395">395</th><td>        <b>return</b> <var>7</var>;</td></tr>
<tr><th id="396">396</th><td>      <b>return</b> -<var>10</var>;</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEj" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-type='int32_t (anonymous namespace)::HexagonSplitDoubleRegs::profit(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEj">profit</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96Reg" title='Reg' data-type='unsigned int' data-ref="96Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="403">403</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 403, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>));</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="97DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>);</td></tr>
<tr><th id="406">406</th><td>  <b>switch</b> (<a class="local col7 ref" href="#97DefI" title='DefI' data-ref="97DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="407">407</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="408">408</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>:</td></tr>
<tr><th id="409">409</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="410">410</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="411">411</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="412">412</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="413">413</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>:</td></tr>
<tr><th id="414">414</th><td>      <b>return</b> profit(DefI);</td></tr>
<tr><th id="415">415</th><td>    <b>default</b>:</td></tr>
<tr><th id="416">416</th><td>      <b>break</b>;</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isProfitable' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::isProfitable(const USet &amp; Part, LoopRegMap &amp; IRM) const' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE">isProfitable</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col8 decl" id="98Part" title='Part' data-type='const USet &amp;' data-ref="98Part">Part</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col9 decl" id="99IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="99IRM">IRM</dfn>)</td></tr>
<tr><th id="422">422</th><td>      <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100FixedNum" title='FixedNum' data-type='unsigned int' data-ref="100FixedNum">FixedNum</dfn> = <var>0</var>, <dfn class="local col1 decl" id="101LoopPhiNum" title='LoopPhiNum' data-type='unsigned int' data-ref="101LoopPhiNum">LoopPhiNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="424">424</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="102TotalP" title='TotalP' data-type='int32_t' data-ref="102TotalP">TotalP</dfn> = <var>0</var>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="103DR" title='DR' data-type='unsigned int' data-ref="103DR">DR</dfn> : <a class="local col8 ref" href="#98Part" title='Part' data-ref="98Part">Part</a>) {</td></tr>
<tr><th id="427">427</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="104DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#103DR" title='DR' data-ref="103DR">DR</a>);</td></tr>
<tr><th id="428">428</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col5 decl" id="105P" title='P' data-type='int32_t' data-ref="105P">P</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE">profit</a>(<a class="local col4 ref" href="#104DefI" title='DefI' data-ref="104DefI">DefI</a>);</td></tr>
<tr><th id="429">429</th><td>    <b>if</b> (<a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3minEv" title='std::numeric_limits&lt;int&gt;::min' data-ref="_ZNSt14numeric_limitsIiE3minEv">min</a>())</td></tr>
<tr><th id="430">430</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="431">431</th><td>    <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> += <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>;</td></tr>
<tr><th id="432">432</th><td>    <i>// Reduce the profitability of splitting induction registers.</i></td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isInduction' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs11isInductionEjRSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">isInduction</a>(<a class="local col3 ref" href="#103DR" title='DR' data-ref="103DR">DR</a>, <span class='refarg'><a class="local col9 ref" href="#99IRM" title='IRM' data-ref="99IRM">IRM</a></span>))</td></tr>
<tr><th id="434">434</th><td>      <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> -= <var>30</var>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="106U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="106U">U</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col3 ref" href="#103DR" title='DR' data-ref="103DR">DR</a>), <dfn class="local col7 decl" id="107W" title='W' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="107W">W</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="437">437</th><td>         <a class="local col6 ref" href="#106U" title='U' data-ref="106U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#107W" title='W' data-ref="107W">W</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col6 ref" href="#106U" title='U' data-ref="106U">U</a>) {</td></tr>
<tr><th id="438">438</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="108UseI">UseI</dfn> = <a class="local col6 ref" href="#106U" title='U' data-ref="106U">U</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="439">439</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</a>(<a class="local col8 ref" href="#108UseI" title='UseI' data-ref="108UseI">UseI</a>)) {</td></tr>
<tr><th id="440">440</th><td>        <a class="local col0 ref" href="#100FixedNum" title='FixedNum' data-ref="100FixedNum">FixedNum</a>++;</td></tr>
<tr><th id="441">441</th><td>        <i>// Calculate the cost of generating REG_SEQUENCE instructions.</i></td></tr>
<tr><th id="442">442</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="109Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="109Op">Op</dfn> : <a class="local col8 ref" href="#108UseI" title='UseI' data-ref="108UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="443">443</th><td>          <b>if</b> (<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#98Part" title='Part' data-ref="98Part">Part</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="444">444</th><td>            <b>if</b> (<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="445">445</th><td>              <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> -= <var>2</var>;</td></tr>
<tr><th id="446">446</th><td>        }</td></tr>
<tr><th id="447">447</th><td>        <b>continue</b>;</td></tr>
<tr><th id="448">448</th><td>      }</td></tr>
<tr><th id="449">449</th><td>      <i>// If a register from this partition is used in a fixed instruction,</i></td></tr>
<tr><th id="450">450</th><td><i>      // and there is also a register in this partition that is used in</i></td></tr>
<tr><th id="451">451</th><td><i>      // a loop phi node, then decrease the splitting profit as this can</i></td></tr>
<tr><th id="452">452</th><td><i>      // confuse the modulo scheduler.</i></td></tr>
<tr><th id="453">453</th><td>      <b>if</b> (<a class="local col8 ref" href="#108UseI" title='UseI' data-ref="108UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="454">454</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="110PB" title='PB' data-type='const llvm::MachineBasicBlock *' data-ref="110PB">PB</dfn> = <a class="local col8 ref" href="#108UseI" title='UseI' data-ref="108UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="455">455</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col1 decl" id="111L" title='L' data-type='const llvm::MachineLoop *' data-ref="111L">L</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MLI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col0 ref" href="#110PB" title='PB' data-ref="110PB">PB</a>);</td></tr>
<tr><th id="456">456</th><td>        <b>if</b> (<a class="local col1 ref" href="#111L" title='L' data-ref="111L">L</a> &amp;&amp; <a class="local col1 ref" href="#111L" title='L' data-ref="111L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>() == <a class="local col0 ref" href="#110PB" title='PB' data-ref="110PB">PB</a>)</td></tr>
<tr><th id="457">457</th><td>          <a class="local col1 ref" href="#101LoopPhiNum" title='LoopPhiNum' data-ref="101LoopPhiNum">LoopPhiNum</a>++;</td></tr>
<tr><th id="458">458</th><td>      }</td></tr>
<tr><th id="459">459</th><td>      <i>// Splittable instruction.</i></td></tr>
<tr><th id="460">460</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="112P" title='P' data-type='int32_t' data-ref="112P">P</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::profit' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE">profit</a>(<a class="local col8 ref" href="#108UseI" title='UseI' data-ref="108UseI">UseI</a>);</td></tr>
<tr><th id="461">461</th><td>      <b>if</b> (<a class="local col2 ref" href="#112P" title='P' data-ref="112P">P</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3minEv" title='std::numeric_limits&lt;int&gt;::min' data-ref="_ZNSt14numeric_limitsIiE3minEv">min</a>())</td></tr>
<tr><th id="462">462</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="463">463</th><td>      <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> += <a class="local col2 ref" href="#112P" title='P' data-ref="112P">P</a>;</td></tr>
<tr><th id="464">464</th><td>    }</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (<a class="local col0 ref" href="#100FixedNum" title='FixedNum' data-ref="100FixedNum">FixedNum</a> &gt; <var>0</var> &amp;&amp; <a class="local col1 ref" href="#101LoopPhiNum" title='LoopPhiNum' data-ref="101LoopPhiNum">LoopPhiNum</a> &gt; <var>0</var>)</td></tr>
<tr><th id="468">468</th><td>    <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> -= <var>20</var>*<a class="local col1 ref" href="#101LoopPhiNum" title='LoopPhiNum' data-ref="101LoopPhiNum">LoopPhiNum</a>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Partition profit: &quot; &lt;&lt; TotalP &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Partition profit: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitAll" title='SplitAll' data-use='m' data-ref="SplitAll">SplitAll</a>)</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <a class="local col2 ref" href="#102TotalP" title='TotalP' data-ref="102TotalP">TotalP</a> &gt; <var>0</var>;</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegsForLoop' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegsForLoop(const llvm::MachineLoop * L, USet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE">collectIndRegsForLoop</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col3 decl" id="113L" title='L' data-type='const llvm::MachineLoop *' data-ref="113L">L</dfn>,</td></tr>
<tr><th id="477">477</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col4 decl" id="114Rs" title='Rs' data-type='USet &amp;' data-ref="114Rs">Rs</dfn>) {</td></tr>
<tr><th id="478">478</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115HB" title='HB' data-type='const llvm::MachineBasicBlock *' data-ref="115HB">HB</dfn> = <a class="local col3 ref" href="#113L" title='L' data-ref="113L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="479">479</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="116LB" title='LB' data-type='const llvm::MachineBasicBlock *' data-ref="116LB">LB</dfn> = <a class="local col3 ref" href="#113L" title='L' data-ref="113L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115HB" title='HB' data-ref="115HB">HB</a> || !<a class="local col6 ref" href="#116LB" title='LB' data-ref="116LB">LB</a>)</td></tr>
<tr><th id="481">481</th><td>    <b>return</b>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <i>// Examine the latch branch. Expect it to be a conditional branch to</i></td></tr>
<tr><th id="484">484</th><td><i>  // the header (either "br-cond header" or "br-cond exit; br header").</i></td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="117TB" title='TB' data-type='llvm::MachineBasicBlock *' data-ref="117TB">TB</dfn> = <b>nullptr</b>, *<dfn class="local col8 decl" id="118FB" title='FB' data-type='llvm::MachineBasicBlock *' data-ref="118FB">FB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="119TmpLB" title='TmpLB' data-type='llvm::MachineBasicBlock *' data-ref="119TmpLB">TmpLB</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt;(<a class="local col6 ref" href="#116LB" title='LB' data-ref="116LB">LB</a>);</td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="120Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="120Cond">Cond</dfn>;</td></tr>
<tr><th id="488">488</th><td>  <em>bool</em> <dfn class="local col1 decl" id="121BadLB" title='BadLB' data-type='bool' data-ref="121BadLB">BadLB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::TII" title='(anonymous namespace)::HexagonSplitDoubleRegs::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::HexagonInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16HexagonInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col9 ref" href="#119TmpLB" title='TmpLB' data-ref="119TmpLB">TmpLB</a></span>, <span class='refarg'><a class="local col7 ref" href="#117TB" title='TB' data-ref="117TB">TB</a></span>, <span class='refarg'><a class="local col8 ref" href="#118FB" title='FB' data-ref="118FB">FB</a></span>, <span class='refarg'><a class="local col0 ref" href="#120Cond" title='Cond' data-ref="120Cond">Cond</a></span>, <b>false</b>);</td></tr>
<tr><th id="489">489</th><td>  <i>// Only analyzable conditional branches. HII::analyzeBranch will put</i></td></tr>
<tr><th id="490">490</th><td><i>  // the branch opcode as the first element of Cond, and the predicate</i></td></tr>
<tr><th id="491">491</th><td><i>  // operand as the second.</i></td></tr>
<tr><th id="492">492</th><td>  <b>if</b> (<a class="local col1 ref" href="#121BadLB" title='BadLB' data-ref="121BadLB">BadLB</a> || <a class="local col0 ref" href="#120Cond" title='Cond' data-ref="120Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>2</var>)</td></tr>
<tr><th id="493">493</th><td>    <b>return</b>;</td></tr>
<tr><th id="494">494</th><td>  <i>// Only simple jump-conditional (with or without negation).</i></td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::TII" title='(anonymous namespace)::HexagonSplitDoubleRegs::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj" title='llvm::HexagonInstrInfo::PredOpcodeHasJMP_c' data-ref="_ZNK4llvm16HexagonInstrInfo18PredOpcodeHasJMP_cEj">PredOpcodeHasJMP_c</a>(<a class="local col0 ref" href="#120Cond" title='Cond' data-ref="120Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="496">496</th><td>    <b>return</b>;</td></tr>
<tr><th id="497">497</th><td>  <i>// Must go to the header.</i></td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (<a class="local col7 ref" href="#117TB" title='TB' data-ref="117TB">TB</a> != <a class="local col5 ref" href="#115HB" title='HB' data-ref="115HB">HB</a> &amp;&amp; <a class="local col8 ref" href="#118FB" title='FB' data-ref="118FB">FB</a> != <a class="local col5 ref" href="#115HB" title='HB' data-ref="115HB">HB</a>)</td></tr>
<tr><th id="499">499</th><td>    <b>return</b>;</td></tr>
<tr><th id="500">500</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond[1].isReg() &amp;&amp; &quot;Unexpected Cond vector from analyzeBranch&quot;) ? void (0) : __assert_fail (&quot;Cond[1].isReg() &amp;&amp; \&quot;Unexpected Cond vector from analyzeBranch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120Cond" title='Cond' data-ref="120Cond">Cond</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Unexpected Cond vector from analyzeBranch"</q>);</td></tr>
<tr><th id="501">501</th><td>  <i>// Expect a predicate register.</i></td></tr>
<tr><th id="502">502</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122PR" title='PR' data-type='unsigned int' data-ref="122PR">PR</dfn> = <a class="local col0 ref" href="#120Cond" title='Cond' data-ref="120Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="503">503</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;getRegClass(PR) == &amp;Hexagon::PredRegsRegClass) ? void (0) : __assert_fail (&quot;MRI-&gt;getRegClass(PR) == &amp;Hexagon::PredRegsRegClass&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 503, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI-&gt;getRegClass(PR) == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>);</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// Get the registers on which the loop controlling compare instruction</i></td></tr>
<tr><th id="506">506</th><td><i>  // depends.</i></td></tr>
<tr><th id="507">507</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123CmpR1" title='CmpR1' data-type='unsigned int' data-ref="123CmpR1">CmpR1</dfn> = <var>0</var>, <dfn class="local col4 decl" id="124CmpR2" title='CmpR2' data-type='unsigned int' data-ref="124CmpR2">CmpR2</dfn> = <var>0</var>;</td></tr>
<tr><th id="508">508</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125CmpI" title='CmpI' data-type='const llvm::MachineInstr *' data-ref="125CmpI">CmpI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#122PR" title='PR' data-ref="122PR">PR</a>);</td></tr>
<tr><th id="509">509</th><td>  <b>while</b> (CmpI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;C2_not&apos; in namespace &apos;llvm::Hexagon&apos;">C2_not</span>)</td></tr>
<tr><th id="510">510</th><td>    CmpI = MRI-&gt;getVRegDef(CmpI-&gt;getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <em>int</em> <dfn class="local col6 decl" id="126Mask" title='Mask' data-type='int' data-ref="126Mask">Mask</dfn> = <var>0</var>, <dfn class="local col7 decl" id="127Val" title='Val' data-type='int' data-ref="127Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128OkCI" title='OkCI' data-type='bool' data-ref="128OkCI">OkCI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::TII" title='(anonymous namespace)::HexagonSplitDoubleRegs::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::HexagonInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(*<a class="local col5 ref" href="#125CmpI" title='CmpI' data-ref="125CmpI">CmpI</a>, <span class='refarg'><a class="local col3 ref" href="#123CmpR1" title='CmpR1' data-ref="123CmpR1">CmpR1</a></span>, <span class='refarg'><a class="local col4 ref" href="#124CmpR2" title='CmpR2' data-ref="124CmpR2">CmpR2</a></span>, <span class='refarg'><a class="local col6 ref" href="#126Mask" title='Mask' data-ref="126Mask">Mask</a></span>, <span class='refarg'><a class="local col7 ref" href="#127Val" title='Val' data-ref="127Val">Val</a></span>);</td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128OkCI" title='OkCI' data-ref="128OkCI">OkCI</a>)</td></tr>
<tr><th id="515">515</th><td>    <b>return</b>;</td></tr>
<tr><th id="516">516</th><td>  <i>// Eliminate non-double input registers.</i></td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (CmpR1 &amp;&amp; MRI-&gt;getRegClass(CmpR1) != DoubleRC)</td></tr>
<tr><th id="518">518</th><td>    <a class="local col3 ref" href="#123CmpR1" title='CmpR1' data-ref="123CmpR1">CmpR1</a> = <var>0</var>;</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (CmpR2 &amp;&amp; MRI-&gt;getRegClass(CmpR2) != DoubleRC)</td></tr>
<tr><th id="520">520</th><td>    <a class="local col4 ref" href="#124CmpR2" title='CmpR2' data-ref="124CmpR2">CmpR2</a> = <var>0</var>;</td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123CmpR1" title='CmpR1' data-ref="123CmpR1">CmpR1</a> &amp;&amp; !<a class="local col4 ref" href="#124CmpR2" title='CmpR2' data-ref="124CmpR2">CmpR2</a>)</td></tr>
<tr><th id="522">522</th><td>    <b>return</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i>// Now examine the top of the loop: the phi nodes that could poten-</i></td></tr>
<tr><th id="525">525</th><td><i>  // tially define loop induction registers. The registers defined by</i></td></tr>
<tr><th id="526">526</th><td><i>  // such a phi node would be used in a 64-bit add, which then would</i></td></tr>
<tr><th id="527">527</th><td><i>  // be used in the loop compare instruction.</i></td></tr>
<tr><th id="528">528</th><td><i></i></td></tr>
<tr><th id="529">529</th><td><i>  // Get the set of all double registers defined by phi nodes in the</i></td></tr>
<tr><th id="530">530</th><td><i>  // loop header.</i></td></tr>
<tr><th id="531">531</th><td>  <b>using</b> <dfn class="local col9 typedef" id="129UVect" title='UVect' data-type='std::vector&lt;unsigned int&gt;' data-ref="129UVect">UVect</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <a class="local col9 typedef" href="#129UVect" title='UVect' data-type='std::vector&lt;unsigned int&gt;' data-ref="129UVect">UVect</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="130DP" title='DP' data-type='UVect' data-ref="130DP">DP</dfn>;</td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="131MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="131MI">MI</dfn> : *<a class="local col5 ref" href="#115HB" title='HB' data-ref="115HB">HB</a>) {</td></tr>
<tr><th id="535">535</th><td>    <b>if</b> (!<a class="local col1 ref" href="#131MI" title='MI' data-ref="131MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="536">536</th><td>      <b>break</b>;</td></tr>
<tr><th id="537">537</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132MD" title='MD' data-type='const llvm::MachineOperand &amp;' data-ref="132MD">MD</dfn> = <a class="local col1 ref" href="#131MI" title='MI' data-ref="131MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="538">538</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133R" title='R' data-type='unsigned int' data-ref="133R">R</dfn> = <a class="local col2 ref" href="#132MD" title='MD' data-ref="132MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (MRI-&gt;getRegClass(R) == DoubleRC)</td></tr>
<tr><th id="540">540</th><td>      <a class="local col0 ref" href="#130DP" title='DP' data-ref="130DP">DP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#133R" title='R' data-ref="133R">R</a>);</td></tr>
<tr><th id="541">541</th><td>  }</td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (<a class="local col0 ref" href="#130DP" title='DP' data-ref="130DP">DP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="543">543</th><td>    <b>return</b>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>auto</em> <dfn class="local col4 decl" id="134NoIndOp" title='NoIndOp' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp:545:18)' data-ref="134NoIndOp">NoIndOp</dfn> = [<b>this</b>, CmpR1, CmpR2] (<em>unsigned</em> <dfn class="local col5 decl" id="135R" title='R' data-type='unsigned int' data-ref="135R">R</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="136I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="136I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col5 ref" href="#135R" title='R' data-ref="135R">R</a>), <dfn class="local col7 decl" id="137E" title='E' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="137E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="547">547</th><td>         <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#137E" title='E' data-ref="137E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>) {</td></tr>
<tr><th id="548">548</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="138UseI" title='UseI' data-type='const llvm::MachineInstr *' data-ref="138UseI">UseI</dfn> = <a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (UseI-&gt;getOpcode() != Hexagon::<span class='error' title="no member named &apos;A2_addp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addp</span>)</td></tr>
<tr><th id="550">550</th><td>        <b>continue</b>;</td></tr>
<tr><th id="551">551</th><td>      <i>// Get the output from the add. If it is one of the inputs to the</i></td></tr>
<tr><th id="552">552</th><td><i>      // loop-controlling compare instruction, then R is likely an induc-</i></td></tr>
<tr><th id="553">553</th><td><i>      // tion register.</i></td></tr>
<tr><th id="554">554</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="139T" title='T' data-type='unsigned int' data-ref="139T">T</dfn> = <a class="local col8 ref" href="#138UseI" title='UseI' data-ref="138UseI">UseI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="555">555</th><td>      <b>if</b> (<a class="local col9 ref" href="#139T" title='T' data-ref="139T">T</a> == <a class="local col3 ref" href="#123CmpR1" title='CmpR1' data-ref="123CmpR1">CmpR1</a> || <a class="local col9 ref" href="#139T" title='T' data-ref="139T">T</a> == <a class="local col4 ref" href="#124CmpR2" title='CmpR2' data-ref="124CmpR2">CmpR2</a>)</td></tr>
<tr><th id="556">556</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="559">559</th><td>  };</td></tr>
<tr><th id="560">560</th><td>  <a class="local col9 typedef" href="#129UVect" title='UVect' data-type='std::vector&lt;unsigned int&gt;' data-ref="129UVect">UVect</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col0 decl" id="140End" title='End' data-type='UVect::iterator' data-ref="140End">End</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9remove_ifEOT_T0_" title='llvm::remove_if' data-ref="_ZN4llvm9remove_ifEOT_T0_">remove_if</a>(<span class='refarg'><a class="local col0 ref" href="#130DP" title='DP' data-ref="130DP">DP</a></span>, <a class="local col4 ref" href="#134NoIndOp" title='NoIndOp' data-ref="134NoIndOp">NoIndOp</a>);</td></tr>
<tr><th id="561">561</th><td>  <a class="local col4 ref" href="#114Rs" title='Rs' data-ref="114Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertET_S0_" title='std::set::insert' data-ref="_ZNSt3set6insertET_S0_">insert</a>(<a class="local col0 ref" href="#130DP" title='DP' data-ref="130DP">DP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col0 ref" href="#140End" title='End' data-ref="140End">End</a>);</td></tr>
<tr><th id="562">562</th><td>  <a class="local col4 ref" href="#114Rs" title='Rs' data-ref="114Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col3 ref" href="#123CmpR1" title='CmpR1' data-ref="123CmpR1">CmpR1</a>);</td></tr>
<tr><th id="563">563</th><td>  <a class="local col4 ref" href="#114Rs" title='Rs' data-ref="114Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#124CmpR2" title='CmpR2' data-ref="124CmpR2">CmpR2</a>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { { dbgs() &lt;&lt; &quot;For loop at &quot; &lt;&lt; printMBBReference(*HB) &lt;&lt; &quot; ind regs: &quot;; dump_partition(dbgs(), Rs, *TRI); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="566">566</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"For loop at "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col5 ref" href="#115HB" title='HB' data-ref="115HB">HB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ind regs: "</q>;</td></tr>
<tr><th id="567">567</th><td>    dump_partition(dbgs(), Rs, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="568">568</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="569">569</th><td>  });</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegs' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegs(LoopRegMap &amp; IRM)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">collectIndRegs</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> &amp;<dfn class="local col1 decl" id="141IRM" title='IRM' data-type='LoopRegMap &amp;' data-ref="141IRM">IRM</dfn>) {</td></tr>
<tr><th id="573">573</th><td>  <b>using</b> <dfn class="local col2 typedef" id="142LoopVector" title='LoopVector' data-type='std::vector&lt;MachineLoop *&gt;' data-ref="142LoopVector">LoopVector</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *&gt;;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <a class="local col2 typedef" href="#142LoopVector" title='LoopVector' data-type='std::vector&lt;MachineLoop *&gt;' data-ref="142LoopVector">LoopVector</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="143WorkQ" title='WorkQ' data-type='LoopVector' data-ref="143WorkQ">WorkQ</dfn>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="144I" title='I' data-type='llvm::MachineLoop *' data-ref="144I">I</dfn> : *<a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MLI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MLI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MLI">MLI</a>)</td></tr>
<tr><th id="578">578</th><td>    <a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#144I" title='I' data-ref="144I">I</a>);</td></tr>
<tr><th id="579">579</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145i" title='i' data-type='unsigned int' data-ref="145i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a> &lt; <a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>) {</td></tr>
<tr><th id="580">580</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="146I" title='I' data-type='llvm::MachineLoop *' data-ref="146I">I</dfn> : *<a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#145i" title='i' data-ref="145i">i</a>]</a>)</td></tr>
<tr><th id="581">581</th><td>      <a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>);</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col7 decl" id="147Rs" title='Rs' data-type='USet' data-ref="147Rs">Rs</dfn>;</td></tr>
<tr><th id="585">585</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="148i" title='i' data-type='unsigned int' data-ref="148i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="149n" title='n' data-type='unsigned int' data-ref="149n">n</dfn> = <a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a> &lt; <a class="local col9 ref" href="#149n" title='n' data-ref="149n">n</a>; ++<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>) {</td></tr>
<tr><th id="586">586</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col0 decl" id="150L" title='L' data-type='llvm::MachineLoop *' data-ref="150L">L</dfn> = <a class="local col3 ref" href="#143WorkQ" title='WorkQ' data-ref="143WorkQ">WorkQ</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#148i" title='i' data-ref="148i">i</a>]</a>;</td></tr>
<tr><th id="587">587</th><td>    <a class="local col7 ref" href="#147Rs" title='Rs' data-ref="147Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="588">588</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegsForLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE">collectIndRegsForLoop</a>(<a class="local col0 ref" href="#150L" title='L' data-ref="150L">L</a>, <span class='refarg'><a class="local col7 ref" href="#147Rs" title='Rs' data-ref="147Rs">Rs</a></span>);</td></tr>
<tr><th id="589">589</th><td>    <b>if</b> (!<a class="local col7 ref" href="#147Rs" title='Rs' data-ref="147Rs">Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="590">590</th><td>      <a class="local col1 ref" href="#141IRM" title='IRM' data-ref="141IRM">IRM</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#150L" title='L' data-ref="150L">L</a></span>, <span class='refarg'><a class="local col7 ref" href="#147Rs" title='Rs' data-ref="147Rs">Rs</a></span>));</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj" title='(anonymous namespace)::HexagonSplitDoubleRegs::createHalfInstr' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::createHalfInstr(unsigned int Opc, llvm::MachineInstr * MI, const UUPairMap &amp; PairMap, unsigned int SubR)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj">createHalfInstr</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="151Opc" title='Opc' data-type='unsigned int' data-ref="151Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="152MI" title='MI' data-type='llvm::MachineInstr *' data-ref="152MI">MI</dfn>,</td></tr>
<tr><th id="595">595</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col3 decl" id="153PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="153PairMap">PairMap</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="154SubR" title='SubR' data-type='unsigned int' data-ref="154SubR">SubR</dfn>) {</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="155B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="155B">B</dfn> = *<a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="156DL" title='DL' data-type='llvm::DebugLoc' data-ref="156DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="157NewI" title='NewI' data-type='llvm::MachineInstr *' data-ref="157NewI">NewI</dfn> = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="158Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="158Op">Op</dfn> : <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="601">601</th><td>    <b>if</b> (!<a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="602">602</th><td>      <a class="local col7 ref" href="#157NewI" title='NewI' data-ref="157NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>);</td></tr>
<tr><th id="603">603</th><td>      <b>continue</b>;</td></tr>
<tr><th id="604">604</th><td>    }</td></tr>
<tr><th id="605">605</th><td>    <i>// For register operands, set the subregister.</i></td></tr>
<tr><th id="606">606</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159R" title='R' data-type='unsigned int' data-ref="159R">R</dfn> = <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="607">607</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160SR" title='SR' data-type='unsigned int' data-ref="160SR">SR</dfn> = <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="608">608</th><td>    <em>bool</em> <dfn class="local col1 decl" id="161isVirtReg" title='isVirtReg' data-type='bool' data-ref="161isVirtReg">isVirtReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#159R" title='R' data-ref="159R">R</a>);</td></tr>
<tr><th id="609">609</th><td>    <em>bool</em> <dfn class="local col2 decl" id="162isKill" title='isKill' data-type='bool' data-ref="162isKill">isKill</dfn> = <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (isVirtReg &amp;&amp; MRI-&gt;getRegClass(R) == DoubleRC) {</td></tr>
<tr><th id="611">611</th><td>      <a class="local col2 ref" href="#162isKill" title='isKill' data-ref="162isKill">isKill</a> = <b>false</b>;</td></tr>
<tr><th id="612">612</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col3 decl" id="163F" title='F' data-type='UUPairMap::const_iterator' data-ref="163F">F</dfn> = <a class="local col3 ref" href="#153PairMap" title='PairMap' data-ref="153PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col9 ref" href="#159R" title='R' data-ref="159R">R</a>);</td></tr>
<tr><th id="613">613</th><td>      <b>if</b> (<a class="local col3 ref" href="#163F" title='F' data-ref="163F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col3 ref" href="#153PairMap" title='PairMap' data-ref="153PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="614">614</th><td>        <a class="local col0 ref" href="#160SR" title='SR' data-ref="160SR">SR</a> = <a class="local col4 ref" href="#154SubR" title='SubR' data-ref="154SubR">SubR</a>;</td></tr>
<tr><th id="615">615</th><td>      } <b>else</b> {</td></tr>
<tr><th id="616">616</th><td>        <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col4 decl" id="164P" title='P' data-type='const UUPair &amp;' data-ref="164P">P</dfn> = <a class="local col3 ref" href="#163F" title='F' data-ref="163F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="617">617</th><td>        R = (SubR == Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>) ? P.first : P.second;</td></tr>
<tr><th id="618">618</th><td>        <a class="local col0 ref" href="#160SR" title='SR' data-ref="160SR">SR</a> = <var>0</var>;</td></tr>
<tr><th id="619">619</th><td>      }</td></tr>
<tr><th id="620">620</th><td>    }</td></tr>
<tr><th id="621">621</th><td>    <em>auto</em> <dfn class="local col5 decl" id="165CO" title='CO' data-type='llvm::MachineOperand' data-ref="165CO">CO</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col9 ref" href="#159R" title='R' data-ref="159R">R</a>, <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>(), <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>(), <a class="local col2 ref" href="#162isKill" title='isKill' data-ref="162isKill">isKill</a>,</td></tr>
<tr><th id="622">622</th><td>          <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>(), <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>(), <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>(), <a class="local col0 ref" href="#160SR" title='SR' data-ref="160SR">SR</a>, <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>(),</td></tr>
<tr><th id="623">623</th><td>          <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>());</td></tr>
<tr><th id="624">624</th><td>    <a class="local col7 ref" href="#157NewI" title='NewI' data-ref="157NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col5 ref" href="#165CO" title='CO' data-ref="165CO">CO</a>);</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td>}</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitMemRef' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitMemRef(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitMemRef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr *' data-ref="166MI">MI</dfn>,</td></tr>
<tr><th id="629">629</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col7 decl" id="167PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="167PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="local col8 decl" id="168Load" title='Load' data-type='bool' data-ref="168Load">Load</dfn> = <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="631">631</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169OrigOpc" title='OrigOpc' data-type='unsigned int' data-ref="169OrigOpc">OrigOpc</dfn> = <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="632">632</th><td>  <em>bool</em> <dfn class="local col0 decl" id="170PostInc" title='PostInc' data-type='bool' data-ref="170PostInc">PostInc</dfn> = (OrigOpc == Hexagon::<span class='error' title="no member named &apos;L2_loadrd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_pi</span> ||</td></tr>
<tr><th id="633">633</th><td>                  OrigOpc == Hexagon::<span class='error' title="no member named &apos;S2_storerd_pi&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_pi</span>);</td></tr>
<tr><th id="634">634</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="171LowI" title='LowI' data-type='llvm::MachineInstr *' data-ref="171LowI">LowI</dfn>, *<dfn class="local col2 decl" id="172HighI" title='HighI' data-type='llvm::MachineInstr *' data-ref="172HighI">HighI</dfn>;</td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="173B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="173B">B</dfn> = *<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="174DL" title='DL' data-type='llvm::DebugLoc' data-ref="174DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <i>// Index of the base-address-register operand.</i></td></tr>
<tr><th id="639">639</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175AdrX" title='AdrX' data-type='unsigned int' data-ref="175AdrX">AdrX</dfn> = <a class="local col0 ref" href="#170PostInc" title='PostInc' data-ref="170PostInc">PostInc</a> ? (<a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a> ? <var>2</var> : <var>1</var>)</td></tr>
<tr><th id="640">640</th><td>                          : (<a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="176AdrOp" title='AdrOp' data-type='llvm::MachineOperand &amp;' data-ref="176AdrOp">AdrOp</dfn> = <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#175AdrX" title='AdrX' data-ref="175AdrX">AdrX</a>);</td></tr>
<tr><th id="642">642</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177RSA" title='RSA' data-type='unsigned int' data-ref="177RSA">RSA</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col6 ref" href="#176AdrOp" title='AdrOp' data-ref="176AdrOp">AdrOp</a>);</td></tr>
<tr><th id="643">643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="178ValOp" title='ValOp' data-type='llvm::MachineOperand &amp;' data-ref="178ValOp">ValOp</dfn> = <a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a> ? <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</td></tr>
<tr><th id="644">644</th><td>                               : (<a class="local col0 ref" href="#170PostInc" title='PostInc' data-ref="170PostInc">PostInc</a> ? <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</td></tr>
<tr><th id="645">645</th><td>                                          : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="646">646</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col9 decl" id="179F" title='F' data-type='UUPairMap::const_iterator' data-ref="179F">F</dfn> = <a class="local col7 ref" href="#167PairMap" title='PairMap' data-ref="167PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col8 ref" href="#178ValOp" title='ValOp' data-ref="178ValOp">ValOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="647">647</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 647, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179F" title='F' data-ref="179F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col7 ref" href="#167PairMap" title='PairMap' data-ref="167PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (<a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a>) {</td></tr>
<tr><th id="650">650</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col0 decl" id="180P" title='P' data-type='const UUPair &amp;' data-ref="180P">P</dfn> = <a class="local col9 ref" href="#179F" title='F' data-ref="179F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="651">651</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="181Off" title='Off' data-type='int64_t' data-ref="181Off">Off</dfn> = <a class="local col0 ref" href="#170PostInc" title='PostInc' data-ref="170PostInc">PostInc</a> ? <var>0</var> : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="652">652</th><td>    LowI = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>), P.first)</td></tr>
<tr><th id="653">653</th><td>             .addReg(AdrOp.getReg(), RSA &amp; ~RegState::Kill, AdrOp.getSubReg())</td></tr>
<tr><th id="654">654</th><td>             .addImm(Off);</td></tr>
<tr><th id="655">655</th><td>    HighI = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>), P.second)</td></tr>
<tr><th id="656">656</th><td>              .addReg(AdrOp.getReg(), RSA &amp; ~RegState::Kill, AdrOp.getSubReg())</td></tr>
<tr><th id="657">657</th><td>              .addImm(Off+<var>4</var>);</td></tr>
<tr><th id="658">658</th><td>  } <b>else</b> {</td></tr>
<tr><th id="659">659</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col2 decl" id="182P" title='P' data-type='const UUPair &amp;' data-ref="182P">P</dfn> = <a class="local col9 ref" href="#179F" title='F' data-ref="179F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="660">660</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="183Off" title='Off' data-type='int64_t' data-ref="183Off">Off</dfn> = <a class="local col0 ref" href="#170PostInc" title='PostInc' data-ref="170PostInc">PostInc</a> ? <var>0</var> : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="661">661</th><td>    LowI = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>))</td></tr>
<tr><th id="662">662</th><td>             .addReg(AdrOp.getReg(), RSA &amp; ~RegState::Kill, AdrOp.getSubReg())</td></tr>
<tr><th id="663">663</th><td>             .addImm(Off)</td></tr>
<tr><th id="664">664</th><td>             .addReg(P.first);</td></tr>
<tr><th id="665">665</th><td>    HighI = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>))</td></tr>
<tr><th id="666">666</th><td>              .addReg(AdrOp.getReg(), RSA &amp; ~RegState::Kill, AdrOp.getSubReg())</td></tr>
<tr><th id="667">667</th><td>              .addImm(Off+<var>4</var>)</td></tr>
<tr><th id="668">668</th><td>              .addReg(P.second);</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="local col0 ref" href="#170PostInc" title='PostInc' data-ref="170PostInc">PostInc</a>) {</td></tr>
<tr><th id="672">672</th><td>    <i>// Create the increment of the address register.</i></td></tr>
<tr><th id="673">673</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="184Inc" title='Inc' data-type='int64_t' data-ref="184Inc">Inc</dfn> = <a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a> ? <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="674">674</th><td>                       : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="675">675</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="185UpdOp" title='UpdOp' data-type='llvm::MachineOperand &amp;' data-ref="185UpdOp">UpdOp</dfn> = <a class="local col8 ref" href="#168Load" title='Load' data-ref="168Load">Load</a> ? <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="676">676</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="186RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="186RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#185UpdOp" title='UpdOp' data-ref="185UpdOp">UpdOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="677">677</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187NewR" title='NewR' data-type='unsigned int' data-ref="187NewR">NewR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#186RC" title='RC' data-ref="186RC">RC</a>);</td></tr>
<tr><th id="678">678</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!UpdOp.getSubReg() &amp;&amp; &quot;Def operand with subreg&quot;) ? void (0) : __assert_fail (&quot;!UpdOp.getSubReg() &amp;&amp; \&quot;Def operand with subreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 678, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#185UpdOp" title='UpdOp' data-ref="185UpdOp">UpdOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <q>"Def operand with subreg"</q>);</td></tr>
<tr><th id="679">679</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), NewR)</td></tr>
<tr><th id="680">680</th><td>      .addReg(AdrOp.getReg(), RSA)</td></tr>
<tr><th id="681">681</th><td>      .addImm(Inc);</td></tr>
<tr><th id="682">682</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#185UpdOp" title='UpdOp' data-ref="185UpdOp">UpdOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#187NewR" title='NewR' data-ref="187NewR">NewR</a>);</td></tr>
<tr><th id="683">683</th><td>    <i>// The original instruction will be deleted later.</i></td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>// Generate a new pair of memory-operands.</i></td></tr>
<tr><th id="687">687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="188MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="188MF">MF</dfn> = *<a class="local col3 ref" href="#173B" title='B' data-ref="173B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="688">688</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="189MO" title='MO' data-type='llvm::MachineMemOperand *const &amp;' data-ref="189MO">MO</dfn> : <a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="689">689</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col0 decl" id="190Ptr" title='Ptr' data-type='const llvm::MachinePointerInfo &amp;' data-ref="190Ptr">Ptr</dfn> = <a class="local col9 ref" href="#189MO" title='MO' data-ref="189MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>();</td></tr>
<tr><th id="690">690</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col1 decl" id="191F" title='F' data-type='MachineMemOperand::Flags' data-ref="191F">F</dfn> = <a class="local col9 ref" href="#189MO" title='MO' data-ref="189MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="691">691</th><td>    <em>int</em> <dfn class="local col2 decl" id="192A" title='A' data-type='int' data-ref="192A">A</dfn> = <a class="local col9 ref" href="#189MO" title='MO' data-ref="189MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="193Tmp1" title='Tmp1' data-type='llvm::MachineMemOperand *' data-ref="193Tmp1">Tmp1</dfn> = <a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#190Ptr" title='Ptr' data-ref="190Ptr">Ptr</a>, <a class="local col1 ref" href="#191F" title='F' data-ref="191F">F</a>, <var>4</var><i>/*size*/</i>, <a class="local col2 ref" href="#192A" title='A' data-ref="192A">A</a>);</td></tr>
<tr><th id="694">694</th><td>    <a class="local col1 ref" href="#171LowI" title='LowI' data-ref="171LowI">LowI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a></span>, <a class="local col3 ref" href="#193Tmp1" title='Tmp1' data-ref="193Tmp1">Tmp1</a>);</td></tr>
<tr><th id="695">695</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="194Tmp2" title='Tmp2' data-type='llvm::MachineMemOperand *' data-ref="194Tmp2">Tmp2</dfn> = <a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#190Ptr" title='Ptr' data-ref="190Ptr">Ptr</a>, <a class="local col1 ref" href="#191F" title='F' data-ref="191F">F</a>, <var>4</var><i>/*size*/</i>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#192A" title='A' data-ref="192A">A</a>, <var>4</var>));</td></tr>
<tr><th id="696">696</th><td>    <a class="local col2 ref" href="#172HighI" title='HighI' data-ref="172HighI">HighI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a></span>, <a class="local col4 ref" href="#194Tmp2" title='Tmp2' data-ref="194Tmp2">Tmp2</a>);</td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitImmediateEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitImmediate' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitImmediate(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitImmediateEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="195MI" title='MI' data-type='llvm::MachineInstr *' data-ref="195MI">MI</dfn>,</td></tr>
<tr><th id="701">701</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col6 decl" id="196PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="196PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="702">702</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="197Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="197Op0">Op0</dfn> = <a class="local col5 ref" href="#195MI" title='MI' data-ref="195MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="703">703</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="198Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="198Op1">Op1</dfn> = <a class="local col5 ref" href="#195MI" title='MI' data-ref="195MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="704">704</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg() &amp;&amp; Op1.isImm()) ? void (0) : __assert_fail (&quot;Op0.isReg() &amp;&amp; Op1.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 704, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#197Op0" title='Op0' data-ref="197Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#198Op1" title='Op1' data-ref="198Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="705">705</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="199V" title='V' data-type='uint64_t' data-ref="199V">V</dfn> = <a class="local col8 ref" href="#198Op1" title='Op1' data-ref="198Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="200B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="200B">B</dfn> = *<a class="local col5 ref" href="#195MI" title='MI' data-ref="195MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="708">708</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="201DL" title='DL' data-type='llvm::DebugLoc' data-ref="201DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#195MI" title='MI' data-ref="195MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="709">709</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col2 decl" id="202F" title='F' data-type='UUPairMap::const_iterator' data-ref="202F">F</dfn> = <a class="local col6 ref" href="#196PairMap" title='PairMap' data-ref="196PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#197Op0" title='Op0' data-ref="197Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 710, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202F" title='F' data-ref="202F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col6 ref" href="#196PairMap" title='PairMap' data-ref="196PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="711">711</th><td>  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col3 decl" id="203P" title='P' data-type='const UUPair &amp;' data-ref="203P">P</dfn> = <a class="local col2 ref" href="#202F" title='F' data-ref="202F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <i>// The operand to A2_tfrsi can only have 32 significant bits. Immediate</i></td></tr>
<tr><th id="714">714</th><td><i>  // values in MachineOperand are stored as 64-bit integers, and so the</i></td></tr>
<tr><th id="715">715</th><td><i>  // value -1 may be represented either as 64-bit -1, or 4294967295. Both</i></td></tr>
<tr><th id="716">716</th><td><i>  // will have the 32 higher bits truncated in the end, but -1 will remain</i></td></tr>
<tr><th id="717">717</th><td><i>  // as -1, while the latter may appear to be a large unsigned value</i></td></tr>
<tr><th id="718">718</th><td><i>  // requiring a constant extender. The casting to int32_t will select the</i></td></tr>
<tr><th id="719">719</th><td><i>  // former representation. (The same reasoning applies to all 32-bit</i></td></tr>
<tr><th id="720">720</th><td><i>  // values.)</i></td></tr>
<tr><th id="721">721</th><td>  BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), P.first)</td></tr>
<tr><th id="722">722</th><td>    .addImm(int32_t(V &amp; <var>0xFFFFFFFFULL</var>));</td></tr>
<tr><th id="723">723</th><td>  BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), P.second)</td></tr>
<tr><th id="724">724</th><td>    .addImm(int32_t(V &gt;&gt; <var>32</var>));</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs12splitCombineEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitCombine' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitCombine(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs12splitCombineEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="204MI" title='MI' data-type='llvm::MachineInstr *' data-ref="204MI">MI</dfn>,</td></tr>
<tr><th id="728">728</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col5 decl" id="205PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="205PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="729">729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="206Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="206Op0">Op0</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="730">730</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="207Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="207Op1">Op1</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="731">731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="208Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="208Op2">Op2</dfn> = <a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="732">732</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg()) ? void (0) : __assert_fail (&quot;Op0.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 732, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#206Op0" title='Op0' data-ref="206Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="209B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="209B">B</dfn> = *<a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="210DL" title='DL' data-type='llvm::DebugLoc' data-ref="210DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#204MI" title='MI' data-ref="204MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="736">736</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col1 decl" id="211F" title='F' data-type='UUPairMap::const_iterator' data-ref="211F">F</dfn> = <a class="local col5 ref" href="#205PairMap" title='PairMap' data-ref="205PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col6 ref" href="#206Op0" title='Op0' data-ref="206Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 737, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#211F" title='F' data-ref="211F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col5 ref" href="#205PairMap" title='PairMap' data-ref="205PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="738">738</th><td>  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col2 decl" id="212P" title='P' data-type='const UUPair &amp;' data-ref="212P">P</dfn> = <a class="local col1 ref" href="#211F" title='F' data-ref="211F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (!<a class="local col7 ref" href="#207Op1" title='Op1' data-ref="207Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="741">741</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), P.second)</td></tr>
<tr><th id="742">742</th><td>      .add(Op1);</td></tr>
<tr><th id="743">743</th><td>  } <b>else</b> {</td></tr>
<tr><th id="744">744</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), P.second)</td></tr>
<tr><th id="745">745</th><td>      .addReg(Op1.getReg(), getRegState(Op1), Op1.getSubReg());</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (!<a class="local col8 ref" href="#208Op2" title='Op2' data-ref="208Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="749">749</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), P.first)</td></tr>
<tr><th id="750">750</th><td>      .add(Op2);</td></tr>
<tr><th id="751">751</th><td>  } <b>else</b> {</td></tr>
<tr><th id="752">752</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), P.first)</td></tr>
<tr><th id="753">753</th><td>      .addReg(Op2.getReg(), getRegState(Op2), Op2.getSubReg());</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs8splitExtEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitExt' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitExt(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs8splitExtEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitExt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="213MI" title='MI' data-type='llvm::MachineInstr *' data-ref="213MI">MI</dfn>,</td></tr>
<tr><th id="758">758</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col4 decl" id="214PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="214PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="759">759</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="215Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="215Op0">Op0</dfn> = <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="760">760</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="216Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="216Op1">Op1</dfn> = <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="761">761</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg() &amp;&amp; Op1.isReg()) ? void (0) : __assert_fail (&quot;Op0.isReg() &amp;&amp; Op1.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 761, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#215Op0" title='Op0' data-ref="215Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#216Op1" title='Op1' data-ref="216Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="217B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="217B">B</dfn> = *<a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="764">764</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="218DL" title='DL' data-type='llvm::DebugLoc' data-ref="218DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="765">765</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col9 decl" id="219F" title='F' data-type='UUPairMap::const_iterator' data-ref="219F">F</dfn> = <a class="local col4 ref" href="#214PairMap" title='PairMap' data-ref="214PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col5 ref" href="#215Op0" title='Op0' data-ref="215Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="766">766</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 766, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#219F" title='F' data-ref="219F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col4 ref" href="#214PairMap" title='PairMap' data-ref="214PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="767">767</th><td>  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col0 decl" id="220P" title='P' data-type='const UUPair &amp;' data-ref="220P">P</dfn> = <a class="local col9 ref" href="#219F" title='F' data-ref="219F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="768">768</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221RS" title='RS' data-type='unsigned int' data-ref="221RS">RS</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col6 ref" href="#216Op1" title='Op1' data-ref="216Op1">Op1</a>);</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), P.first)</td></tr>
<tr><th id="771">771</th><td>    .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, Op1.getSubReg());</td></tr>
<tr><th id="772">772</th><td>  BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_asr_i_r&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_r</span>), P.second)</td></tr>
<tr><th id="773">773</th><td>    .addReg(Op1.getReg(), RS, Op1.getSubReg())</td></tr>
<tr><th id="774">774</th><td>    .addImm(<var>31</var>);</td></tr>
<tr><th id="775">775</th><td>}</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitShiftEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitShift' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitShift(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitShiftEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="222MI" title='MI' data-type='llvm::MachineInstr *' data-ref="222MI">MI</dfn>,</td></tr>
<tr><th id="778">778</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col3 decl" id="223PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="223PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="224Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="224Op0">Op0</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="782">782</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="225Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="225Op1">Op1</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="783">783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="226Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="226Op2">Op2</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="784">784</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg() &amp;&amp; Op1.isReg() &amp;&amp; Op2.isImm()) ? void (0) : __assert_fail (&quot;Op0.isReg() &amp;&amp; Op1.isReg() &amp;&amp; Op2.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 784, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224Op0" title='Op0' data-ref="224Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#225Op1" title='Op1' data-ref="225Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#226Op2" title='Op2' data-ref="226Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="785">785</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="227Sh64" title='Sh64' data-type='int64_t' data-ref="227Sh64">Sh64</dfn> = <a class="local col6 ref" href="#226Op2" title='Op2' data-ref="226Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sh64 &gt;= 0 &amp;&amp; Sh64 &lt; 64) ? void (0) : __assert_fail (&quot;Sh64 &gt;= 0 &amp;&amp; Sh64 &lt; 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 786, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#227Sh64" title='Sh64' data-ref="227Sh64">Sh64</a> &gt;= <var>0</var> &amp;&amp; <a class="local col7 ref" href="#227Sh64" title='Sh64' data-ref="227Sh64">Sh64</a> &lt; <var>64</var>);</td></tr>
<tr><th id="787">787</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228S" title='S' data-type='unsigned int' data-ref="228S">S</dfn> = <a class="local col7 ref" href="#227Sh64" title='Sh64' data-ref="227Sh64">Sh64</a>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col9 decl" id="229F" title='F' data-type='UUPairMap::const_iterator' data-ref="229F">F</dfn> = <a class="local col3 ref" href="#223PairMap" title='PairMap' data-ref="223PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#224Op0" title='Op0' data-ref="224Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="790">790</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 790, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#229F" title='F' data-ref="229F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col3 ref" href="#223PairMap" title='PairMap' data-ref="223PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="791">791</th><td>  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col0 decl" id="230P" title='P' data-type='const UUPair &amp;' data-ref="230P">P</dfn> = <a class="local col9 ref" href="#229F" title='F' data-ref="229F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="792">792</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="231LoR" title='LoR' data-type='unsigned int' data-ref="231LoR">LoR</dfn> = <a class="local col0 ref" href="#230P" title='P' data-ref="230P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="793">793</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232HiR" title='HiR' data-type='unsigned int' data-ref="232HiR">HiR</dfn> = <a class="local col0 ref" href="#230P" title='P' data-ref="230P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="233Opc" title='Opc' data-type='unsigned int' data-ref="233Opc">Opc</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="796">796</th><td>  <em>bool</em> <dfn class="local col4 decl" id="234Right" title='Right' data-type='bool' data-ref="234Right">Right</dfn> = (Opc == <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p&apos;">S2_lsr_i_p</span> || Opc == <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p&apos;">S2_asr_i_p</span>);</td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="local col5 decl" id="235Left" title='Left' data-type='bool' data-ref="235Left">Left</dfn> = !<a class="local col4 ref" href="#234Right" title='Right' data-ref="234Right">Right</a>;</td></tr>
<tr><th id="798">798</th><td>  <em>bool</em> <dfn class="local col6 decl" id="236Signed" title='Signed' data-type='bool' data-ref="236Signed">Signed</dfn> = (Opc == <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p&apos;">S2_asr_i_p</span>);</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="237B">B</dfn> = *<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="238DL" title='DL' data-type='llvm::DebugLoc' data-ref="238DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="802">802</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239RS" title='RS' data-type='unsigned int' data-ref="239RS">RS</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col5 ref" href="#225Op1" title='Op1' data-ref="225Op1">Op1</a>);</td></tr>
<tr><th id="803">803</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240ShiftOpc" title='ShiftOpc' data-type='unsigned int' data-ref="240ShiftOpc">ShiftOpc</dfn> = Left ? <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r&apos;">S2_asl_i_r</span></td></tr>
<tr><th id="804">804</th><td>                           : (Signed ? <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r&apos;">S2_asr_i_r</span> : <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r&apos;">S2_lsr_i_r</span>);</td></tr>
<tr><th id="805">805</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241LoSR" title='LoSR' data-type='unsigned int' data-ref="241LoSR">LoSR</dfn> = <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>;</td></tr>
<tr><th id="806">806</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242HiSR" title='HiSR' data-type='unsigned int' data-ref="242HiSR">HiSR</dfn> = <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>;</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (<a class="local col8 ref" href="#228S" title='S' data-ref="228S">S</a> == <var>0</var>) {</td></tr>
<tr><th id="809">809</th><td>    <i>// No shift, subregister copy.</i></td></tr>
<tr><th id="810">810</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), LoR)</td></tr>
<tr><th id="811">811</th><td>      .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="812">812</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), HiR)</td></tr>
<tr><th id="813">813</th><td>      .addReg(Op1.getReg(), RS, HiSR);</td></tr>
<tr><th id="814">814</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228S" title='S' data-ref="228S">S</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="815">815</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="243IntRC" title='IntRC' data-type='const llvm::TargetRegisterClass *' data-ref="243IntRC">IntRC</dfn> = &amp;<span class='error' title="use of undeclared identifier &apos;IntRegsRegClass&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="816">816</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="244TmpR" title='TmpR' data-type='unsigned int' data-ref="244TmpR">TmpR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#243IntRC" title='IntRC' data-ref="243IntRC">IntRC</a>);</td></tr>
<tr><th id="817">817</th><td>    <i>// Expansion:</i></td></tr>
<tr><th id="818">818</th><td><i>    // Shift left:    DR = shl R, #s</i></td></tr>
<tr><th id="819">819</th><td><i>    //   LoR  = shl R.lo, #s</i></td></tr>
<tr><th id="820">820</th><td><i>    //   TmpR = extractu R.lo, #s, #32-s</i></td></tr>
<tr><th id="821">821</th><td><i>    //   HiR  = or (TmpR, asl(R.hi, #s))</i></td></tr>
<tr><th id="822">822</th><td><i>    // Shift right:   DR = shr R, #s</i></td></tr>
<tr><th id="823">823</th><td><i>    //   HiR  = shr R.hi, #s</i></td></tr>
<tr><th id="824">824</th><td><i>    //   TmpR = shr R.lo, #s</i></td></tr>
<tr><th id="825">825</th><td><i>    //   LoR  = insert TmpR, R.hi, #s, #32-s</i></td></tr>
<tr><th id="826">826</th><td><i></i></td></tr>
<tr><th id="827">827</th><td><i>    // Shift left:</i></td></tr>
<tr><th id="828">828</th><td><i>    //   LoR  = shl R.lo, #s</i></td></tr>
<tr><th id="829">829</th><td><i>    // Shift right:</i></td></tr>
<tr><th id="830">830</th><td><i>    //   TmpR = shr R.lo, #s</i></td></tr>
<tr><th id="831">831</th><td><i></i></td></tr>
<tr><th id="832">832</th><td><i>    // Make a special case for A2_aslh and A2_asrh (they are predicable as</i></td></tr>
<tr><th id="833">833</th><td><i>    // opposed to S2_asl_i_r/S2_asr_i_r).</i></td></tr>
<tr><th id="834">834</th><td>    <b>if</b> (S == <var>16</var> &amp;&amp; Left)</td></tr>
<tr><th id="835">835</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_aslh&apos;">A2_aslh</span>), LoR)</td></tr>
<tr><th id="836">836</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="837">837</th><td>    <b>else</b> <b>if</b> (S == <var>16</var> &amp;&amp; Signed)</td></tr>
<tr><th id="838">838</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_asrh&apos;">A2_asrh</span>), TmpR)</td></tr>
<tr><th id="839">839</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="840">840</th><td>    <b>else</b></td></tr>
<tr><th id="841">841</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(ShiftOpc), (Left ? LoR : TmpR))</td></tr>
<tr><th id="842">842</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="843">843</th><td>        .addImm(S);</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>    <b>if</b> (<a class="local col5 ref" href="#235Left" title='Left' data-ref="235Left">Left</a>) {</td></tr>
<tr><th id="846">846</th><td>      <i>// TmpR = extractu R.lo, #s, #32-s</i></td></tr>
<tr><th id="847">847</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_extractu&apos;">S2_extractu</span>), TmpR)</td></tr>
<tr><th id="848">848</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="849">849</th><td>        .addImm(S)</td></tr>
<tr><th id="850">850</th><td>        .addImm(<var>32</var>-S);</td></tr>
<tr><th id="851">851</th><td>      <i>// HiR  = or (TmpR, asl(R.hi, #s))</i></td></tr>
<tr><th id="852">852</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>), HiR)</td></tr>
<tr><th id="853">853</th><td>        .addReg(TmpR)</td></tr>
<tr><th id="854">854</th><td>        .addReg(Op1.getReg(), RS, HiSR)</td></tr>
<tr><th id="855">855</th><td>        .addImm(S);</td></tr>
<tr><th id="856">856</th><td>    } <b>else</b> {</td></tr>
<tr><th id="857">857</th><td>      <i>// HiR  = shr R.hi, #s</i></td></tr>
<tr><th id="858">858</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(ShiftOpc), HiR)</td></tr>
<tr><th id="859">859</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, HiSR)</td></tr>
<tr><th id="860">860</th><td>        .addImm(S);</td></tr>
<tr><th id="861">861</th><td>      <i>// LoR  = insert TmpR, R.hi, #s, #32-s</i></td></tr>
<tr><th id="862">862</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_insert&apos;">S2_insert</span>), LoR)</td></tr>
<tr><th id="863">863</th><td>        .addReg(TmpR)</td></tr>
<tr><th id="864">864</th><td>        .addReg(Op1.getReg(), RS, HiSR)</td></tr>
<tr><th id="865">865</th><td>        .addImm(S)</td></tr>
<tr><th id="866">866</th><td>        .addImm(<var>32</var>-S);</td></tr>
<tr><th id="867">867</th><td>    }</td></tr>
<tr><th id="868">868</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228S" title='S' data-ref="228S">S</a> == <var>32</var>) {</td></tr>
<tr><th id="869">869</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), (Left ? HiR : LoR))</td></tr>
<tr><th id="870">870</th><td>      .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, (Left ? LoSR : HiSR));</td></tr>
<tr><th id="871">871</th><td>    <b>if</b> (!Signed)</td></tr>
<tr><th id="872">872</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_tfrsi&apos;">A2_tfrsi</span>), (Left ? LoR : HiR))</td></tr>
<tr><th id="873">873</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="874">874</th><td>    <b>else</b>  <i>// Must be right shift.</i></td></tr>
<tr><th id="875">875</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asr_i_r&apos;">S2_asr_i_r</span>), HiR)</td></tr>
<tr><th id="876">876</th><td>        .addReg(Op1.getReg(), RS, HiSR)</td></tr>
<tr><th id="877">877</th><td>        .addImm(<var>31</var>);</td></tr>
<tr><th id="878">878</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#228S" title='S' data-ref="228S">S</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="879">879</th><td>    <a class="local col8 ref" href="#228S" title='S' data-ref="228S">S</a> -= <var>32</var>;</td></tr>
<tr><th id="880">880</th><td>    <b>if</b> (S == <var>16</var> &amp;&amp; Left)</td></tr>
<tr><th id="881">881</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_aslh&apos;">A2_aslh</span>), HiR)</td></tr>
<tr><th id="882">882</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="883">883</th><td>    <b>else</b> <b>if</b> (S == <var>16</var> &amp;&amp; Signed)</td></tr>
<tr><th id="884">884</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_asrh&apos;">A2_asrh</span>), LoR)</td></tr>
<tr><th id="885">885</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, HiSR);</td></tr>
<tr><th id="886">886</th><td>    <b>else</b></td></tr>
<tr><th id="887">887</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(ShiftOpc), (Left ? HiR : LoR))</td></tr>
<tr><th id="888">888</th><td>        .addReg(Op1.getReg(), RS &amp; ~RegState::Kill, (Left ? LoSR : HiSR))</td></tr>
<tr><th id="889">889</th><td>        .addImm(S);</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (Signed)</td></tr>
<tr><th id="892">892</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asr_i_r&apos;">S2_asr_i_r</span>), HiR)</td></tr>
<tr><th id="893">893</th><td>        .addReg(Op1.getReg(), RS, HiSR)</td></tr>
<tr><th id="894">894</th><td>        .addImm(<var>31</var>);</td></tr>
<tr><th id="895">895</th><td>    <b>else</b></td></tr>
<tr><th id="896">896</th><td>      BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_tfrsi&apos;">A2_tfrsi</span>), (Left ? LoR : HiR))</td></tr>
<tr><th id="897">897</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td>}</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitAslOrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitAslOr' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::splitAslOr(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitAslOrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitAslOr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="245MI" title='MI' data-type='llvm::MachineInstr *' data-ref="245MI">MI</dfn>,</td></tr>
<tr><th id="902">902</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col6 decl" id="246PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="246PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="903">903</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="247Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="247Op0">Op0</dfn> = <a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="906">906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="248Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="248Op1">Op1</dfn> = <a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="907">907</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="249Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="249Op2">Op2</dfn> = <a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="908">908</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="250Op3" title='Op3' data-type='llvm::MachineOperand &amp;' data-ref="250Op3">Op3</dfn> = <a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="909">909</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isReg() &amp;&amp; Op1.isReg() &amp;&amp; Op2.isReg() &amp;&amp; Op3.isImm()) ? void (0) : __assert_fail (&quot;Op0.isReg() &amp;&amp; Op1.isReg() &amp;&amp; Op2.isReg() &amp;&amp; Op3.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 909, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#247Op0" title='Op0' data-ref="247Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#248Op1" title='Op1' data-ref="248Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#249Op2" title='Op2' data-ref="249Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#250Op3" title='Op3' data-ref="250Op3">Op3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="910">910</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="251Sh64" title='Sh64' data-type='int64_t' data-ref="251Sh64">Sh64</dfn> = <a class="local col0 ref" href="#250Op3" title='Op3' data-ref="250Op3">Op3</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="911">911</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sh64 &gt;= 0 &amp;&amp; Sh64 &lt; 64) ? void (0) : __assert_fail (&quot;Sh64 &gt;= 0 &amp;&amp; Sh64 &lt; 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 911, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#251Sh64" title='Sh64' data-ref="251Sh64">Sh64</a> &gt;= <var>0</var> &amp;&amp; <a class="local col1 ref" href="#251Sh64" title='Sh64' data-ref="251Sh64">Sh64</a> &lt; <var>64</var>);</td></tr>
<tr><th id="912">912</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="252S" title='S' data-type='unsigned int' data-ref="252S">S</dfn> = <a class="local col1 ref" href="#251Sh64" title='Sh64' data-ref="251Sh64">Sh64</a>;</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col3 decl" id="253F" title='F' data-type='UUPairMap::const_iterator' data-ref="253F">F</dfn> = <a class="local col6 ref" href="#246PairMap" title='PairMap' data-ref="246PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#247Op0" title='Op0' data-ref="247Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="915">915</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != PairMap.end()) ? void (0) : __assert_fail (&quot;F != PairMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 915, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#253F" title='F' data-ref="253F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col6 ref" href="#246PairMap" title='PairMap' data-ref="246PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>());</td></tr>
<tr><th id="916">916</th><td>  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col4 decl" id="254P" title='P' data-type='const UUPair &amp;' data-ref="254P">P</dfn> = <a class="local col3 ref" href="#253F" title='F' data-ref="253F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="917">917</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="255LoR" title='LoR' data-type='unsigned int' data-ref="255LoR">LoR</dfn> = <a class="local col4 ref" href="#254P" title='P' data-ref="254P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="918">918</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="256HiR" title='HiR' data-type='unsigned int' data-ref="256HiR">HiR</dfn> = <a class="local col4 ref" href="#254P" title='P' data-ref="254P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="257B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="257B">B</dfn> = *<a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="921">921</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="258DL" title='DL' data-type='llvm::DebugLoc' data-ref="258DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#245MI" title='MI' data-ref="245MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="922">922</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="259RS1" title='RS1' data-type='unsigned int' data-ref="259RS1">RS1</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col8 ref" href="#248Op1" title='Op1' data-ref="248Op1">Op1</a>);</td></tr>
<tr><th id="923">923</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260RS2" title='RS2' data-type='unsigned int' data-ref="260RS2">RS2</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col9 ref" href="#249Op2" title='Op2' data-ref="249Op2">Op2</a>);</td></tr>
<tr><th id="924">924</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="261IntRC" title='IntRC' data-type='const llvm::TargetRegisterClass *' data-ref="261IntRC">IntRC</dfn> = &amp;<span class='error' title="use of undeclared identifier &apos;IntRegsRegClass&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="262LoSR" title='LoSR' data-type='unsigned int' data-ref="262LoSR">LoSR</dfn> = <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>;</td></tr>
<tr><th id="927">927</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="263HiSR" title='HiSR' data-type='unsigned int' data-ref="263HiSR">HiSR</dfn> = <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <i>// Op0 = S2_asl_i_p_or Op1, Op2, Op3</i></td></tr>
<tr><th id="930">930</th><td><i>  // means:  Op0 = or (Op1, asl(Op2, Op3))</i></td></tr>
<tr><th id="931">931</th><td><i></i></td></tr>
<tr><th id="932">932</th><td><i>  // Expansion of</i></td></tr>
<tr><th id="933">933</th><td><i>  //   DR = or (R1, asl(R2, #s))</i></td></tr>
<tr><th id="934">934</th><td><i>  //</i></td></tr>
<tr><th id="935">935</th><td><i>  //   LoR  = or (R1.lo, asl(R2.lo, #s))</i></td></tr>
<tr><th id="936">936</th><td><i>  //   Tmp1 = extractu R2.lo, #s, #32-s</i></td></tr>
<tr><th id="937">937</th><td><i>  //   Tmp2 = or R1.hi, Tmp1</i></td></tr>
<tr><th id="938">938</th><td><i>  //   HiR  = or (Tmp2, asl(R2.hi, #s))</i></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> == <var>0</var>) {</td></tr>
<tr><th id="941">941</th><td>    <i>// DR  = or (R1, asl(R2, #0))</i></td></tr>
<tr><th id="942">942</th><td><i>    //    -&gt; or (R1, R2)</i></td></tr>
<tr><th id="943">943</th><td><i>    // i.e. LoR = or R1.lo, R2.lo</i></td></tr>
<tr><th id="944">944</th><td><i>    //      HiR = or R1.hi, R2.hi</i></td></tr>
<tr><th id="945">945</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>), LoR)</td></tr>
<tr><th id="946">946</th><td>      .addReg(Op1.getReg(), RS1 &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="947">947</th><td>      .addReg(Op2.getReg(), RS2 &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="948">948</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>), HiR)</td></tr>
<tr><th id="949">949</th><td>      .addReg(Op1.getReg(), RS1, HiSR)</td></tr>
<tr><th id="950">950</th><td>      .addReg(Op2.getReg(), RS2, HiSR);</td></tr>
<tr><th id="951">951</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="952">952</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>), LoR)</td></tr>
<tr><th id="953">953</th><td>      .addReg(Op1.getReg(), RS1 &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="954">954</th><td>      .addReg(Op2.getReg(), RS2 &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="955">955</th><td>      .addImm(S);</td></tr>
<tr><th id="956">956</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264TmpR1" title='TmpR1' data-type='unsigned int' data-ref="264TmpR1">TmpR1</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#261IntRC" title='IntRC' data-ref="261IntRC">IntRC</a>);</td></tr>
<tr><th id="957">957</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_extractu&apos;">S2_extractu</span>), TmpR1)</td></tr>
<tr><th id="958">958</th><td>      .addReg(Op2.getReg(), RS2 &amp; ~RegState::Kill, LoSR)</td></tr>
<tr><th id="959">959</th><td>      .addImm(S)</td></tr>
<tr><th id="960">960</th><td>      .addImm(<var>32</var>-S);</td></tr>
<tr><th id="961">961</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="265TmpR2" title='TmpR2' data-type='unsigned int' data-ref="265TmpR2">TmpR2</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#261IntRC" title='IntRC' data-ref="261IntRC">IntRC</a>);</td></tr>
<tr><th id="962">962</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>), TmpR2)</td></tr>
<tr><th id="963">963</th><td>      .addReg(Op1.getReg(), RS1, HiSR)</td></tr>
<tr><th id="964">964</th><td>      .addReg(TmpR1);</td></tr>
<tr><th id="965">965</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>), HiR)</td></tr>
<tr><th id="966">966</th><td>      .addReg(TmpR2)</td></tr>
<tr><th id="967">967</th><td>      .addReg(Op2.getReg(), RS2, HiSR)</td></tr>
<tr><th id="968">968</th><td>      .addImm(S);</td></tr>
<tr><th id="969">969</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> == <var>32</var>) {</td></tr>
<tr><th id="970">970</th><td>    <i>// DR  = or (R1, asl(R2, #32))</i></td></tr>
<tr><th id="971">971</th><td><i>    //    -&gt; or R1, R2.lo</i></td></tr>
<tr><th id="972">972</th><td><i>    // LoR = R1.lo</i></td></tr>
<tr><th id="973">973</th><td><i>    // HiR = or R1.hi, R2.lo</i></td></tr>
<tr><th id="974">974</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), LoR)</td></tr>
<tr><th id="975">975</th><td>      .addReg(Op1.getReg(), RS1 &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="976">976</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>), HiR)</td></tr>
<tr><th id="977">977</th><td>      .addReg(Op1.getReg(), RS1, HiSR)</td></tr>
<tr><th id="978">978</th><td>      .addReg(Op2.getReg(), RS2, LoSR);</td></tr>
<tr><th id="979">979</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="980">980</th><td>    <i>// DR  = or (R1, asl(R2, #s))</i></td></tr>
<tr><th id="981">981</th><td><i>    //</i></td></tr>
<tr><th id="982">982</th><td><i>    // LoR = R1:lo</i></td></tr>
<tr><th id="983">983</th><td><i>    // HiR = or (R1:hi, asl(R2:lo, #s-32))</i></td></tr>
<tr><th id="984">984</th><td>    <a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> -= <var>32</var>;</td></tr>
<tr><th id="985">985</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), LoR)</td></tr>
<tr><th id="986">986</th><td>      .addReg(Op1.getReg(), RS1 &amp; ~RegState::Kill, LoSR);</td></tr>
<tr><th id="987">987</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>), HiR)</td></tr>
<tr><th id="988">988</th><td>      .addReg(Op1.getReg(), RS1, HiSR)</td></tr>
<tr><th id="989">989</th><td>      .addReg(Op2.getReg(), RS2, LoSR)</td></tr>
<tr><th id="990">990</th><td>      .addImm(S);</td></tr>
<tr><th id="991">991</th><td>  }</td></tr>
<tr><th id="992">992</th><td>}</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitInstr' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::splitInstr(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="266MI" title='MI' data-type='llvm::MachineInstr *' data-ref="266MI">MI</dfn>,</td></tr>
<tr><th id="995">995</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col7 decl" id="267PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="267PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="996">996</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Splitting: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splitting: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>);</td></tr>
<tr><th id="999">999</th><td>  <em>bool</em> <dfn class="local col8 decl" id="268Split" title='Split' data-type='bool' data-ref="268Split">Split</dfn> = <b>false</b>;</td></tr>
<tr><th id="1000">1000</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="269Opc" title='Opc' data-type='unsigned int' data-ref="269Opc">Opc</dfn> = <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>switch</b> (<a class="local col9 ref" href="#269Opc" title='Opc' data-ref="269Opc">Opc</a>) {</td></tr>
<tr><th id="1003">1003</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="1004">1004</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="1005">1005</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="270DstR" title='DstR' data-type='unsigned int' data-ref="270DstR">DstR</dfn> = <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1006">1006</th><td>      <b>if</b> (MRI-&gt;getRegClass(DstR) == DoubleRC) {</td></tr>
<tr><th id="1007">1007</th><td>        createHalfInstr(Opc, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>);</td></tr>
<tr><th id="1008">1008</th><td>        createHalfInstr(Opc, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>);</td></tr>
<tr><th id="1009">1009</th><td>        <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td>      }</td></tr>
<tr><th id="1011">1011</th><td>      <b>break</b>;</td></tr>
<tr><th id="1012">1012</th><td>    }</td></tr>
<tr><th id="1013">1013</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_andp&apos;">A2_andp</span>:</td></tr>
<tr><th id="1014">1014</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_and&apos;">A2_and</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>);</td></tr>
<tr><th id="1015">1015</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_and&apos;">A2_and</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>);</td></tr>
<tr><th id="1016">1016</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1017">1017</th><td>      <b>break</b>;</td></tr>
<tr><th id="1018">1018</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_orp&apos;">A2_orp</span>:</td></tr>
<tr><th id="1019">1019</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>);</td></tr>
<tr><th id="1020">1020</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>);</td></tr>
<tr><th id="1021">1021</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1022">1022</th><td>      <b>break</b>;</td></tr>
<tr><th id="1023">1023</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_xorp&apos;">A2_xorp</span>:</td></tr>
<tr><th id="1024">1024</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_xor&apos;">A2_xor</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_lo&apos;">isub_lo</span>);</td></tr>
<tr><th id="1025">1025</th><td>      createHalfInstr(<span class='error' title="use of undeclared identifier &apos;A2_xor&apos;">A2_xor</span>, MI, PairMap, <span class='error' title="use of undeclared identifier &apos;isub_hi&apos;">isub_hi</span>);</td></tr>
<tr><th id="1026">1026</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1027">1027</th><td>      <b>break</b>;</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_io&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="1030">1030</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_pi&apos;">L2_loadrd_pi</span>:</td></tr>
<tr><th id="1031">1031</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerd_io&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="1032">1032</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_storerd_pi&apos;">S2_storerd_pi</span>:</td></tr>
<tr><th id="1033">1033</th><td>      splitMemRef(MI, PairMap);</td></tr>
<tr><th id="1034">1034</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1035">1035</th><td>      <b>break</b>;</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_tfrpi&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="1038">1038</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;CONST64&apos;">CONST64</span>:</td></tr>
<tr><th id="1039">1039</th><td>      splitImmediate(MI, PairMap);</td></tr>
<tr><th id="1040">1040</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1041">1041</th><td>      <b>break</b>;</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combineii&apos;">A2_combineii</span>:</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineir&apos;">A4_combineir</span>:</td></tr>
<tr><th id="1045">1045</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineii&apos;">A4_combineii</span>:</td></tr>
<tr><th id="1046">1046</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineri&apos;">A4_combineri</span>:</td></tr>
<tr><th id="1047">1047</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combinew&apos;">A2_combinew</span>:</td></tr>
<tr><th id="1048">1048</th><td>      splitCombine(MI, PairMap);</td></tr>
<tr><th id="1049">1049</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1050">1050</th><td>      <b>break</b>;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxtw&apos;">A2_sxtw</span>:</td></tr>
<tr><th id="1053">1053</th><td>      splitExt(MI, PairMap);</td></tr>
<tr><th id="1054">1054</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1055">1055</th><td>      <b>break</b>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="1058">1058</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="1059">1059</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="1060">1060</th><td>      splitShift(MI, PairMap);</td></tr>
<tr><th id="1061">1061</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1062">1062</th><td>      <b>break</b>;</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_or&apos;">S2_asl_i_p_or</span>:</td></tr>
<tr><th id="1065">1065</th><td>      splitAslOr(MI, PairMap);</td></tr>
<tr><th id="1066">1066</th><td>      <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a> = <b>true</b>;</td></tr>
<tr><th id="1067">1067</th><td>      <b>break</b>;</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>    <b>default</b>:</td></tr>
<tr><th id="1070">1070</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Instruction not splitable&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp&quot;, 1070)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Instruction not splitable"</q>);</td></tr>
<tr><th id="1071">1071</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1072">1072</th><td>  }</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <b>return</b> <a class="local col8 ref" href="#268Split" title='Split' data-ref="268Split">Split</a>;</td></tr>
<tr><th id="1075">1075</th><td>}</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::replaceSubregUses' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::replaceSubregUses(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">replaceSubregUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="271MI" title='MI' data-type='llvm::MachineInstr *' data-ref="271MI">MI</dfn>,</td></tr>
<tr><th id="1078">1078</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col2 decl" id="272PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="272PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="1079">1079</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="273Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="273Op">Op</dfn> : <a class="local col1 ref" href="#271MI" title='MI' data-ref="271MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (!<a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="1081">1081</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1082">1082</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="274R" title='R' data-type='unsigned int' data-ref="274R">R</dfn> = <a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1083">1083</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col5 decl" id="275F" title='F' data-type='UUPairMap::const_iterator' data-ref="275F">F</dfn> = <a class="local col2 ref" href="#272PairMap" title='PairMap' data-ref="272PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#274R" title='R' data-ref="274R">R</a>);</td></tr>
<tr><th id="1084">1084</th><td>    <b>if</b> (<a class="local col5 ref" href="#275F" title='F' data-ref="275F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col2 ref" href="#272PairMap" title='PairMap' data-ref="272PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="1085">1085</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1086">1086</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col6 decl" id="276P" title='P' data-type='const UUPair &amp;' data-ref="276P">P</dfn> = <a class="local col5 ref" href="#275F" title='F' data-ref="275F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1087">1087</th><td>    <b>switch</b> (<a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="1088">1088</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>:</td></tr>
<tr><th id="1089">1089</th><td>        Op.setReg(P.first);</td></tr>
<tr><th id="1090">1090</th><td>        <b>break</b>;</td></tr>
<tr><th id="1091">1091</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>:</td></tr>
<tr><th id="1092">1092</th><td>        Op.setReg(P.second);</td></tr>
<tr><th id="1093">1093</th><td>        <b>break</b>;</td></tr>
<tr><th id="1094">1094</th><td>    }</td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col3 ref" href="#273Op" title='Op' data-ref="273Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1096">1096</th><td>  }</td></tr>
<tr><th id="1097">1097</th><td>}</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collapseRegPairs' data-type='void (anonymous namespace)::HexagonSplitDoubleRegs::collapseRegPairs(llvm::MachineInstr * MI, const UUPairMap &amp; PairMap)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">collapseRegPairs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="277MI" title='MI' data-type='llvm::MachineInstr *' data-ref="277MI">MI</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> &amp;<dfn class="local col8 decl" id="278PairMap" title='PairMap' data-type='const UUPairMap &amp;' data-ref="278PairMap">PairMap</dfn>) {</td></tr>
<tr><th id="1101">1101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="279B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="279B">B</dfn> = *<a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1102">1102</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="280DL" title='DL' data-type='llvm::DebugLoc' data-ref="280DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="281Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="281Op">Op</dfn> : <a class="local col7 ref" href="#277MI" title='MI' data-ref="277MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1105">1105</th><td>    <b>if</b> (!<a class="local col1 ref" href="#281Op" title='Op' data-ref="281Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#281Op" title='Op' data-ref="281Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1106">1106</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1107">1107</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282R" title='R' data-type='unsigned int' data-ref="282R">R</dfn> = <a class="local col1 ref" href="#281Op" title='Op' data-ref="281Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#282R" title='R' data-ref="282R">R</a>))</td></tr>
<tr><th id="1109">1109</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1110">1110</th><td>    <b>if</b> (MRI-&gt;getRegClass(R) != DoubleRC || Op.getSubReg())</td></tr>
<tr><th id="1111">1111</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1112">1112</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984" title='std::map&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,std::pair{unsignedint,unsignedint},std::less{unsignedint},std::allocator{std::pair{constunsignedint,std::pair{unsignedint,unsigne3503984">const_iterator</a> <dfn class="local col3 decl" id="283F" title='F' data-type='UUPairMap::const_iterator' data-ref="283F">F</dfn> = <a class="local col8 ref" href="#278PairMap" title='PairMap' data-ref="278PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col2 ref" href="#282R" title='R' data-ref="282R">R</a>);</td></tr>
<tr><th id="1113">1113</th><td>    <b>if</b> (<a class="local col3 ref" href="#283F" title='F' data-ref="283F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col8 ref" href="#278PairMap" title='PairMap' data-ref="278PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="1114">1114</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1115">1115</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a> &amp;<dfn class="local col4 decl" id="284Pr" title='Pr' data-type='const UUPair &amp;' data-ref="284Pr">Pr</dfn> = <a class="local col3 ref" href="#283F" title='F' data-ref="283F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1116">1116</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="285NewDR" title='NewDR' data-type='unsigned int' data-ref="285NewDR">NewDR</dfn> = MRI-&gt;createVirtualRegister(DoubleRC);</td></tr>
<tr><th id="1117">1117</th><td>    BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::REG_SEQUENCE), NewDR)</td></tr>
<tr><th id="1118">1118</th><td>      .addReg(Pr.first)</td></tr>
<tr><th id="1119">1119</th><td>      .addImm(Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>)</td></tr>
<tr><th id="1120">1120</th><td>      .addReg(Pr.second)</td></tr>
<tr><th id="1121">1121</th><td>      .addImm(Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="1122">1122</th><td>    <a class="local col1 ref" href="#281Op" title='Op' data-ref="281Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#285NewDR" title='NewDR' data-ref="285NewDR">NewDR</a>);</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td>}</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitPartition' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::splitPartition(const USet &amp; Part)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE">splitPartition</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col6 decl" id="286Part" title='Part' data-type='const USet &amp;' data-ref="286Part">Part</dfn>) {</td></tr>
<tr><th id="1127">1127</th><td>  <b>using</b> <dfn class="local col7 typedef" id="287MISet" title='MISet' data-type='std::set&lt;MachineInstr *&gt;' data-ref="287MISet">MISet</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="288IntRC" title='IntRC' data-type='const llvm::TargetRegisterClass *' data-ref="288IntRC">IntRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="1130">1130</th><td>  <em>bool</em> <dfn class="local col9 decl" id="289Changed" title='Changed' data-type='bool' data-ref="289Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Splitting partition: &quot;; dump_partition(dbgs(), Part, *TRI); dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splitting partition: "</q>;</td></tr>
<tr><th id="1133">1133</th><td>             dump_partition(dbgs(), Part, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPairMap' data-type='std::map&lt;unsigned int, UUPair&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPairMap">UUPairMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col0 decl" id="290PairMap" title='PairMap' data-type='UUPairMap' data-ref="290PairMap">PairMap</dfn>;</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <a class="local col7 typedef" href="#287MISet" title='MISet' data-type='std::set&lt;MachineInstr *&gt;' data-ref="287MISet">MISet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col1 decl" id="291SplitIns" title='SplitIns' data-type='MISet' data-ref="291SplitIns">SplitIns</dfn>;</td></tr>
<tr><th id="1138">1138</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="292DR" title='DR' data-type='unsigned int' data-ref="292DR">DR</dfn> : <a class="local col6 ref" href="#286Part" title='Part' data-ref="286Part">Part</a>) {</td></tr>
<tr><th id="1139">1139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="293DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="293DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#292DR" title='DR' data-ref="292DR">DR</a>);</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col1 ref" href="#291SplitIns" title='SplitIns' data-ref="291SplitIns">SplitIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col3 ref" href="#293DefI" title='DefI' data-ref="293DefI">DefI</a>);</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>    <i>// Collect all instructions, including fixed ones.  We won't split them,</i></td></tr>
<tr><th id="1143">1143</th><td><i>    // but we need to visit them again to insert the REG_SEQUENCE instructions.</i></td></tr>
<tr><th id="1144">1144</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="294U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="294U">U</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col2 ref" href="#292DR" title='DR' data-ref="292DR">DR</a>), <dfn class="local col5 decl" id="295W" title='W' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="295W">W</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="1145">1145</th><td>         <a class="local col4 ref" href="#294U" title='U' data-ref="294U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#295W" title='W' data-ref="295W">W</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col4 ref" href="#294U" title='U' data-ref="294U">U</a>)</td></tr>
<tr><th id="1146">1146</th><td>      <a class="local col1 ref" href="#291SplitIns" title='SplitIns' data-ref="291SplitIns">SplitIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col4 ref" href="#294U" title='U' data-ref="294U">U</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="296LoR" title='LoR' data-type='unsigned int' data-ref="296LoR">LoR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#288IntRC" title='IntRC' data-ref="288IntRC">IntRC</a>);</td></tr>
<tr><th id="1149">1149</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="297HiR" title='HiR' data-type='unsigned int' data-ref="297HiR">HiR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#288IntRC" title='IntRC' data-ref="288IntRC">IntRC</a>);</td></tr>
<tr><th id="1150">1150</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Created mapping: &quot; &lt;&lt; printReg(DR, TRI) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printReg(HiR, TRI) &lt;&lt; &apos;:&apos; &lt;&lt; printReg(LoR, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Created mapping: "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(DR, TRI) &lt;&lt; <q>" -&gt; "</q></td></tr>
<tr><th id="1151">1151</th><td>                      &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(HiR, TRI) &lt;&lt; <kbd>':'</kbd> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(LoR, TRI)</td></tr>
<tr><th id="1152">1152</th><td>                      &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1153">1153</th><td>    <a class="local col0 ref" href="#290PairMap" title='PairMap' data-ref="290PairMap">PairMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#292DR" title='DR' data-ref="292DR">DR</a></span>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUPair">UUPair</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col6 ref" href="#296LoR" title='LoR' data-ref="296LoR">LoR</a>, <a class="local col7 ref" href="#297HiR" title='HiR' data-ref="297HiR">HiR</a>)));</td></tr>
<tr><th id="1154">1154</th><td>  }</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <a class="local col7 typedef" href="#287MISet" title='MISet' data-type='std::set&lt;MachineInstr *&gt;' data-ref="287MISet">MISet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col8 decl" id="298Erase" title='Erase' data-type='MISet' data-ref="298Erase">Erase</dfn>;</td></tr>
<tr><th id="1157">1157</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="299MI" title='MI' data-type='llvm::MachineInstr *' data-ref="299MI">MI</dfn> : <a class="local col1 ref" href="#291SplitIns" title='SplitIns' data-ref="291SplitIns">SplitIns</a>) {</td></tr>
<tr><th id="1158">1158</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isFixedInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE">isFixedInstr</a>(<a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI">MI</a>)) {</td></tr>
<tr><th id="1159">1159</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collapseRegPairs' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs16collapseRegPairsEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">collapseRegPairs</a>(<a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI">MI</a>, <a class="local col0 ref" href="#290PairMap" title='PairMap' data-ref="290PairMap">PairMap</a>);</td></tr>
<tr><th id="1160">1160</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1161">1161</th><td>      <em>bool</em> <dfn class="local col0 decl" id="300Done" title='Done' data-type='bool' data-ref="300Done">Done</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">splitInstr</a>(<a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI">MI</a>, <a class="local col0 ref" href="#290PairMap" title='PairMap' data-ref="290PairMap">PairMap</a>);</td></tr>
<tr><th id="1162">1162</th><td>      <b>if</b> (<a class="local col0 ref" href="#300Done" title='Done' data-ref="300Done">Done</a>)</td></tr>
<tr><th id="1163">1163</th><td>        <a class="local col8 ref" href="#298Erase" title='Erase' data-ref="298Erase">Erase</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI">MI</a>);</td></tr>
<tr><th id="1164">1164</th><td>      <a class="local col9 ref" href="#289Changed" title='Changed' data-ref="289Changed">Changed</a> |= <a class="local col0 ref" href="#300Done" title='Done' data-ref="300Done">Done</a>;</td></tr>
<tr><th id="1165">1165</th><td>    }</td></tr>
<tr><th id="1166">1166</th><td>  }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="301DR" title='DR' data-type='unsigned int' data-ref="301DR">DR</dfn> : <a class="local col6 ref" href="#286Part" title='Part' data-ref="286Part">Part</a>) {</td></tr>
<tr><th id="1169">1169</th><td>    <i>// Before erasing "double" instructions, revisit all uses of the double</i></td></tr>
<tr><th id="1170">1170</th><td><i>    // registers in this partition, and replace all uses of them with subre-</i></td></tr>
<tr><th id="1171">1171</th><td><i>    // gisters, with the corresponding single registers.</i></td></tr>
<tr><th id="1172">1172</th><td>    <a class="local col7 typedef" href="#287MISet" title='MISet' data-type='std::set&lt;MachineInstr *&gt;' data-ref="287MISet">MISet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col2 decl" id="302Uses" title='Uses' data-type='MISet' data-ref="302Uses">Uses</dfn>;</td></tr>
<tr><th id="1173">1173</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="303U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="303U">U</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col1 ref" href="#301DR" title='DR' data-ref="301DR">DR</a>), <dfn class="local col4 decl" id="304W" title='W' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="304W">W</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="1174">1174</th><td>         <a class="local col3 ref" href="#303U" title='U' data-ref="303U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col4 ref" href="#304W" title='W' data-ref="304W">W</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col3 ref" href="#303U" title='U' data-ref="303U">U</a>)</td></tr>
<tr><th id="1175">1175</th><td>      <a class="local col2 ref" href="#302Uses" title='Uses' data-ref="302Uses">Uses</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col3 ref" href="#303U" title='U' data-ref="303U">U</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="1176">1176</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="305M" title='M' data-type='llvm::MachineInstr *' data-ref="305M">M</dfn> : <a class="local col2 ref" href="#302Uses" title='Uses' data-ref="302Uses">Uses</a>)</td></tr>
<tr><th id="1177">1177</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::replaceSubregUses' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs17replaceSubregUsesEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE">replaceSubregUses</a>(<a class="local col5 ref" href="#305M" title='M' data-ref="305M">M</a>, <a class="local col0 ref" href="#290PairMap" title='PairMap' data-ref="290PairMap">PairMap</a>);</td></tr>
<tr><th id="1178">1178</th><td>  }</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="306MI" title='MI' data-type='llvm::MachineInstr *' data-ref="306MI">MI</dfn> : <a class="local col8 ref" href="#298Erase" title='Erase' data-ref="298Erase">Erase</a>) {</td></tr>
<tr><th id="1181">1181</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="307B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="307B">B</dfn> = <a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1182">1182</th><td>    <a class="local col7 ref" href="#307B" title='B' data-ref="307B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>);</td></tr>
<tr><th id="1183">1183</th><td>  }</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <b>return</b> <a class="local col9 ref" href="#289Changed" title='Changed' data-ref="289Changed">Changed</a>;</td></tr>
<tr><th id="1186">1186</th><td>}</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonSplitDoubleRegs::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonSplitDoubleRegs::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="308MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="308MF">MF</dfn>) {</td></tr>
<tr><th id="1189">1189</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Splitting double registers in function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splitting double registers in function: "</q></td></tr>
<tr><th id="1193">1193</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="309ST" title='ST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="309ST">ST</dfn> = <a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="1196">1196</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::TRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TRI">TRI</a> = <a class="local col9 ref" href="#309ST" title='ST' data-ref="309ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1197">1197</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::TII" title='(anonymous namespace)::HexagonSplitDoubleRegs::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::TII">TII</a> = <a class="local col9 ref" href="#309ST" title='ST' data-ref="309ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1198">1198</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MRI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#308MF" title='MF' data-ref="308MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1199">1199</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::MLI" title='(anonymous namespace)::HexagonSplitDoubleRegs::MLI' data-use='w' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::MLI">MLI</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col0 decl" id="310P2Rs" title='P2Rs' data-type='UUSetMap' data-ref="310P2Rs">P2Rs</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::LoopRegMap' data-type='std::map&lt;const MachineLoop *, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::LoopRegMap">LoopRegMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col1 decl" id="311IRM" title='IRM' data-type='LoopRegMap' data-ref="311IRM">IRM</dfn>;</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::collectIndRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14collectIndRegsERSt3mapIPKN4llvm11MachineLoopESt3setIjSt4lessIjESaIjEES7_IS5_ESaISt4pairIKS5_SA_EEE">collectIndRegs</a>(<span class='refarg'><a class="local col1 ref" href="#311IRM" title='IRM' data-ref="311IRM">IRM</a></span>);</td></tr>
<tr><th id="1205">1205</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::partitionRegisters' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE">partitionRegisters</a>(<span class='refarg'><a class="local col0 ref" href="#310P2Rs" title='P2Rs' data-ref="310P2Rs">P2Rs</a></span>);</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { { dbgs() &lt;&lt; &quot;Register partitioning: (partition #0 is fixed)\n&quot;; for (UUSetMap::iterator I = P2Rs.begin(), E = P2Rs.end(); I != E; ++I) { dbgs() &lt;&lt; &apos;#&apos; &lt;&lt; I-&gt;first &lt;&lt; &quot; -&gt; &quot;; dump_partition(dbgs(), I-&gt;second, *TRI); dbgs() &lt;&lt; &apos;\n&apos;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1208">1208</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Register partitioning: (partition #0 is fixed)\n"</q>;</td></tr>
<tr><th id="1209">1209</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},std::less{unsignedint},std::allocator{std::pair{constuns15349159" title='std::map&lt;unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},std::less{unsignedint},std::allocator{std::pair{constuns15349159">iterator</a> <dfn class="local col2 decl" id="312I" title='I' data-type='UUSetMap::iterator' data-ref="312I">I</dfn> = <a class="local col0 ref" href="#310P2Rs" title='P2Rs' data-ref="310P2Rs">P2Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col3 decl" id="313E" title='E' data-type='UUSetMap::iterator' data-ref="313E">E</dfn> = <a class="local col0 ref" href="#310P2Rs" title='P2Rs' data-ref="310P2Rs">P2Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col2 ref" href="#1207" title='I' data-ref="312I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col3 ref" href="#1207" title='E' data-ref="313E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col2 ref" href="#1207" title='I' data-ref="312I">I</a>) {</td></tr>
<tr><th id="1210">1210</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'#'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#1207" title='I' data-ref="312I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q>;</td></tr>
<tr><th id="1211">1211</th><td>      dump_partition(dbgs(), I-&gt;second, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1212">1212</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1213">1213</th><td>    }</td></tr>
<tr><th id="1214">1214</th><td>  });</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <em>bool</em> <dfn class="local col4 decl" id="314Changed" title='Changed' data-type='bool' data-ref="314Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1217">1217</th><td>  <em>int</em> <dfn class="local col5 decl" id="315Limit" title='Limit' data-type='int' data-ref="315Limit">Limit</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxHSDR" title='MaxHSDR' data-use='m' data-ref="MaxHSDR">MaxHSDR</a>;</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap" title='(anonymous namespace)::HexagonSplitDoubleRegs::UUSetMap' data-type='std::map&lt;unsigned int, USet&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::UUSetMap">UUSetMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},std::less{unsignedint},std::allocator{std::pair{constuns15349159" title='std::map&lt;unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},std::less{unsignedint},std::allocator{std::pair{constuns15349159">iterator</a> <dfn class="local col6 decl" id="316I" title='I' data-type='UUSetMap::iterator' data-ref="316I">I</dfn> = <a class="local col0 ref" href="#310P2Rs" title='P2Rs' data-ref="310P2Rs">P2Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col7 decl" id="317E" title='E' data-type='UUSetMap::iterator' data-ref="317E">E</dfn> = <a class="local col0 ref" href="#310P2Rs" title='P2Rs' data-ref="310P2Rs">P2Rs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col7 ref" href="#317E" title='E' data-ref="317E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a>) {</td></tr>
<tr><th id="1220">1220</th><td>    <b>if</b> (<a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> == <var>0</var>)</td></tr>
<tr><th id="1221">1221</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1222">1222</th><td>    <b>if</b> (<a class="local col5 ref" href="#315Limit" title='Limit' data-ref="315Limit">Limit</a> &gt;= <var>0</var> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::Counter" title='(anonymous namespace)::HexagonSplitDoubleRegs::Counter' data-use='r' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter">Counter</a> &gt;= <a class="local col5 ref" href="#315Limit" title='Limit' data-ref="315Limit">Limit</a>)</td></tr>
<tr><th id="1223">1223</th><td>      <b>break</b>;</td></tr>
<tr><th id="1224">1224</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::USet" title='(anonymous namespace)::HexagonSplitDoubleRegs::USet' data-type='std::set&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::USet">USet</a> &amp;<dfn class="local col8 decl" id="318Part" title='Part' data-type='USet &amp;' data-ref="318Part">Part</dfn> = <a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1225">1225</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hsdr&quot;)) { dbgs() &lt;&lt; &quot;Calculating profit for partition #&quot; &lt;&lt; I-&gt;first &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Calculating profit for partition #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#316I" title='I' data-ref="316I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a></td></tr>
<tr><th id="1226">1226</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1227">1227</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::isProfitable' data-use='c' data-ref="_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE">isProfitable</a>(<a class="local col8 ref" href="#318Part" title='Part' data-ref="318Part">Part</a>, <span class='refarg'><a class="local col1 ref" href="#311IRM" title='IRM' data-ref="311IRM">IRM</a></span>))</td></tr>
<tr><th id="1228">1228</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1229">1229</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonSplitDoubleRegs::Counter" title='(anonymous namespace)::HexagonSplitDoubleRegs::Counter' data-use='w' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs::Counter">Counter</a>++;</td></tr>
<tr><th id="1230">1230</th><td>    <a class="local col4 ref" href="#314Changed" title='Changed' data-ref="314Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE" title='(anonymous namespace)::HexagonSplitDoubleRegs::splitPartition' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE">splitPartition</a>(<a class="local col8 ref" href="#318Part" title='Part' data-ref="318Part">Part</a>);</td></tr>
<tr><th id="1231">1231</th><td>  }</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <b>return</b> <a class="local col4 ref" href="#314Changed" title='Changed' data-ref="314Changed">Changed</a>;</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createHexagonSplitDoubleRegsEv" title='llvm::createHexagonSplitDoubleRegs' data-ref="_ZN4llvm28createHexagonSplitDoubleRegsEv">createHexagonSplitDoubleRegs</dfn>() {</td></tr>
<tr><th id="1237">1237</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonSplitDoubleRegs" title='(anonymous namespace)::HexagonSplitDoubleRegs' data-ref="(anonymousnamespace)::HexagonSplitDoubleRegs">HexagonSplitDoubleRegs</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122HexagonSplitDoubleRegsC1Ev" title='(anonymous namespace)::HexagonSplitDoubleRegs::HexagonSplitDoubleRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_122HexagonSplitDoubleRegsC1Ev">(</a>);</td></tr>
<tr><th id="1238">1238</th><td>}</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
