
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 332.258 ; gain = 100.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 384.668 ; gain = 152.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 384.668 ; gain = 152.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 775.340 ; gain = 0.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 775.340 ; gain = 543.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 775.340 ; gain = 543.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 775.340 ; gain = 543.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "curr_riga" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "N_COLONNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "N_RIGHE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SOGLIA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "altezza" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "area" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 775.340 ; gain = 543.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 4     
	  22 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  22 Input      1 Bit        Muxes := 19    
	  23 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 4     
	  22 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  22 Input      1 Bit        Muxes := 19    
	  23 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "curr_riga" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "area" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "altezza" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:132]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element area_int_reg was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element lunghezza_reg was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element altezza_reg was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP DIM1, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: Generating DSP DIM1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: Generating DSP DIM1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP DIM1.
DSP Report: register A is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: Generating DSP DIM1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: operator DIM1 is absorbed into DSP DIM1.
DSP Report: Generating DSP area_int0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP area_int0.
DSP Report: register A is absorbed into DSP area_int0.
DSP Report: operator area_int0 is absorbed into DSP area_int0.
DSP Report: operator area_int0 is absorbed into DSP area_int0.
DSP Report: Generating DSP area_int_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP area_int_reg.
DSP Report: register A is absorbed into DSP area_int_reg.
DSP Report: register area_int_reg is absorbed into DSP area_int_reg.
DSP Report: operator area_int0 is absorbed into DSP area_int_reg.
DSP Report: operator area_int0 is absorbed into DSP area_int_reg.
DSP Report: Generating DSP area_int0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP area_int0.
DSP Report: register A is absorbed into DSP area_int0.
DSP Report: operator area_int0 is absorbed into DSP area_int0.
DSP Report: operator area_int0 is absorbed into DSP area_int0.
DSP Report: Generating DSP area_int_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP area_int_reg.
DSP Report: register A is absorbed into DSP area_int_reg.
DSP Report: register area_int_reg is absorbed into DSP area_int_reg.
DSP Report: operator area_int0 is absorbed into DSP area_int_reg.
DSP Report: operator area_int0 is absorbed into DSP area_int_reg.
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[8]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[9]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[10]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[11]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[12]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[13]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[14]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[15]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[16]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[17]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[18]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[19]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[20]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[21]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[22]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[23]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[24]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[25]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[26]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[27]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[28]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[29]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixel_corrente_reg[30]' (FDE) to 'pixel_corrente_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_corrente_reg[31] )
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[8]' (FDE) to 'N_RIGHE_reg[9]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[9]' (FDE) to 'N_RIGHE_reg[10]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[10]' (FDE) to 'N_RIGHE_reg[11]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[11]' (FDE) to 'N_RIGHE_reg[12]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[12]' (FDE) to 'N_RIGHE_reg[13]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[13]' (FDE) to 'N_RIGHE_reg[14]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[14]' (FDE) to 'N_RIGHE_reg[15]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[15]' (FDE) to 'N_RIGHE_reg[16]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[16]' (FDE) to 'N_RIGHE_reg[17]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[17]' (FDE) to 'N_RIGHE_reg[18]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[18]' (FDE) to 'N_RIGHE_reg[19]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[19]' (FDE) to 'N_RIGHE_reg[20]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[20]' (FDE) to 'N_RIGHE_reg[21]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[21]' (FDE) to 'N_RIGHE_reg[22]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[22]' (FDE) to 'N_RIGHE_reg[23]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[23]' (FDE) to 'N_RIGHE_reg[24]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[24]' (FDE) to 'N_RIGHE_reg[25]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[25]' (FDE) to 'N_RIGHE_reg[26]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[26]' (FDE) to 'N_RIGHE_reg[27]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[27]' (FDE) to 'N_RIGHE_reg[28]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[28]' (FDE) to 'N_RIGHE_reg[29]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[29]' (FDE) to 'N_RIGHE_reg[30]'
INFO: [Synth 8-3886] merging instance 'N_RIGHE_reg[30]' (FDE) to 'N_RIGHE_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\N_RIGHE_reg[31] )
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[8]' (FDE) to 'N_COLONNE_reg[9]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[9]' (FDE) to 'N_COLONNE_reg[10]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[10]' (FDE) to 'N_COLONNE_reg[11]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[11]' (FDE) to 'N_COLONNE_reg[12]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[12]' (FDE) to 'N_COLONNE_reg[13]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[13]' (FDE) to 'N_COLONNE_reg[14]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[14]' (FDE) to 'N_COLONNE_reg[15]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[15]' (FDE) to 'N_COLONNE_reg[16]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[16]' (FDE) to 'N_COLONNE_reg[17]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[17]' (FDE) to 'N_COLONNE_reg[18]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[18]' (FDE) to 'N_COLONNE_reg[19]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[19]' (FDE) to 'N_COLONNE_reg[20]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[20]' (FDE) to 'N_COLONNE_reg[21]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[21]' (FDE) to 'N_COLONNE_reg[22]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[22]' (FDE) to 'N_COLONNE_reg[23]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[23]' (FDE) to 'N_COLONNE_reg[24]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[24]' (FDE) to 'N_COLONNE_reg[25]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[25]' (FDE) to 'N_COLONNE_reg[26]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[26]' (FDE) to 'N_COLONNE_reg[27]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[27]' (FDE) to 'N_COLONNE_reg[28]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[28]' (FDE) to 'N_COLONNE_reg[29]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[29]' (FDE) to 'N_COLONNE_reg[30]'
INFO: [Synth 8-3886] merging instance 'N_COLONNE_reg[30]' (FDE) to 'N_COLONNE_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\N_COLONNE_reg[31] )
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[30]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[31]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[29]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[28]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[27]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[26]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[25]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[24]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[23]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[22]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[21]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[20]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[19]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[18]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[17]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[16]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[15]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[14]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[13]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[12]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[11]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[10]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3886] merging instance 'SOGLIA_reg[9]' (FDE) to 'SOGLIA_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SOGLIA_reg[8] )
WARNING: [Synth 8-3332] Sequential element (SOGLIA_reg[8]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (pixel_corrente_reg[31]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (N_RIGHE_reg[31]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (N_COLONNE_reg[31]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[47]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[46]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[45]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[44]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[43]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[42]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[41]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[40]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[39]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[38]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[37]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[36]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[35]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[34]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[33]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[32]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[31]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[30]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[29]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[28]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[27]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[26]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[25]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[24]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[23]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[22]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[21]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[20]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[19]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[18]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[17]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[16]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[15]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[14]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[13]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[12]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[11]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[10]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[9]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[8]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[7]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[6]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[5]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[4]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[2]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[1]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[0]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[47]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[46]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[45]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[44]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[43]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[42]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[41]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[40]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[39]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[38]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[37]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[36]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[35]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[34]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[33]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[32]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[31]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[30]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[29]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[28]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[27]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[26]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[25]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[24]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[23]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[22]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[21]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[20]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[19]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[18]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[17]__0) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (area_int_reg[16]__0) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 775.340 ; gain = 543.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|project_reti_logiche | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|project_reti_logiche | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|project_reti_logiche | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 817.227 ; gain = 585.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 828.355 ; gain = 596.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    77|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    12|
|7     |LUT2      |    93|
|8     |LUT3      |   115|
|9     |LUT4      |   232|
|10    |LUT5      |    18|
|11    |LUT6      |    30|
|12    |FDRE      |   308|
|13    |FDSE      |    12|
|14    |IBUF      |    11|
|15    |OBUF      |    27|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   940|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 842.496 ; gain = 219.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 842.496 ; gain = 610.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 842.496 ; gain = 616.047
INFO: [Common 17-1381] The checkpoint 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 842.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar  7 17:25:47 2018...
