<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> VLSI FRONT END (G-16) </h2>
</div>

# Course Report

## Name : SHAIK SHOAIB MALIK

## Qualifications : Pursuing B.Tech Final Year (EEE), University College Of Engineering Kakinada, JNTUK

Welcome to the course report for the VLSI FRONT END (G-16).This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                                   | Link                                                                                   |
|---------------------------------------------------------------|----------------------------------------------------------------------------------------|
| Minor Project - 1 : HDL Bits Solutions                        |https://github.com/ShoaibMalikSM/G16_VLSI/tree/main/Mini%20Projects/SK%20SHOAIB/Minor_1 |
| Minor Project - 2 : Design Of Asynchronous FIFO               |https://github.com/ShoaibMalikSM/G16_VLSI/tree/main/Mini%20Projects/SK%20SHOAIB/Minor_2 |
| Final Project: 3 - Stage Pipelined RISC-V Processor           | https://github.com/ShoaibMalikSM/G16_VLSI/tree/main/Final%20Capstone%20Project/SK%20SHOAIB/Major                    |
