//This module implements a 4-input multiplexer using behavioral modeling
module mux4(input [3:0] in, input [1:0] sel, output reg out);

//Input signals are stored in a 4-bit wide array
//sel is a 2-bit wide signal
//out is a registered output

//The always block checks the select signals and assigns the output accordingly
always @(*)
begin
    case(sel)
        2'b00: out = in[0];
        2'b01: out = in[1];
        2'b10: out = in[2];
        2'b11: out = in[3];
    endcase
end

endmodule