{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952756798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952756802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:39:16 2013 " "Processing started: Sun May 19 11:39:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952756802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952756802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952756802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1368952760924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_controllers/sdram_controller/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_controllers/sdram_controller/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl_sdram_controller " "Found design unit 1: sdram_controller-rtl_sdram_controller" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762057 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/memory_management_top/mem_mng_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/memory_management_top/mem_mng_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_top-rtl_mem_mng_top " "Found design unit 1: mem_mng_top-rtl_mem_mng_top" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762123 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_top " "Found entity 1: mem_mng_top" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/arbiter/mem_mng_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/arbiter/mem_mng_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_arbiter-rtl_mem_mng_arbiter " "Found design unit 1: mem_mng_arbiter-rtl_mem_mng_arbiter" {  } { { "../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762193 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_arbiter " "Found entity 1: mem_mng_arbiter" {  } { { "../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/altera_de2/7segment_display/hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/altera_de2/7segment_display/hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "../VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762252 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "../VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/tx_path_wbm/tx_path_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path_wbm/tx_path_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path_wbm-rtl_tx_path_wbm " "Found design unit 1: tx_path_wbm-rtl_tx_path_wbm" {  } { { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762317 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path_wbm " "Found entity 1: tx_path_wbm" {  } { { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/display_controller_top/disp_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/display_controller_top/disp_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_ctrl_top-rtl_disp_ctrl_top " "Found design unit 1: disp_ctrl_top-rtl_disp_ctrl_top" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762398 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_ctrl_top " "Found entity 1: disp_ctrl_top" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/pixel_manager/pixel_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/pixel_manager/pixel_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_mng-rtl_pixel_mng " "Found design unit 1: pixel_mng-rtl_pixel_mng" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762466 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_mng " "Found entity 1: pixel_mng" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/vesa/vesa_gen_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/vesa_gen_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vesa_gen_ctrl-rtl_vesa_gen_ctrl " "Found design unit 1: vesa_gen_ctrl-rtl_vesa_gen_ctrl" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762534 ""} { "Info" "ISGN_ENTITY_NAME" "1 vesa_gen_ctrl " "Found entity 1: vesa_gen_ctrl" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/video/vesa/synthetic_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/synthetic_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthetic_frame_generator-rtl_synthetic_frame_generator " "Found design unit 1: synthetic_frame_generator-rtl_synthetic_frame_generator" {  } { { "../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762596 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthetic_frame_generator " "Found entity 1: synthetic_frame_generator" {  } { { "../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/tx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path-arc_tx_path " "Found design unit 1: tx_path-arc_tx_path" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952762666 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path " "Found entity 1: tx_path" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952762666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952762666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/rx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/rx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path-rtl_rx_path " "Found design unit 1: rx_path-rtl_rx_path" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763020 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path " "Found entity 1: rx_path" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/top block/mds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/mds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mds_top-rtl_mds_top " "Found design unit 1: mds_top-rtl_mds_top" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763094 ""} { "Info" "ISGN_ENTITY_NAME" "1 mds_top " "Found entity 1: mds_top" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_pkg " "Found design unit 1: intercon_pkg" {  } { { "../VHDL/Design/Misc/Intercon/intercon_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763156 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 intercon_pkg-body " "Found design unit 2: intercon_pkg-body" {  } { { "../VHDL/Design/Misc/Intercon/intercon_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_mux-intercon_mux_rtl " "Found design unit 1: intercon_mux-intercon_mux_rtl" {  } { { "../VHDL/Design/Misc/Intercon/intercon_mux.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_mux.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763221 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon_mux " "Found entity 1: intercon_mux" {  } { { "../VHDL/Design/Misc/Intercon/intercon_mux.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_mux.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/misc/intercon/intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon-intercon_rtl " "Found design unit 1: intercon-intercon_rtl" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763288 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon " "Found entity 1: intercon" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/registers/wbs_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/wbs_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wbs_reg-rtl_wbs_reg " "Found design unit 1: wbs_reg-rtl_wbs_reg" {  } { { "../VHDL/Design/Memory/Registers/wbs_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/wbs_reg.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763351 ""} { "Info" "ISGN_ENTITY_NAME" "1 wbs_reg " "Found entity 1: wbs_reg" {  } { { "../VHDL/Design/Memory/Registers/wbs_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/wbs_reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/registers/gen_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/gen_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_reg-rtl_gen_reg " "Found design unit 1: gen_reg-rtl_gen_reg" {  } { { "../VHDL/Design/Memory/Registers/gen_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763411 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_reg " "Found entity 1: gen_reg" {  } { { "../VHDL/Design/Memory/Registers/gen_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-arc_ram_simple " "Found design unit 1: ram_simple-arc_ram_simple" {  } { { "../VHDL/Design/Memory/RAM/ram_simple.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_simple.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Found entity 1: ram_simple" {  } { { "../VHDL/Design/Memory/RAM/ram_simple.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_simple.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic_pkg " "Found design unit 1: ram_generic_pkg" {  } { { "../VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_generic_pkg-body " "Found design unit 2: ram_generic_pkg-body" {  } { { "../VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic_pkg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic-rtl_ram_generic " "Found design unit 1: ram_generic-rtl_ram_generic" {  } { { "../VHDL/Design/Memory/RAM/ram_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_generic " "Found entity 1: ram_generic" {  } { { "../VHDL/Design/Memory/RAM/ram_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/altera_16to8_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_16to8_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_16to8_dc_ram-SYN " "Found design unit 1: altera_16to8_dc_ram-SYN" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763656 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_16to8_dc_ram " "Found entity 1: altera_16to8_dc_ram" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/ram/altera_8to16_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_8to16_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_8to16_dc_ram-SYN " "Found design unit 1: altera_8to16_dc_ram-SYN" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763768 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_8to16_dc_ram " "Found entity 1: altera_8to16_dc_ram" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs " "Found design unit 1: mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbs " "Found entity 1: mem_ctrl_wr_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm " "Found design unit 1: mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763907 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbm " "Found entity 1: mem_ctrl_wr_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr-rtl_mem_ctrl_wr " "Found design unit 1: mem_ctrl_wr-rtl_mem_ctrl_wr" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952763972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr " "Found entity 1: mem_ctrl_wr" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952763972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952763972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs " "Found design unit 1: mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbs " "Found entity 1: mem_ctrl_rd_wbs" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm " "Found design unit 1: mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764407 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbm " "Found entity 1: mem_ctrl_rd_wbm" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd-rtl_mem_ctrl_rd " "Found design unit 1: mem_ctrl_rd-rtl_mem_ctrl_rd" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764483 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd " "Found entity 1: mem_ctrl_rd" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/fifo/general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_fifo-arc_general_fifo " "Found design unit 1: general_fifo-arc_general_fifo" {  } { { "../VHDL/Design/Memory/FIFO/general_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/general_fifo.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764547 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_fifo " "Found entity 1: general_fifo" {  } { { "../VHDL/Design/Memory/FIFO/general_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/general_fifo.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/memory/fifo/dc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/dc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_fifo-SYN " "Found design unit 1: dc_fifo-SYN" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764616 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc_fifo " "Found entity 1: dc_fifo" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_top-rtl_img_man_top " "Found design unit 1: img_man_top-rtl_img_man_top" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764684 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_top " "Found entity 1: img_man_top" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_manager-rtl_img_man_manager " "Found design unit 1: img_man_manager-rtl_img_man_manager" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764760 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_manager " "Found entity 1: img_man_manager" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/bilinear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/bilinear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bilinear-rtl_bilinear " "Found design unit 1: bilinear-rtl_bilinear" {  } { { "../VHDL/Design/Image_Maniplation/bilinear.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/bilinear.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764825 ""} { "Info" "ISGN_ENTITY_NAME" "1 bilinear " "Found entity 1: bilinear" {  } { { "../VHDL/Design/Image_Maniplation/bilinear.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/bilinear.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/image_maniplation/addr_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/addr_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_calc-arc_addr_calc " "Found design unit 1: addr_calc-arc_addr_calc" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764896 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_calc " "Found entity 1: addr_calc" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/sync_rst_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/sync_rst_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_rst_gen-rtl_sync_rst_gen " "Found design unit 1: sync_rst_gen-rtl_sync_rst_gen" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952764955 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_rst_gen " "Found entity 1: sync_rst_gen" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952764955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952764955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_debouncer-rtl_reset_debouncer " "Found design unit 1: reset_debouncer-rtl_reset_debouncer" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765018 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_debouncer " "Found entity 1: reset_debouncer" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_blk_top-rtl_reset_blk_top " "Found design unit 1: reset_blk_top-rtl_reset_blk_top" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765089 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_blk_top " "Found entity 1: reset_blk_top" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/global_nets_top/global_nets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/global_nets_top/global_nets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_nets_top-rtl_global_nets_top " "Found design unit 1: global_nets_top-rtl_global_nets_top" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765148 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_nets_top " "Found entity 1: global_nets_top" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/clock_block/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765214 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/global_nets/clock_block/clk_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/clk_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_blk_top-rtl_clk_blk_top " "Found design unit 1: clk_blk_top-rtl_clk_blk_top" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765276 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_blk_top " "Found entity 1: clk_blk_top" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/gates/mux_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/mux_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generic-mux_generic_arc " "Found design unit 1: mux_generic-mux_generic_arc" {  } { { "../VHDL/Design/Gates/mux_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/mux_generic.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765334 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generic " "Found entity 1: mux_generic" {  } { { "../VHDL/Design/Gates/mux_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/mux_generic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/gates/dec_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/dec_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_generic-dec_generic_arc " "Found design unit 1: dec_generic-dec_generic_arc" {  } { { "../VHDL/Design/Gates/dec_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/dec_generic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765393 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_generic " "Found entity 1: dec_generic" {  } { { "../VHDL/Design/Gates/dec_generic.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Gates/dec_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/crc/checksum/checksum_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/crc/checksum/checksum_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checksum_calc-arc_checksum_calc " "Found design unit 1: checksum_calc-arc_checksum_calc" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765454 ""} { "Info" "ISGN_ENTITY_NAME" "1 checksum_calc " "Found entity 1: checksum_calc" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/communication/serial/uart/tx/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/tx/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arc_uart_tx " "Found design unit 1: uart_tx-arc_uart_tx" {  } { { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765518 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/communication/serial/uart/rx/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/rx/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arc_uart_rx " "Found design unit 1: uart_rx-arc_uart_rx" {  } { { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765570 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/bus/message_packs/encoder/mp_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/encoder/mp_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_enc-rtl_mp_enc " "Found design unit 1: mp_enc-rtl_mp_enc" {  } { { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_enc " "Found entity 1: mp_enc" {  } { { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image-rotation-technion-ee/vhdl/design/bus/message_packs/decoder/mp_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/decoder/mp_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_dec-rtl_mp_dec " "Found design unit 1: mp_dec-rtl_mp_dec" {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368952765702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_dec " "Found entity 1: mp_dec" {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mds_img_manipulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mds_img_manipulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mds_img_manipulation " "Found entity 1: mds_img_manipulation" {  } { { "mds_img_manipulation.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/mds_img_manipulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sys_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952765814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952765814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368952768936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mds_top mds_top:inst16 " "Elaborating entity \"mds_top\" for hierarchy \"mds_top:inst16\"" {  } { { "sys_top.bdf" "inst16" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 1360 1616 1120 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:inst16\|intercon:intercon_z_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:inst16\|intercon:intercon_z_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_z_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:inst16\|intercon:intercon_y_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:inst16\|intercon:intercon_y_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_y_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon_mux mds_top:inst16\|intercon_mux:intercon_x_inst " "Elaborating entity \"intercon_mux\" for hierarchy \"mds_top:inst16\|intercon_mux:intercon_x_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "intercon_x_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_top mds_top:inst16\|mem_mng_top:mem_mng_inst " "Elaborating entity \"mem_mng_top\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "mem_mng_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst " "Elaborating entity \"mem_ctrl_wr\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "mem_ctrl_wr_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_wr.vhd(213) " "Verilog HDL or VHDL warning at mem_ctrl_wr.vhd(213): object \"ram_rst\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952769429 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_8to16_dc_ram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst " "Elaborating entity \"altera_8to16_dc_ram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "ram1_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952769440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "altsyncram_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952770315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952770316 ""}  } { { "../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952770316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4l1 " "Found entity 1: altsyncram_a4l1" {  } { { "db/altsyncram_a4l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_a4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952770551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952770551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated " "Elaborating entity \"altsyncram_a4l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8l1 " "Found entity 1: altsyncram_s8l1" {  } { { "db/altsyncram_s8l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_s8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952770751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952770751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1 " "Elaborating entity \"altsyncram_s8l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1\"" {  } { { "db/altsyncram_a4l1.tdf" "altsyncram1" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_a4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbs mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_wr_wbs\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "wbs_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbm mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_wr_wbm\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_samp_dt mem_ctrl_wr_wbm.vhd(130) " "Verilog HDL or VHDL warning at mem_ctrl_wr_wbm.vhd(130): object \"ram_samp_dt\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952770936 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_arbiter mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst " "Elaborating entity \"mem_mng_arbiter\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "arbiter_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952770943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst " "Elaborating entity \"mem_ctrl_rd\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "mem_ctrl_rd_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "type_reg_d2 mem_ctrl_rd.vhd(238) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(238): object \"type_reg_d2\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771097 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr_reg_d2 mem_ctrl_rd.vhd(239) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(239): object \"rd_addr_reg_d2\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771097 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_rd.vhd(257) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(257): object \"ram_rst\" assigned a value but never read" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771098 "|mds_top|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_16to8_dc_ram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst " "Elaborating entity \"altera_16to8_dc_ram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "ram1_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "altsyncram_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952771225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952771225 ""}  } { { "../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952771225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l1 " "Found entity 1: altsyncram_b4l1" {  } { { "db/altsyncram_b4l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_b4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952771376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952771376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated " "Elaborating entity \"altsyncram_b4l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8l1 " "Found entity 1: altsyncram_t8l1" {  } { { "db/altsyncram_t8l1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_t8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952771538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952771538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8l1 mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1 " "Elaborating entity \"altsyncram_t8l1\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1\"" {  } { { "db/altsyncram_b4l1.tdf" "altsyncram1" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_b4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbs mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_rd_wbs\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "wbs_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbm mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_rd_wbm\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:2:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "\\dbg_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:inst16\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:inst16\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "wbs_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_ctrl_top mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst " "Elaborating entity \"disp_ctrl_top\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "disp_ctrl_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw disp_ctrl_top.vhd(158) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(158): object \"wrusedw\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771841 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_full disp_ctrl_top.vhd(159) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(159): object \"sc_fifo_full\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771841 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_din_ack disp_ctrl_top.vhd(206) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(206): used implicit default value for signal \"left_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 206 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952771841 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_frame_reg_rd_en disp_ctrl_top.vhd(207) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(207): object \"left_frame_reg_rd_en\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771841 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_dout_valid disp_ctrl_top.vhd(208) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(208): used implicit default value for signal \"left_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952771842 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_din_ack disp_ctrl_top.vhd(209) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(209): used implicit default value for signal \"right_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952771843 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_frame_reg_rd_en disp_ctrl_top.vhd(210) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(210): object \"right_frame_reg_rd_en\" assigned a value but never read" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952771843 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_dout_valid disp_ctrl_top.vhd(211) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(211): used implicit default value for signal \"right_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952771843 "|mds_top|disp_ctrl_top:disp_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_mng mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst " "Elaborating entity \"pixel_mng\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "pixel_mng_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_fifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst " "Elaborating entity \"dc_fifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "dc_fifo_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952771881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "dcfifo_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952772263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952772280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952772281 ""}  } { { "../VHDL/Design/Memory/FIFO/dc_fifo.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952772281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k3n1 " "Found entity 1: dcfifo_k3n1" {  } { { "db/dcfifo_k3n1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952772426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952772426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k3n1 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated " "Elaborating entity \"dcfifo_k3n1\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952772427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_odb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_odb " "Found entity 1: a_gray2bin_odb" {  } { { "db/a_gray2bin_odb.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_gray2bin_odb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952772644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952772644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_odb mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_odb\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g_gray2bin" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952772647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952772802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952772802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Elaborating entity \"a_graycounter_s96\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "rdptr_g1p" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952772804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jgc " "Found entity 1: a_graycounter_jgc" {  } { { "db/a_graycounter_jgc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_jgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952772966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952772966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jgc mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p " "Elaborating entity \"a_graycounter_jgc\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g1p" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952772968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952773459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952773459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp " "Elaborating entity \"a_graycounter_igc\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_gp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952773461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p61 " "Found entity 1: altsyncram_1p61" {  } { { "db/altsyncram_1p61.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_1p61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952773606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952773606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p61 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram " "Elaborating entity \"altsyncram_1p61\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\"" {  } { { "db/dcfifo_k3n1.tdf" "fifo_ram" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952773607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dve1 " "Found entity 1: altsyncram_dve1" {  } { { "db/altsyncram_dve1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952773755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952773755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dve1 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14 " "Elaborating entity \"altsyncram_dve1\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\"" {  } { { "db/altsyncram_1p61.tdf" "altsyncram14" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_1p61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952773757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952773887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952773887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|decode_o37:decode16 " "Elaborating entity \"decode_o37\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|decode_o37:decode16\"" {  } { { "db/altsyncram_dve1.tdf" "decode16" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952773919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8u7 " "Found entity 1: mux_8u7" {  } { { "db/mux_8u7.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_8u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8u7 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|mux_8u7:mux18 " "Elaborating entity \"mux_8u7\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram14\|mux_8u7:mux18\"" {  } { { "db/altsyncram_dve1.tdf" "mux18" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr " "Elaborating entity \"dffpipe_ahe\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_k3n1.tdf" "rdaclr" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vdb " "Found entity 1: alt_synch_pipe_vdb" {  } { { "db/alt_synch_pipe_vdb.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_vdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vdb mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vdb\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\"" {  } { { "db/dcfifo_k3n1.tdf" "rs_dgwp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe22 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vdb.tdf" "dffpipe22" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_vdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr " "Elaborating entity \"dffpipe_9d9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_k3n1.tdf" "wraclr" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_brp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_dgrp" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952774876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952774876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe28 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe28\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe28" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_3e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952774879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952775038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952775038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_r16\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_k3n1.tdf" "rdempty_eq_comp1_lsb" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952775189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952775189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_k3n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "sc_fifo_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesa_gen_ctrl mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst " "Elaborating entity \"vesa_gen_ctrl\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "vesa_gen_ctrl_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthetic_frame_generator mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst " "Elaborating entity \"synthetic_frame_generator\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "synth_pic_gen_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_upper_frame_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst\"" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "gen_reg_lower_frame_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller mds_top:inst16\|sdram_controller:sdr_ctrl " "Elaborating entity \"sdram_controller\" for hierarchy \"mds_top:inst16\|sdram_controller:sdr_ctrl\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "sdr_ctrl" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path mds_top:inst16\|rx_path:rx_path_inst " "Elaborating entity \"rx_path\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "rx_path_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_dout_valid rx_path.vhd(226) " "Verilog HDL or VHDL warning at rx_path.vhd(226): object \"ram_dout_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952775593 "|mds_top|rx_path:rx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mds_top:inst16\|rx_path:rx_path_inst\|uart_rx:uart_rx_c " "Elaborating entity \"uart_rx\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|uart_rx:uart_rx_c\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "uart_rx_c" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec mds_top:inst16\|rx_path:rx_path_inst\|mp_dec:mp_dec1 " "Elaborating entity \"mp_dec\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|mp_dec:mp_dec1\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "mp_dec1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775641 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr mp_dec.vhd(152) " "VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal \"sof_sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952775668 "|mds_top|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr_cnt mp_dec.vhd(153) " "VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal \"sof_sr_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368952775668 "|mds_top|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1 " "Elaborating entity \"ram_simple\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "ram_inst1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum_calc mds_top:inst16\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec " "Elaborating entity \"checksum_calc\" for hierarchy \"mds_top:inst16\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec\"" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "checksum_inst_dec" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "checksum_init_val checksum_calc.vhd(123) " "VHDL Process Statement warning at checksum_calc.vhd(123): signal \"checksum_init_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/Design/CRC/CheckSum/checksum_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368952775723 "|mds_top|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path mds_top:inst16\|tx_path:tx_path_inst " "Elaborating entity \"tx_path\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "tx_path_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mp_enc_done tx_path.vhd(377) " "Verilog HDL or VHDL warning at tx_path.vhd(377): object \"mp_enc_done\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952775759 "|mds_top|tx_path:tx_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_reg_stb tx_path.vhd(417) " "Verilog HDL or VHDL warning at tx_path.vhd(417): object \"wbs_reg_stb\" assigned a value but never read" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952775760 "|mds_top|tx_path:tx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mds_top:inst16\|tx_path:tx_path_inst\|uart_tx:uart_tx_c " "Elaborating entity \"uart_tx\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|uart_tx:uart_tx_c\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "uart_tx_c" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_enc mds_top:inst16\|tx_path:tx_path_inst\|mp_enc:mp_enc1 " "Elaborating entity \"mp_enc\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|mp_enc:mp_enc1\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "mp_enc1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1 " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "fifo_inst1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_dbg_cmd_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "gen_reg_addr_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952775993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_wbm mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst " "Elaborating entity \"tx_path_wbm\" for hierarchy \"mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\"" {  } { { "../VHDL/Design/Top Block/tx_path.vhd" "tx_wbm_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_man_top mds_top:inst16\|img_man_top:img_man_top_inst " "Elaborating entity \"img_man_top\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\"" {  } { { "../VHDL/Design/Top Block/mds_top.vhd" "img_man_top_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_tr_out_garbage img_man_top.vhd(399) " "Verilog HDL or VHDL warning at img_man_top.vhd(399): object \"addr_tr_out_garbage\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952776260 "|mds_top|img_man_top:img_man_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_br_out_garbage img_man_top.vhd(400) " "Verilog HDL or VHDL warning at img_man_top.vhd(400): object \"addr_br_out_garbage\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952776260 "|mds_top|img_man_top:img_man_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_man_manager mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst " "Elaborating entity \"img_man_manager\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "img_man_manager_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index_valid img_man_manager.vhd(227) " "Verilog HDL or VHDL warning at img_man_manager.vhd(227): object \"index_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_dout_valid img_man_manager.vhd(285) " "Verilog HDL or VHDL warning at img_man_manager.vhd(285): object \"ram_dout_valid\" assigned a value but never read" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_address img_man_manager.vhd(574) " "VHDL Process Statement warning at img_man_manager.vhd(574): inferring latch(es) for signal or variable \"wb_address\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[0\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[0\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[1\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[1\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[2\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[2\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776329 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[3\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[3\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776330 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[4\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[4\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776331 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[5\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[5\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776331 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[6\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[6\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776331 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[7\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[7\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776331 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_address\[8\] img_man_manager.vhd(574) " "Inferred latch for \"wb_address\[8\]\" at img_man_manager.vhd(574)" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368952776331 "|mds_top|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_generic mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst " "Elaborating entity \"ram_generic\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_manager.vhd" "wb_ram_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_calc mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst " "Elaborating entity \"addr_calc\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "addr_calc_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776381 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_fraction_calc_after_crop addr_calc.vhd(591) " "VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable \"row_fraction_calc_after_crop\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 591 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368952776434 "|mds_top|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_fraction_calc_after_crop addr_calc.vhd(591) " "VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable \"col_fraction_calc_after_crop\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 591 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368952776434 "|mds_top|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinear mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst " "Elaborating entity \"bilinear\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "bilinear_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "gen_reg_type_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\cos_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\cos_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\cos_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\sin_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\sin_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\sin_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\x_start_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\x_start_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\x_start_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\y_start_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\y_start_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\y_start_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\zoom_reg_generate:1:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|gen_reg:\\zoom_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "\\zoom_reg_generate:0:gen_reg_dbg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:inst16\|img_man_top:img_man_top_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:inst16\|img_man_top:img_man_top_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../VHDL/Design/Image_Maniplation/img_man_top.vhd" "wbs_reg_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_nets_top global_nets_top:inst " "Elaborating entity \"global_nets_top\" for hierarchy \"global_nets_top:inst\"" {  } { { "sys_top.bdf" "inst" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_blk_top global_nets_top:inst\|clk_blk_top:clk_blk_inst " "Elaborating entity \"clk_blk_top\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\"" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "clk_blk_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "pll_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952776825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "altpll_component" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952777173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952777214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952777216 ""}  } { { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952777216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_blk_top global_nets_top:inst\|reset_blk_top:reset_blk_inst " "Elaborating entity \"reset_blk_top\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\"" {  } { { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "reset_blk_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952777229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_debouncer global_nets_top:inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst " "Elaborating entity \"reset_debouncer\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\"" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "rst_deb_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952777290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst " "Elaborating entity \"sync_rst_gen\" for hierarchy \"global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\"" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" "sync_rst_sdram_inst" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952777314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst9 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst9\"" {  } { { "sys_top.bdf" "inst9" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 776 2208 2384 872 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368952777356 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1 1368952778689 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1 1368952778689 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "" 0 -1 1368952778689 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0 " "Inferred RAM node \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1368952780614 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0 " "Inferred RAM node \"mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1368952780615 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|mem_rtl_0 " "Inferred RAM node \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1368952780616 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|mem_rtl_0 " "Inferred RAM node \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1368952780617 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0 " "Inferred RAM node \"mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1368952780619 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368952784000 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mds_top:inst16\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368952784000 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4864 " "Parameter NUMWORDS_A set to 4864" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4864 " "Parameter NUMWORDS_B set to 4864" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368952784000 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368952784000 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368952784000 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1368952784000 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mds_top:inst16\|intercon:intercon_y_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mds_top:inst16\|intercon:intercon_y_inst\|Mod0\"" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "Mod0" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mds_top:inst16\|intercon:intercon_z_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mds_top:inst16\|intercon:intercon_z_inst\|Mod0\"" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "Mod0" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult3\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult3" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 540 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult1\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult1" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 536 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult7\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult7" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 559 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult5\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult5" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 555 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult2\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult2" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|Mult0\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "Mult0" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 535 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1368952784011 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1368952784011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952784259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"mds_top:inst16\|img_man_top:img_man_top_inst\|img_man_manager:img_man_manager_inst\|ram_generic:wb_ram_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784260 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952784260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utg1 " "Found entity 1: altsyncram_utg1" {  } { { "db/altsyncram_utg1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_utg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952784403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952784403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952784490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4864 " "Parameter \"NUMWORDS_A\" = \"4864\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4864 " "Parameter \"NUMWORDS_B\" = \"4864\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952784491 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952784491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vg1 " "Found entity 1: altsyncram_2vg1" {  } { { "db/altsyncram_2vg1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_2vg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952784666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952784666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952784829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952784829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952784995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952784995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952785077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mds_top:inst16\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785077 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952785077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ig1 " "Found entity 1: altsyncram_8ig1" {  } { { "db/altsyncram_8ig1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_8ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952785239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952785239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952785329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"mds_top:inst16\|tx_path:tx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785330 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952785330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5di1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5di1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5di1 " "Found entity 1: altsyncram_5di1" {  } { { "db/altsyncram_5di1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/altsyncram_5di1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952785490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952785490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|intercon:intercon_y_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mds_top:inst16\|intercon:intercon_y_inst\|lpm_divide:Mod0\"" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952785724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|intercon:intercon_y_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"mds_top:inst16\|intercon:intercon_y_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952785724 ""}  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952785724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/lpm_divide_u4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952785836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952785836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952785924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952785924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cve " "Found entity 1: alt_u_div_cve" {  } { { "db/alt_u_div_cve.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/alt_u_div_cve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952786293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952786293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952786472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952786472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952786607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952786607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952786852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952786853 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952786853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_27t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_27t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_27t " "Found entity 1: mult_27t" {  } { { "db/mult_27t.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mult_27t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952786996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952786996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952787084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"mds_top:inst16\|img_man_top:img_man_top_inst\|bilinear:bilinear_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787084 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952787084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m5t " "Found entity 1: mult_m5t" {  } { { "db/mult_m5t.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mult_m5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952787224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952787224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult3\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 540 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952787350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787350 ""}  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 540 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952787350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_90t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_90t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_90t " "Found entity 1: mult_90t" {  } { { "db/mult_90t.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mult_90t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952787453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952787453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult2\"" {  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 539 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368952787543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"mds_top:inst16\|img_man_top:img_man_top_inst\|addr_calc:addr_calc_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368952787544 ""}  } { { "../VHDL/Design/Image_Maniplation/addr_calc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd" 539 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368952787544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a0t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a0t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a0t " "Found entity 1: mult_a0t" {  } { { "db/mult_a0t.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/mult_a0t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368952787688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368952787688 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 -1 1368952789275 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "188 " "Ignored 188 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "188 " "Ignored 188 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1368952789350 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1368952789350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 58 -1 0 } } { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 642 -1 0 } } { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 60 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd" 83 -1 0 } } { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 176 -1 0 } } { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } } { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 167 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 550 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 214 -1 0 } } { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 217 -1 0 } } { "db/dcfifo_k3n1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 73 2 0 } } { "db/dcfifo_k3n1.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf" 77 2 0 } } { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 41 -1 0 } } { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 80 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 124 -1 0 } } { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 356 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd" 361 -1 0 } } { "../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd" 88 -1 0 } } { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 169 -1 0 } } { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 180 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 232 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 233 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 637 -1 0 } } { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 99 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 217 -1 0 } } { "../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd" 107 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd" 374 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 110 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 218 -1 0 } } { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 84 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 231 -1 0 } } { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 307 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 216 -1 0 } } { "db/a_graycounter_igc.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_igc.tdf" 37 2 0 } } { "db/a_graycounter_s96.tdf" "" { Text "P:/image-rotation-technion-ee/Quartus/db/a_graycounter_s96.tdf" 37 2 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 132 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd" 217 -1 0 } } { "../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd" 83 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd" 230 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 62 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 63 -1 0 } } { "../VHDL/Design/Memory/Registers/gen_reg.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd" 82 -1 0 } } { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 174 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 76 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd" 298 -1 0 } } { "../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd" 91 -1 0 } } { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 118 -1 0 } } { "../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1368952789548 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1368952789553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 680 1656 1832 696 "dram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cs_n GND " "Pin \"dram_cs_n\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 696 1656 1832 712 "dram_cs_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|dram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[1\] GND " "Pin \"BLUE\[1\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 824 1656 1832 840 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[0\] GND " "Pin \"BLUE\[0\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 824 1656 1832 840 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[1\] GND " "Pin \"GREEN\[1\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 808 1656 1832 824 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[0\] GND " "Pin \"GREEN\[0\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 808 1656 1832 824 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[1\] GND " "Pin \"RED\[1\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 792 1656 1832 808 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[0\] GND " "Pin \"RED\[0\]\" is stuck at GND" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 792 1656 1832 808 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368952791634 "|sys_top|RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1368952791634 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[6\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[6\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[2\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[2\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[1\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[1\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[9\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[9\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[8\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|hcnt\[8\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[2\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[2\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[1\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[1\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[0\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[0\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[4\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[4\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[9\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[9\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[6\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|vcnt\[6\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 203 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|intercon:intercon_z_inst\|wbm_gnt\[1\] High " "Register mds_top:inst16\|intercon:intercon_z_inst\|wbm_gnt\[1\] will power up to High" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|intercon:intercon_z_inst\|wbs_gnt\[1\] High " "Register mds_top:inst16\|intercon:intercon_z_inst\|wbs_gnt\[1\] will power up to High" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|intercon:intercon_z_inst\|wbs_gnt\[0\] High " "Register mds_top:inst16\|intercon:intercon_z_inst\|wbs_gnt\[0\] will power up to High" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|intercon:intercon_y_inst\|wbm_gnt\[1\] High " "Register mds_top:inst16\|intercon:intercon_y_inst\|wbm_gnt\[1\] will power up to High" {  } { { "../VHDL/Design/Misc/Intercon/intercon.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|rx_path:rx_path_inst\|dat_1st_bool High " "Register mds_top:inst16\|rx_path:rx_path_inst\|dat_1st_bool will power up to High" {  } { { "../VHDL/Design/Top Block/rx_path.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd" 217 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[9\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[9\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[9\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[9\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[6\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[6\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[4\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[4\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[2\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[2\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[1\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[1\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[0\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|lower_frame_i\[0\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[8\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[8\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[4\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[4\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[3\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\|right_frame_i\[3\] will power up to High" {  } { { "../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd" 255 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\|ack_cnt_zero_b High " "Register mds_top:inst16\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\|ack_cnt_zero_b will power up to High" {  } { { "../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\|first_rx_bool High " "Register mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\|first_rx_bool will power up to High" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 124 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|tot_req_pix\[8\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|tot_req_pix\[8\] will power up to High" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 356 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|tot_req_pix\[7\] High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|tot_req_pix\[7\] will power up to High" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 356 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|sum_wr_cnt\[13\] High " "Register mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|sum_wr_cnt\[13\] will power up to High" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 637 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|req_trig_b High " "Register mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\|req_trig_b will power up to High" {  } { { "../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|dat_1st_bool High " "Register mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|dat_1st_bool will power up to High" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|ram_latch_1st_dat High " "Register mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\|ram_latch_1st_dat will power up to High" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\|dat_1st_bool High " "Register mds_top:inst16\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\|dat_1st_bool will power up to High" {  } { { "../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd" 118 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1368952791794 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1368952791794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1368952798142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5620 " "Implemented 5620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5370 " "Implemented 5370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1368952798236 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1368952798236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1368952798236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952800379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:40:00 2013 " "Processing ended: Sun May 19 11:40:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952800379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952800379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952800379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952800379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952806744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952806748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:40:06 2013 " "Processing started: Sun May 19 11:40:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952806748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952806748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952806748 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "" 0 -1 1368952808484 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "" 0 -1 1368952808484 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1368952808485 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1368952809210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1368952809315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1368952809315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5588 " "Implemented 5588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5354 " "Implemented 5354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1368952810039 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1368952810039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1368952810039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952810766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:40:10 2013 " "Processing ended: Sun May 19 11:40:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952810766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952810766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952810766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952810766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952812342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952812346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:40:11 2013 " "Processing started: Sun May 19 11:40:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952812346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952812346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952812346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1368952812974 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mds_img_manipulation EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mds_img_manipulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1368952813356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368952813386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368952813386 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 8 3 0 0 " "Implementing clock multiplication of 8, clock division of 3, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368952813553 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368952813553 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368952813553 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1368952813553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1368952814495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368952815202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368952815202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1368952815202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12939 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368952815233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12940 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368952815233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12941 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368952815233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1368952815233 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368952815262 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k3n1 " "Entity dcfifo_k3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368952816166 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368952816166 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1368952816166 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1368952816166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mds_img_manipulation.sdc " "Synopsys Design Constraints File file not found: 'mds_img_manipulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368952816245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1368952816245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1368952816246 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1368952816249 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1368952816318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816720 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 536 744 912 552 "fpga_clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816720 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816722 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816722 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816722 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816722 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr " "Destination node mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 167 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|disp_ctrl_top:disp_ctrl_inst|dc_fifo_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 3293 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG2 " "Destination node LEDG2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG2 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG2" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 448 1368 1544 464 "LEDG2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368952816723 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 4412 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~3 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~3" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5797 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_ldqm~2 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_ldqm~2" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 60 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_ldqm~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5798 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.WAIT_PRE_ST~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.WAIT_PRE_ST~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|current_state.WAIT_PRE_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5799 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|current_state.ACT_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5800 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~4 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~4" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5801 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|Selector15~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|Selector15~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 368 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5802 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~5 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~5" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5803 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~6 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~6" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5804 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~1 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~1" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_addr_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 6108 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~5 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~5" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_addr_r~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 6112 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1368952816728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368952816728 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368952816734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_mux_d2 " "Destination node mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_mux_d2" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 181 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 3297 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG3 " "Destination node LEDG3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG3 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG3" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 488 1368 1544 504 "LEDG3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368952816734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368952816734 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 4410 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368952816734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1368952817411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368952817421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368952817422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368952817432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368952817446 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1368952817457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1368952817810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "98 Embedded multiplier block " "Packed 98 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1368952818259 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "84 Embedded multiplier output " "Packed 84 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1368952818259 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1368952818259 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1368952818259 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[1\] clk_100_led " "PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"clk_100_led\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } } { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 152 1400 1576 168 "clk_100_led" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1368952818481 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[2\] clk_40 " "PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"clk_40\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } } { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 528 1712 1888 544 "clk_40" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1368952818487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368952818573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1368952819874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368952821615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1368952821660 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1368952830542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368952830542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1368952831720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1368952835380 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1368952835380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368952838789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1368952838792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1368952838792 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368952838953 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "126 " "Found 126 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_40 0 " "Pin \"clk_40\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_active 0 " "Pin \"dbg_sdram_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_in_led 0 " "Pin \"uart_serial_in_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_100_led 0 " "Pin \"clk_100_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[6\] 0 " "Pin \"7s_lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[5\] 0 " "Pin \"7s_lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[4\] 0 " "Pin \"7s_lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[3\] 0 " "Pin \"7s_lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[2\] 0 " "Pin \"7s_lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[1\] 0 " "Pin \"7s_lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[0\] 0 " "Pin \"7s_lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[6\] 0 " "Pin \"7s_lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[5\] 0 " "Pin \"7s_lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[4\] 0 " "Pin \"7s_lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[3\] 0 " "Pin \"7s_lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[2\] 0 " "Pin \"7s_lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[1\] 0 " "Pin \"7s_lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[0\] 0 " "Pin \"7s_lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[6\] 0 " "Pin \"7s_lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[5\] 0 " "Pin \"7s_lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[4\] 0 " "Pin \"7s_lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[3\] 0 " "Pin \"7s_lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[2\] 0 " "Pin \"7s_lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[1\] 0 " "Pin \"7s_lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[0\] 0 " "Pin \"7s_lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[6\] 0 " "Pin \"7s_msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[5\] 0 " "Pin \"7s_msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[4\] 0 " "Pin \"7s_msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[3\] 0 " "Pin \"7s_msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[2\] 0 " "Pin \"7s_msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[1\] 0 " "Pin \"7s_msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[0\] 0 " "Pin \"7s_msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[6\] 0 " "Pin \"7s_msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[5\] 0 " "Pin \"7s_msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[4\] 0 " "Pin \"7s_msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[3\] 0 " "Pin \"7s_msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[2\] 0 " "Pin \"7s_msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[1\] 0 " "Pin \"7s_msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[0\] 0 " "Pin \"7s_msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[6\] 0 " "Pin \"7s_msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[5\] 0 " "Pin \"7s_msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[4\] 0 " "Pin \"7s_msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[3\] 0 " "Pin \"7s_msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[2\] 0 " "Pin \"7s_msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[1\] 0 " "Pin \"7s_msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[0\] 0 " "Pin \"7s_msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[9\] 0 " "Pin \"BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[8\] 0 " "Pin \"BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[7\] 0 " "Pin \"BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[6\] 0 " "Pin \"BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[5\] 0 " "Pin \"BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[4\] 0 " "Pin \"BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[3\] 0 " "Pin \"BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[2\] 0 " "Pin \"BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[1\] 0 " "Pin \"BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[0\] 0 " "Pin \"BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[9\] 0 " "Pin \"GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[8\] 0 " "Pin \"GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[7\] 0 " "Pin \"GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[6\] 0 " "Pin \"GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[5\] 0 " "Pin \"GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[4\] 0 " "Pin \"GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[3\] 0 " "Pin \"GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[2\] 0 " "Pin \"GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[1\] 0 " "Pin \"GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[0\] 0 " "Pin \"GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[9\] 0 " "Pin \"RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[8\] 0 " "Pin \"RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[7\] 0 " "Pin \"RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[6\] 0 " "Pin \"RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[5\] 0 " "Pin \"RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[4\] 0 " "Pin \"RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[3\] 0 " "Pin \"RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[2\] 0 " "Pin \"RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[1\] 0 " "Pin \"RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[0\] 0 " "Pin \"RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368952839073 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1368952839073 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368952839575 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368952840017 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368952840603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368952841145 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368952841223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/image-rotation-technion-ee/Quartus/output_files/mds_img_manipulation.fit.smsg " "Generated suppressed messages file P:/image-rotation-technion-ee/Quartus/output_files/mds_img_manipulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368952842159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952845616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:40:45 2013 " "Processing ended: Sun May 19 11:40:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952845616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952845616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952845616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952845616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952850585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952850588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:40:50 2013 " "Processing started: Sun May 19 11:40:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952850588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952850588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952850589 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1368952853333 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1368952853399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952855133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:40:55 2013 " "Processing ended: Sun May 19 11:40:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952855133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952855133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952855133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952855133 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1368952855904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952856877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952856884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:40:56 2013 " "Processing started: Sun May 19 11:40:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952856884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952856884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mds_img_manipulation -c mds_img_manipulation " "Command: quartus_sta mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952856884 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1368952856984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1368952857620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368952857680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368952857680 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k3n1 " "Entity dcfifo_k3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368952859698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368952859698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1368952859698 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1368952859698 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mds_img_manipulation.sdc " "Synopsys Design Constraints File file not found: 'mds_img_manipulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368952859749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1368952859749 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name fpga_clk fpga_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name fpga_clk fpga_clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1368952859750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1368952859750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1368952859750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} \{inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1368952859750 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1368952859750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1368952859752 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1368952859756 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1368952859816 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1368952859909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1368952860040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.640 " "Worst-case setup slack is -0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640        -3.269 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "   -0.640        -3.269 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.738         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.752         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    2.752         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.814         0.000 fpga_clk  " "   18.814         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952860061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 fpga_clk  " "    0.391         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    0.391         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952860110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.650 " "Worst-case recovery slack is -1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650        -3.300 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "   -1.650        -3.300 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243        -1.243 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "   -1.243        -1.243 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    1.293         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 fpga_clk  " "   17.873         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952860133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    1.038         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    1.045         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425         0.000 fpga_clk  " "    1.425         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.510         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    3.510         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952860156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 fpga_clk  " "    9.000         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952860181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952860181 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1368952861105 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1368952861108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.681 " "Worst-case setup slack is 1.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.681         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    1.809         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.945         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    3.945         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.436         0.000 fpga_clk  " "   19.436         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952861613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 fpga_clk  " "    0.215         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    0.215         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952861666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1368952861673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.044 " "Worst-case recovery slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -0.088 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "   -0.044        -0.088 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    0.309         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.692         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    2.692         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.930         0.000 fpga_clk  " "   18.930         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952861700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.586 " "Worst-case removal slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    0.586         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "    0.589         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765         0.000 fpga_clk  " "    0.765         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    2.070         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952861730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 fpga_clk  " "    9.000         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368952861759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368952861759 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1368952862667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1368952862840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1368952862840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952863788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:41:03 2013 " "Processing ended: Sun May 19 11:41:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952863788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952863788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952863788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952863788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368952870809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368952870812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:41:10 2013 " "Processing started: Sun May 19 11:41:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368952870812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368952870812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368952870813 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mds_img_manipulation.vho\", \"mds_img_manipulation_fast.vho mds_img_manipulation_vhd.sdo mds_img_manipulation_vhd_fast.sdo P:/image-rotation-technion-ee/Quartus/simulation/modelsim/ simulation " "Generated files \"mds_img_manipulation.vho\", \"mds_img_manipulation_fast.vho\", \"mds_img_manipulation_vhd.sdo\" and \"mds_img_manipulation_vhd_fast.sdo\" in directory \"P:/image-rotation-technion-ee/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1368952883813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368952884123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:41:24 2013 " "Processing ended: Sun May 19 11:41:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368952884123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368952884123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368952884123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952884123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus II Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368952884920 ""}
