`timescale 1ns / 1ps

module c_mod_1 (
    input  wire c_mod_in_1,
    output reg c_int_out_1
);

endmodule
