CS35L45 Speaker Amplifier

Required properties:

  - compatible : "cirrus,cs35l45"

  - reg : the SPI chip select line or I2C device address for the device

  - VA-supply, VP-supply : power supplies for the device,
    as covered in
    Documentation/devicetree/bindings/regulator/regulator.txt.

Optional properties:
  - interrupts : IRQ line info CS35L45.
    (See Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
    for further information relating to interrupt properties)

  - reset-gpios : gpio used to reset the amplifier

  - cirrus,asp-sdout-hiz-ctrl : ASP TX data pin (DOUT) Hi-Z control.

  0 = Logic 0 during unused timeslots, and while all transmit channels disabled
  1 = Hi-Z during unused timeslots but logic 0 while all transmit channels
       disabled
  2 = (Default) Logic 0 during unused timeslots, but Hi-Z while all transmit
       channels disabled
  3 = Hi-Z during unused timeslots, and while all transmit channels disabled

  - cirrus,dsp-part-name : String to create custom part name for HALO DSP
    driver. Default is 'cs35l45'.

Optional Voltage Based Boost BPE Sub-node:

  Details found in section 4.9.4

  The cs35l45 node can have a single "cirrus,bst-bpe-voltage-config" sub-node
  to set configuration properties for the voltage based boost brownout
  prevention engine.

  Sub-node properties:

  - bst-bpe-response-l1 : 2 32-bit values representing a voltage-current pair.
    Represents voltage threshold and current limit for level 1 boost BPE
    instant response.

  - bst-bpe-response-l2 : 2 32-bit values representing a voltage-current pair.
    Represents voltage threshold and current limit for level 2 boost BPE
    instant response.

  - bst-bpe-response-l3 : 2 32-bit values representing a voltage-current pair.
    Represents voltage threshold and current limit for level 3 boost BPE
    instant response.

  - bst-bpe-response-l4 : 2 32-bit values representing a voltage-current pair.
    Represents voltage threshold and current limit for level 4 boost BPE
    instant response.

Optional Inductor Current Based Boost BPE Sub-node:

  Details found in section 4.9.5

  The cs35l45 node can have a single "cirrus,bst-bpe-ind-curr-config" sub-node
  to set configuration properties for the inductor current based boost brownout
  prevention engine. Configuration properties are all interpreted as 32-bit
  unsigned integers mapped to register bitfields.

  Sub-node properties:

  Section 7.15.8
  - bst-bpe-il-lim-thld-del1
  - bst-bpe-il-lim-thld-del2
  - bst-bpe-il-lim1-thld
  - bst-bpe-il-lim-thld-hyst

  Section 7.15.9
  - bst-bpe-il-lim1-dly
  - bst-bpe-il-lim2-dly
  - bst-bpe-il-lim-dly-hyst

  Section 7.15.10
  - bst-bpe-il-lim1-atk-rate
  - bst-bpe-il-lim2-atk-rate

  Section 7.15.11
  - bst-bpe-il-lim1-rls-rate
  - bst-bpe-il-lim2-rls-rate

Optional Adaptive HVLV Sub-node:

  Details found in section 4.7.2

  The cs35l45 node can have a single "cirrus,hvlv-config" sub-node to set
  configuration properties for the adaptive amplifier drive control engine.
  Configuration properties are all interpreted as 32-bit unsigned integers
  mapped to register bitfields.

  Sub-node properties:

  Section 7.22.1
  - hvlv-thld-hys
  - hvlv-thld
  - hvlv-dly

Optional Amplifier Level Dependent Power Management Sub-node:

  Details found in section 4.7.3

  The cs35l45 node can have a single "cirrus,ldpm-config" sub-node to set
  configuration properties for the amplifier level dependent power management
  function. Configuration properties are all interpreted as 32-bit unsigned
  integers mapped to register bitfields.

  Sub-node properties:

  Section 7.22.2
  - ldpm-gp1-boost-sel
  - ldpm-gp1-amp-sel
  - ldpm-gp1-delay
  - ldpm-gp1-pcm-thld
  - ldpm-gp2-imon-sel
  - ldpm-gp2-vmon-sel
  - ldpm-gp2-delay
  - ldpm-gp2-pcm-thld

Optional Class H Tracking Configuration Sub-node:

  Details found in section 4.7.1

  The cs35l45 node can have a single "cirrus,classh-config" sub-node to set
  configuration properties for the Class H with overboost support function.
  Configuration properties are all interpreted as 32-bit unsigned integers
  mapped to register bitfields.

  Sub-node properties:

  Section 7.22.3
  - ch-hdrm
  - ch-ratio
  - ch-rel-rate

  Section 7.22.4
  - ch-ovb-thld1
  - ch-ovb-thlddelta
  - ch-vdd-bst-max

  Section 7.22.5
  - ch-ovb-latch
  - ch-ovb-ratio
  - ch-thld1-offset

  Section 7.22.6
  - aud-mem-depth

Optional GPIOX Sub-nodes:

  Details found in section 4.23

  The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
  sub-nodes for configuring the GPIO pins.

  - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
    is 1.

    0 = Output
    1 = Input (Default)

  - gpio-lvl : GPIO level. Valid only when 'gpio-ctrl' is 1 and 'gpio-dir' is 0.

    0 = Low (Default)
    1 = High

  - gpio-op-cfg : GPIO output configuration. Valid only when 'gpio-ctrl' is 1
    and 'gpio-dir' is 0.

    0 = CMOS (Default)
    1 = Open Drain

  - gpio-pol : GPIO output polarity select. Valid only when 'gpio-ctrl' is 1
    and 'gpio-dir' is 0.

    0 = Non-inverted, Active High (Default)
    1 = Inverted, Active Low

  - gpio-invert : Defines the polarity of the GPIO pin if configured
    as input.

    0 = Not inverted (Default)
    1 = Inverted

  - gpio-ctrl : Defines the function of the GPIO pin.

  GPIO1:
    0 = High impedance input (Default)
    1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
    2 = Pin acts as MDSYNC, direction controlled by MDSYNC
    3-7 = Reserved

  GPIO2:
    0 = High impedance input (Default)
    1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
    2 = Pin acts as open drain INT
    3 = Reserved
    4 = Pin acts as push-pull output INT. Active low.
    5 = Pin acts as push-pull output INT. Active high.
    6,7 = Reserved

  GPIO3:
    0 = High impedance input (Default)
    1 = Pin acts as a GPIO, direction controlled by 'gpio-dir'
    2-7 = Reserved

Example:

cs35l45: cs35l45@2 {
	compatible = "cirrus,cs35l45";
	reg = <2>;
	VA-supply = <&dummy_vreg>;
	VP-supply = <&dummy_vreg>;
	reset-gpios = <&gpio0 54 0>;

	cirrus,gpio-ctrl2 {
		gpio-ctrl = <0x02>;
	};
};
