<stg><name>RNI_Pipeline_VITIS_LOOP_33_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %input_buffer_data_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_buffer_data

]]></Node>
<StgValue><ssdm name="input_buffer_data_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln33 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln33 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln33 = br i1 %icmp_ln33, void %for.inc.split, void %VITIS_LOOP_42_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %i_cast = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:3 %trunc_ln35 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln35 = zext i3 %trunc_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:5 %lshr_ln35 = lshr i8 %input_buffer_data_read, i8 %zext_ln35

]]></Node>
<StgValue><ssdm name="lshr_ln35"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8">
<![CDATA[
for.inc.split:6 %trunc_ln35_1 = trunc i8 %lshr_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %input_list_addr = getelementptr i1 %input_list, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_list_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
for.inc.split:8 %store_ln35 = store i1 %trunc_ln35_1, i3 %input_list_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln33 = store i4 %add_ln33, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln33 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
VITIS_LOOP_42_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="input_buffer_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_buffer_data"/></StgValue>
</port>
<port id="32" name="input_list" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_list"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="i" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="_ssdm_op_Read.ap_auto.i8" to="input_buffer_data_read" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="input_buffer_data" to="input_buffer_data_read" fromId="31" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="store_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="i" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="41" from="i" to="i_2" fromId="4" toId="8">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_33" to="specpipeline_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="51" from="p_str" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="i_2" to="icmp_ln33" fromId="8" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="icmp_ln33" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="i_2" to="add_ln33" fromId="8" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="add_ln33" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="icmp_ln33" to="br_ln33" fromId="10" toId="12">
</dataflow>
<dataflow id="59" from="i_2" to="i_cast" fromId="8" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_62" to="speclooptripcount_ln33" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_62" to="speclooptripcount_ln33" fromId="62" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_62" to="speclooptripcount_ln33" fromId="62" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="empty_2" to="specloopname_ln33" fromId="68" toId="15">
</dataflow>
<dataflow id="70" from="i_2" to="trunc_ln35" fromId="8" toId="16">
</dataflow>
<dataflow id="71" from="trunc_ln35" to="zext_ln35" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="input_buffer_data_read" to="lshr_ln35" fromId="5" toId="18">
</dataflow>
<dataflow id="73" from="zext_ln35" to="lshr_ln35" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="lshr_ln35" to="trunc_ln35_1" fromId="18" toId="19">
</dataflow>
<dataflow id="75" from="input_list" to="input_list_addr" fromId="32" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_76" to="input_list_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="78" from="i_cast" to="input_list_addr" fromId="13" toId="20">
</dataflow>
<dataflow id="79" from="trunc_ln35_1" to="store_ln35" fromId="19" toId="21">
</dataflow>
<dataflow id="80" from="input_list_addr" to="store_ln35" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="add_ln33" to="store_ln33" fromId="11" toId="22">
</dataflow>
<dataflow id="82" from="i" to="store_ln33" fromId="4" toId="22">
</dataflow>
<dataflow id="83" from="icmp_ln33" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
