
ESP_12F Interface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f48  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009d4  080070e8  080070e8  000170e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007abc  08007abc  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08007abc  08007abc  00017abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ac4  08007ac4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ac4  08007ac4  00017ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ac8  08007ac8  00017ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08007acc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a00  200001ec  08007cb8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bec  08007cb8  00020bec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b125  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002000  00000000  00000000  0002b341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  0002d348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000818  00000000  00000000  0002dbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001715c  00000000  00000000  0002e410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b926  00000000  00000000  0004556c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000876c6  00000000  00000000  00050e92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003454  00000000  00000000  000d85a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080070d0 	.word	0x080070d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	080070d0 	.word	0x080070d0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee0:	f000 fb44 	bl	800156c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee4:	f000 f816 	bl	8000f14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee8:	f000 f8d4 	bl	8001094 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eec:	f000 f87e 	bl	8000fec <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000ef0:	f000 f8a6 	bl	8001040 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
	print("Working\n\r");
 8000ef4:	4804      	ldr	r0, [pc, #16]	; (8000f08 <main+0x2c>)
 8000ef6:	f002 faed 	bl	80034d4 <print>
	ESP_Init("realme GT Master Edition","9999161397");
 8000efa:	4904      	ldr	r1, [pc, #16]	; (8000f0c <main+0x30>)
 8000efc:	4804      	ldr	r0, [pc, #16]	; (8000f10 <main+0x34>)
 8000efe:	f002 fb0d 	bl	800351c <ESP_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		Server_Start();
 8000f02:	f002 fd07 	bl	8003914 <Server_Start>
 8000f06:	e7fc      	b.n	8000f02 <main+0x26>
 8000f08:	080070e8 	.word	0x080070e8
 8000f0c:	080070f4 	.word	0x080070f4
 8000f10:	08007100 	.word	0x08007100

08000f14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b094      	sub	sp, #80	; 0x50
 8000f18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1a:	f107 0320 	add.w	r3, r7, #32
 8000f1e:	2230      	movs	r2, #48	; 0x30
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f003 f9a0 	bl	8004268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f28:	f107 030c 	add.w	r3, r7, #12
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	4b29      	ldr	r3, [pc, #164]	; (8000fe4 <SystemClock_Config+0xd0>)
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f40:	4a28      	ldr	r2, [pc, #160]	; (8000fe4 <SystemClock_Config+0xd0>)
 8000f42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f46:	6413      	str	r3, [r2, #64]	; 0x40
 8000f48:	4b26      	ldr	r3, [pc, #152]	; (8000fe4 <SystemClock_Config+0xd0>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	4b23      	ldr	r3, [pc, #140]	; (8000fe8 <SystemClock_Config+0xd4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f60:	4a21      	ldr	r2, [pc, #132]	; (8000fe8 <SystemClock_Config+0xd4>)
 8000f62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <SystemClock_Config+0xd4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f74:	2302      	movs	r3, #2
 8000f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7c:	2310      	movs	r3, #16
 8000f7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f80:	2302      	movs	r3, #2
 8000f82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f84:	2300      	movs	r3, #0
 8000f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f8c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f90:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f92:	2304      	movs	r3, #4
 8000f94:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f96:	2307      	movs	r3, #7
 8000f98:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9a:	f107 0320 	add.w	r3, r7, #32
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 febc 	bl	8001d1c <HAL_RCC_OscConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000faa:	f000 f8e1 	bl	8001170 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fae:	230f      	movs	r3, #15
 8000fb0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2102      	movs	r1, #2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f001 f91e 	bl	800220c <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000fd6:	f000 f8cb 	bl	8001170 <Error_Handler>
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3750      	adds	r7, #80	; 0x50
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800
 8000fe8:	40007000 	.word	0x40007000

08000fec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8000ff2:	4a12      	ldr	r2, [pc, #72]	; (800103c <MX_USART2_UART_Init+0x50>)
 8000ff4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8000ff8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ffc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8001012:	220c      	movs	r2, #12
 8001014:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <MX_USART2_UART_Init+0x4c>)
 8001024:	f001 fb12 	bl	800264c <HAL_UART_Init>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800102e:	f000 f89f 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000208 	.word	0x20000208
 800103c:	40004400 	.word	0x40004400

08001040 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001046:	4a12      	ldr	r2, [pc, #72]	; (8001090 <MX_USART6_UART_Init+0x50>)
 8001048:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <MX_USART6_UART_Init+0x4c>)
 800104c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001050:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <MX_USART6_UART_Init+0x4c>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001066:	220c      	movs	r2, #12
 8001068:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <MX_USART6_UART_Init+0x4c>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001072:	2200      	movs	r2, #0
 8001074:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_USART6_UART_Init+0x4c>)
 8001078:	f001 fae8 	bl	800264c <HAL_UART_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001082:	f000 f875 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000024c 	.word	0x2000024c
 8001090:	40011400 	.word	0x40011400

08001094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	; 0x28
 8001098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a2c      	ldr	r2, [pc, #176]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010b4:	f043 0304 	orr.w	r3, r3, #4
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0304 	and.w	r3, r3, #4
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	4b26      	ldr	r3, [pc, #152]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	4a25      	ldr	r2, [pc, #148]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d4:	6313      	str	r3, [r2, #48]	; 0x30
 80010d6:	4b23      	ldr	r3, [pc, #140]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a1e      	ldr	r2, [pc, #120]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <MX_GPIO_Init+0xd0>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b18      	ldr	r3, [pc, #96]	; (8001164 <MX_GPIO_Init+0xd0>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a17      	ldr	r2, [pc, #92]	; (8001164 <MX_GPIO_Init+0xd0>)
 8001108:	f043 0302 	orr.w	r3, r3, #2
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <MX_GPIO_Init+0xd0>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800111a:	2200      	movs	r2, #0
 800111c:	2120      	movs	r1, #32
 800111e:	4812      	ldr	r0, [pc, #72]	; (8001168 <MX_GPIO_Init+0xd4>)
 8001120:	f000 fde2 	bl	8001ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001124:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001128:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800112a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800112e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	4619      	mov	r1, r3
 800113a:	480c      	ldr	r0, [pc, #48]	; (800116c <MX_GPIO_Init+0xd8>)
 800113c:	f000 fc50 	bl	80019e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001140:	2320      	movs	r3, #32
 8001142:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001144:	2301      	movs	r3, #1
 8001146:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	4619      	mov	r1, r3
 8001156:	4804      	ldr	r0, [pc, #16]	; (8001168 <MX_GPIO_Init+0xd4>)
 8001158:	f000 fc42 	bl	80019e0 <HAL_GPIO_Init>

}
 800115c:	bf00      	nop
 800115e:	3728      	adds	r7, #40	; 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40020000 	.word	0x40020000
 800116c:	40020800 	.word	0x40020800

08001170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001178:	e7fe      	b.n	8001178 <Error_Handler+0x8>
	...

0800117c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <HAL_MspInit+0x4c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118a:	4a0f      	ldr	r2, [pc, #60]	; (80011c8 <HAL_MspInit+0x4c>)
 800118c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001190:	6453      	str	r3, [r2, #68]	; 0x44
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <HAL_MspInit+0x4c>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	603b      	str	r3, [r7, #0]
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <HAL_MspInit+0x4c>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <HAL_MspInit+0x4c>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ac:	6413      	str	r3, [r2, #64]	; 0x40
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_MspInit+0x4c>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b6:	603b      	str	r3, [r7, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ba:	2007      	movs	r0, #7
 80011bc:	f000 fb3c 	bl	8001838 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800

080011cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	; 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 031c 	add.w	r3, r7, #28
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a3a      	ldr	r2, [pc, #232]	; (80012d4 <HAL_UART_MspInit+0x108>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d134      	bne.n	8001258 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
 80011f2:	4b39      	ldr	r3, [pc, #228]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	4a38      	ldr	r2, [pc, #224]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 80011f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011fc:	6413      	str	r3, [r2, #64]	; 0x40
 80011fe:	4b36      	ldr	r3, [pc, #216]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001206:	61bb      	str	r3, [r7, #24]
 8001208:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a31      	ldr	r2, [pc, #196]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001226:	230c      	movs	r3, #12
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2300      	movs	r3, #0
 8001234:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001236:	2307      	movs	r3, #7
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123a:	f107 031c 	add.w	r3, r7, #28
 800123e:	4619      	mov	r1, r3
 8001240:	4826      	ldr	r0, [pc, #152]	; (80012dc <HAL_UART_MspInit+0x110>)
 8001242:	f000 fbcd 	bl	80019e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	2026      	movs	r0, #38	; 0x26
 800124c:	f000 faff 	bl	800184e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001250:	2026      	movs	r0, #38	; 0x26
 8001252:	f000 fb18 	bl	8001886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001256:	e039      	b.n	80012cc <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a20      	ldr	r2, [pc, #128]	; (80012e0 <HAL_UART_MspInit+0x114>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d134      	bne.n	80012cc <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	4a1b      	ldr	r2, [pc, #108]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	6453      	str	r3, [r2, #68]	; 0x44
 8001272:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	4a14      	ldr	r2, [pc, #80]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6313      	str	r3, [r2, #48]	; 0x30
 800128e:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_UART_MspInit+0x10c>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800129a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800129e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80012ac:	2308      	movs	r3, #8
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	4619      	mov	r1, r3
 80012b6:	4809      	ldr	r0, [pc, #36]	; (80012dc <HAL_UART_MspInit+0x110>)
 80012b8:	f000 fb92 	bl	80019e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80012bc:	2200      	movs	r2, #0
 80012be:	2100      	movs	r1, #0
 80012c0:	2047      	movs	r0, #71	; 0x47
 80012c2:	f000 fac4 	bl	800184e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80012c6:	2047      	movs	r0, #71	; 0x47
 80012c8:	f000 fadd 	bl	8001886 <HAL_NVIC_EnableIRQ>
}
 80012cc:	bf00      	nop
 80012ce:	3730      	adds	r7, #48	; 0x30
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40004400 	.word	0x40004400
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40020000 	.word	0x40020000
 80012e0:	40011400 	.word	0x40011400

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <NMI_Handler+0x4>

080012ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ee:	e7fe      	b.n	80012ee <HardFault_Handler+0x4>

080012f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <MemManage_Handler+0x4>

080012f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012fa:	e7fe      	b.n	80012fa <BusFault_Handler+0x4>

080012fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <UsageFault_Handler+0x4>

08001302 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001330:	f000 f96e 	bl	8001610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}

08001338 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	Uart_isr(&huart2);
 800133c:	4803      	ldr	r0, [pc, #12]	; (800134c <USART2_IRQHandler+0x14>)
 800133e:	f002 febf 	bl	80040c0 <Uart_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001342:	4802      	ldr	r0, [pc, #8]	; (800134c <USART2_IRQHandler+0x14>)
 8001344:	f001 f9d0 	bl	80026e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000208 	.word	0x20000208

08001350 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	Uart_isr(&huart6);
 8001354:	4803      	ldr	r0, [pc, #12]	; (8001364 <USART6_IRQHandler+0x14>)
 8001356:	f002 feb3 	bl	80040c0 <Uart_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800135a:	4802      	ldr	r0, [pc, #8]	; (8001364 <USART6_IRQHandler+0x14>)
 800135c:	f001 f9c4 	bl	80026e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	2000024c 	.word	0x2000024c

08001368 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
	return 1;
 800136c:	2301      	movs	r3, #1
}
 800136e:	4618      	mov	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <_kill>:

int _kill(int pid, int sig)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001382:	f002 ff47 	bl	8004214 <__errno>
 8001386:	4603      	mov	r3, r0
 8001388:	2216      	movs	r2, #22
 800138a:	601a      	str	r2, [r3, #0]
	return -1;
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_exit>:

void _exit (int status)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80013a0:	f04f 31ff 	mov.w	r1, #4294967295
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ffe7 	bl	8001378 <_kill>
	while (1) {}		/* Make sure we hang here */
 80013aa:	e7fe      	b.n	80013aa <_exit+0x12>

080013ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	e00a      	b.n	80013d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013be:	f3af 8000 	nop.w
 80013c2:	4601      	mov	r1, r0
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	60ba      	str	r2, [r7, #8]
 80013ca:	b2ca      	uxtb	r2, r1
 80013cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	429a      	cmp	r2, r3
 80013da:	dbf0      	blt.n	80013be <_read+0x12>
	}

return len;
 80013dc:	687b      	ldr	r3, [r7, #4]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	e009      	b.n	800140c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60ba      	str	r2, [r7, #8]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3301      	adds	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbf1      	blt.n	80013f8 <_write+0x12>
	}
	return len;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_close>:

int _close(int file)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
	return -1;
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001446:	605a      	str	r2, [r3, #4]
	return 0;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <_isatty>:

int _isatty(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
	return 1;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
	return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
	...

08001488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001490:	4a14      	ldr	r2, [pc, #80]	; (80014e4 <_sbrk+0x5c>)
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <_sbrk+0x60>)
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800149c:	4b13      	ldr	r3, [pc, #76]	; (80014ec <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014a4:	4b11      	ldr	r3, [pc, #68]	; (80014ec <_sbrk+0x64>)
 80014a6:	4a12      	ldr	r2, [pc, #72]	; (80014f0 <_sbrk+0x68>)
 80014a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014aa:	4b10      	ldr	r3, [pc, #64]	; (80014ec <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d207      	bcs.n	80014c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b8:	f002 feac 	bl	8004214 <__errno>
 80014bc:	4603      	mov	r3, r0
 80014be:	220c      	movs	r2, #12
 80014c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
 80014c6:	e009      	b.n	80014dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c8:	4b08      	ldr	r3, [pc, #32]	; (80014ec <_sbrk+0x64>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ce:	4b07      	ldr	r3, [pc, #28]	; (80014ec <_sbrk+0x64>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4413      	add	r3, r2
 80014d6:	4a05      	ldr	r2, [pc, #20]	; (80014ec <_sbrk+0x64>)
 80014d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20018000 	.word	0x20018000
 80014e8:	00000400 	.word	0x00000400
 80014ec:	20000290 	.word	0x20000290
 80014f0:	20000bf0 	.word	0x20000bf0

080014f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <SystemInit+0x20>)
 80014fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014fe:	4a05      	ldr	r2, [pc, #20]	; (8001514 <SystemInit+0x20>)
 8001500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001518:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001550 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800151c:	480d      	ldr	r0, [pc, #52]	; (8001554 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800151e:	490e      	ldr	r1, [pc, #56]	; (8001558 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001520:	4a0e      	ldr	r2, [pc, #56]	; (800155c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001524:	e002      	b.n	800152c <LoopCopyDataInit>

08001526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152a:	3304      	adds	r3, #4

0800152c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800152c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001530:	d3f9      	bcc.n	8001526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001532:	4a0b      	ldr	r2, [pc, #44]	; (8001560 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001534:	4c0b      	ldr	r4, [pc, #44]	; (8001564 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001538:	e001      	b.n	800153e <LoopFillZerobss>

0800153a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800153c:	3204      	adds	r2, #4

0800153e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001540:	d3fb      	bcc.n	800153a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001542:	f7ff ffd7 	bl	80014f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001546:	f002 fe6b 	bl	8004220 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800154a:	f7ff fcc7 	bl	8000edc <main>
  bx  lr    
 800154e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001550:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001558:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800155c:	08007acc 	.word	0x08007acc
  ldr r2, =_sbss
 8001560:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001564:	20000bec 	.word	0x20000bec

08001568 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001568:	e7fe      	b.n	8001568 <ADC_IRQHandler>
	...

0800156c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001570:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <HAL_Init+0x40>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a0d      	ldr	r2, [pc, #52]	; (80015ac <HAL_Init+0x40>)
 8001576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800157a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800157c:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <HAL_Init+0x40>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a0a      	ldr	r2, [pc, #40]	; (80015ac <HAL_Init+0x40>)
 8001582:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001586:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001588:	4b08      	ldr	r3, [pc, #32]	; (80015ac <HAL_Init+0x40>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a07      	ldr	r2, [pc, #28]	; (80015ac <HAL_Init+0x40>)
 800158e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001592:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001594:	2003      	movs	r0, #3
 8001596:	f000 f94f 	bl	8001838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159a:	2000      	movs	r0, #0
 800159c:	f000 f808 	bl	80015b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a0:	f7ff fdec 	bl	800117c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40023c00 	.word	0x40023c00

080015b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_InitTick+0x54>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_InitTick+0x58>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f967 	bl	80018a2 <HAL_SYSTICK_Config>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e00e      	b.n	80015fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b0f      	cmp	r3, #15
 80015e2:	d80a      	bhi.n	80015fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e4:	2200      	movs	r2, #0
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ec:	f000 f92f 	bl	800184e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f0:	4a06      	ldr	r2, [pc, #24]	; (800160c <HAL_InitTick+0x5c>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	e000      	b.n	80015fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000000 	.word	0x20000000
 8001608:	20000008 	.word	0x20000008
 800160c:	20000004 	.word	0x20000004

08001610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <HAL_IncTick+0x20>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	461a      	mov	r2, r3
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_IncTick+0x24>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4413      	add	r3, r2
 8001620:	4a04      	ldr	r2, [pc, #16]	; (8001634 <HAL_IncTick+0x24>)
 8001622:	6013      	str	r3, [r2, #0]
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000008 	.word	0x20000008
 8001634:	20000294 	.word	0x20000294

08001638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return uwTick;
 800163c:	4b03      	ldr	r3, [pc, #12]	; (800164c <HAL_GetTick+0x14>)
 800163e:	681b      	ldr	r3, [r3, #0]
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	20000294 	.word	0x20000294

08001650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001658:	f7ff ffee 	bl	8001638 <HAL_GetTick>
 800165c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001668:	d005      	beq.n	8001676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800166a:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <HAL_Delay+0x44>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	461a      	mov	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4413      	add	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001676:	bf00      	nop
 8001678:	f7ff ffde 	bl	8001638 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	429a      	cmp	r2, r3
 8001686:	d8f7      	bhi.n	8001678 <HAL_Delay+0x28>
  {
  }
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000008 	.word	0x20000008

08001698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <__NVIC_SetPriorityGrouping+0x44>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016b4:	4013      	ands	r3, r2
 80016b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ca:	4a04      	ldr	r2, [pc, #16]	; (80016dc <__NVIC_SetPriorityGrouping+0x44>)
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	60d3      	str	r3, [r2, #12]
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e4:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <__NVIC_GetPriorityGrouping+0x18>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	0a1b      	lsrs	r3, r3, #8
 80016ea:	f003 0307 	and.w	r3, r3, #7
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	2b00      	cmp	r3, #0
 800170c:	db0b      	blt.n	8001726 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	f003 021f 	and.w	r2, r3, #31
 8001714:	4907      	ldr	r1, [pc, #28]	; (8001734 <__NVIC_EnableIRQ+0x38>)
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	095b      	lsrs	r3, r3, #5
 800171c:	2001      	movs	r0, #1
 800171e:	fa00 f202 	lsl.w	r2, r0, r2
 8001722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000e100 	.word	0xe000e100

08001738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	6039      	str	r1, [r7, #0]
 8001742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001748:	2b00      	cmp	r3, #0
 800174a:	db0a      	blt.n	8001762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	b2da      	uxtb	r2, r3
 8001750:	490c      	ldr	r1, [pc, #48]	; (8001784 <__NVIC_SetPriority+0x4c>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	0112      	lsls	r2, r2, #4
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	440b      	add	r3, r1
 800175c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001760:	e00a      	b.n	8001778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4908      	ldr	r1, [pc, #32]	; (8001788 <__NVIC_SetPriority+0x50>)
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	f003 030f 	and.w	r3, r3, #15
 800176e:	3b04      	subs	r3, #4
 8001770:	0112      	lsls	r2, r2, #4
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	440b      	add	r3, r1
 8001776:	761a      	strb	r2, [r3, #24]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	e000e100 	.word	0xe000e100
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800178c:	b480      	push	{r7}
 800178e:	b089      	sub	sp, #36	; 0x24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f1c3 0307 	rsb	r3, r3, #7
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	bf28      	it	cs
 80017aa:	2304      	movcs	r3, #4
 80017ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3304      	adds	r3, #4
 80017b2:	2b06      	cmp	r3, #6
 80017b4:	d902      	bls.n	80017bc <NVIC_EncodePriority+0x30>
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3b03      	subs	r3, #3
 80017ba:	e000      	b.n	80017be <NVIC_EncodePriority+0x32>
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c0:	f04f 32ff 	mov.w	r2, #4294967295
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43da      	mvns	r2, r3
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	401a      	ands	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	fa01 f303 	lsl.w	r3, r1, r3
 80017de:	43d9      	mvns	r1, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	4313      	orrs	r3, r2
         );
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3724      	adds	r7, #36	; 0x24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3b01      	subs	r3, #1
 8001800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001804:	d301      	bcc.n	800180a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001806:	2301      	movs	r3, #1
 8001808:	e00f      	b.n	800182a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180a:	4a0a      	ldr	r2, [pc, #40]	; (8001834 <SysTick_Config+0x40>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001812:	210f      	movs	r1, #15
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f7ff ff8e 	bl	8001738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <SysTick_Config+0x40>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001822:	4b04      	ldr	r3, [pc, #16]	; (8001834 <SysTick_Config+0x40>)
 8001824:	2207      	movs	r2, #7
 8001826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	e000e010 	.word	0xe000e010

08001838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff ff29 	bl	8001698 <__NVIC_SetPriorityGrouping>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	4603      	mov	r3, r0
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
 800185a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001860:	f7ff ff3e 	bl	80016e0 <__NVIC_GetPriorityGrouping>
 8001864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	68b9      	ldr	r1, [r7, #8]
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7ff ff8e 	bl	800178c <NVIC_EncodePriority>
 8001870:	4602      	mov	r2, r0
 8001872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001876:	4611      	mov	r1, r2
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff5d 	bl	8001738 <__NVIC_SetPriority>
}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	4603      	mov	r3, r0
 800188e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff31 	bl	80016fc <__NVIC_EnableIRQ>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ffa2 	bl	80017f4 <SysTick_Config>
 80018b0:	4603      	mov	r3, r0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b084      	sub	sp, #16
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff feb6 	bl	8001638 <HAL_GetTick>
 80018cc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d008      	beq.n	80018ec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2280      	movs	r2, #128	; 0x80
 80018de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e052      	b.n	8001992 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 0216 	bic.w	r2, r2, #22
 80018fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	695a      	ldr	r2, [r3, #20]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800190a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <HAL_DMA_Abort+0x62>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001918:	2b00      	cmp	r3, #0
 800191a:	d007      	beq.n	800192c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0208 	bic.w	r2, r2, #8
 800192a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f022 0201 	bic.w	r2, r2, #1
 800193a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800193c:	e013      	b.n	8001966 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193e:	f7ff fe7b 	bl	8001638 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b05      	cmp	r3, #5
 800194a:	d90c      	bls.n	8001966 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2220      	movs	r2, #32
 8001950:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2203      	movs	r2, #3
 8001956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e015      	b.n	8001992 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1e4      	bne.n	800193e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001978:	223f      	movs	r2, #63	; 0x3f
 800197a:	409a      	lsls	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d004      	beq.n	80019b8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e00c      	b.n	80019d2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2205      	movs	r2, #5
 80019bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 0201 	bic.w	r2, r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b089      	sub	sp, #36	; 0x24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
 80019fa:	e159      	b.n	8001cb0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019fc:	2201      	movs	r2, #1
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	f040 8148 	bne.w	8001caa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d005      	beq.n	8001a32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d130      	bne.n	8001a94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	68da      	ldr	r2, [r3, #12]
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a68:	2201      	movs	r2, #1
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	091b      	lsrs	r3, r3, #4
 8001a7e:	f003 0201 	and.w	r2, r3, #1
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 0303 	and.w	r3, r3, #3
 8001a9c:	2b03      	cmp	r3, #3
 8001a9e:	d017      	beq.n	8001ad0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	2203      	movs	r2, #3
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 0303 	and.w	r3, r3, #3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d123      	bne.n	8001b24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	08da      	lsrs	r2, r3, #3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3208      	adds	r2, #8
 8001ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	220f      	movs	r2, #15
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	08da      	lsrs	r2, r3, #3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3208      	adds	r2, #8
 8001b1e:	69b9      	ldr	r1, [r7, #24]
 8001b20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	2203      	movs	r2, #3
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0203 	and.w	r2, r3, #3
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 80a2 	beq.w	8001caa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	4b57      	ldr	r3, [pc, #348]	; (8001cc8 <HAL_GPIO_Init+0x2e8>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	4a56      	ldr	r2, [pc, #344]	; (8001cc8 <HAL_GPIO_Init+0x2e8>)
 8001b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b74:	6453      	str	r3, [r2, #68]	; 0x44
 8001b76:	4b54      	ldr	r3, [pc, #336]	; (8001cc8 <HAL_GPIO_Init+0x2e8>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b82:	4a52      	ldr	r2, [pc, #328]	; (8001ccc <HAL_GPIO_Init+0x2ec>)
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	089b      	lsrs	r3, r3, #2
 8001b88:	3302      	adds	r3, #2
 8001b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a49      	ldr	r2, [pc, #292]	; (8001cd0 <HAL_GPIO_Init+0x2f0>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d019      	beq.n	8001be2 <HAL_GPIO_Init+0x202>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a48      	ldr	r2, [pc, #288]	; (8001cd4 <HAL_GPIO_Init+0x2f4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d013      	beq.n	8001bde <HAL_GPIO_Init+0x1fe>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a47      	ldr	r2, [pc, #284]	; (8001cd8 <HAL_GPIO_Init+0x2f8>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d00d      	beq.n	8001bda <HAL_GPIO_Init+0x1fa>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a46      	ldr	r2, [pc, #280]	; (8001cdc <HAL_GPIO_Init+0x2fc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d007      	beq.n	8001bd6 <HAL_GPIO_Init+0x1f6>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a45      	ldr	r2, [pc, #276]	; (8001ce0 <HAL_GPIO_Init+0x300>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d101      	bne.n	8001bd2 <HAL_GPIO_Init+0x1f2>
 8001bce:	2304      	movs	r3, #4
 8001bd0:	e008      	b.n	8001be4 <HAL_GPIO_Init+0x204>
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	e006      	b.n	8001be4 <HAL_GPIO_Init+0x204>
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e004      	b.n	8001be4 <HAL_GPIO_Init+0x204>
 8001bda:	2302      	movs	r3, #2
 8001bdc:	e002      	b.n	8001be4 <HAL_GPIO_Init+0x204>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <HAL_GPIO_Init+0x204>
 8001be2:	2300      	movs	r3, #0
 8001be4:	69fa      	ldr	r2, [r7, #28]
 8001be6:	f002 0203 	and.w	r2, r2, #3
 8001bea:	0092      	lsls	r2, r2, #2
 8001bec:	4093      	lsls	r3, r2
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bf4:	4935      	ldr	r1, [pc, #212]	; (8001ccc <HAL_GPIO_Init+0x2ec>)
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	089b      	lsrs	r3, r3, #2
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c02:	4b38      	ldr	r3, [pc, #224]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c26:	4a2f      	ldr	r2, [pc, #188]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c2c:	4b2d      	ldr	r3, [pc, #180]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c50:	4a24      	ldr	r2, [pc, #144]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c56:	4b23      	ldr	r3, [pc, #140]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c7a:	4a1a      	ldr	r2, [pc, #104]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c80:	4b18      	ldr	r3, [pc, #96]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ca4:	4a0f      	ldr	r2, [pc, #60]	; (8001ce4 <HAL_GPIO_Init+0x304>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3301      	adds	r3, #1
 8001cae:	61fb      	str	r3, [r7, #28]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	2b0f      	cmp	r3, #15
 8001cb4:	f67f aea2 	bls.w	80019fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	3724      	adds	r7, #36	; 0x24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40013800 	.word	0x40013800
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020800 	.word	0x40020800
 8001cdc:	40020c00 	.word	0x40020c00
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40013c00 	.word	0x40013c00

08001ce8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cf8:	787b      	ldrb	r3, [r7, #1]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cfe:	887a      	ldrh	r2, [r7, #2]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d04:	e003      	b.n	8001d0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d06:	887b      	ldrh	r3, [r7, #2]
 8001d08:	041a      	lsls	r2, r3, #16
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	619a      	str	r2, [r3, #24]
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
	...

08001d1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e267      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d075      	beq.n	8001e26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d3a:	4b88      	ldr	r3, [pc, #544]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 030c 	and.w	r3, r3, #12
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d00c      	beq.n	8001d60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d46:	4b85      	ldr	r3, [pc, #532]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d112      	bne.n	8001d78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d52:	4b82      	ldr	r3, [pc, #520]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d5e:	d10b      	bne.n	8001d78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d60:	4b7e      	ldr	r3, [pc, #504]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d05b      	beq.n	8001e24 <HAL_RCC_OscConfig+0x108>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d157      	bne.n	8001e24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e242      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d80:	d106      	bne.n	8001d90 <HAL_RCC_OscConfig+0x74>
 8001d82:	4b76      	ldr	r3, [pc, #472]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a75      	ldr	r2, [pc, #468]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e01d      	b.n	8001dcc <HAL_RCC_OscConfig+0xb0>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0x98>
 8001d9a:	4b70      	ldr	r3, [pc, #448]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a6f      	ldr	r2, [pc, #444]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	4b6d      	ldr	r3, [pc, #436]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a6c      	ldr	r2, [pc, #432]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	e00b      	b.n	8001dcc <HAL_RCC_OscConfig+0xb0>
 8001db4:	4b69      	ldr	r3, [pc, #420]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a68      	ldr	r2, [pc, #416]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	4b66      	ldr	r3, [pc, #408]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a65      	ldr	r2, [pc, #404]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001dc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d013      	beq.n	8001dfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd4:	f7ff fc30 	bl	8001638 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ddc:	f7ff fc2c 	bl	8001638 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b64      	cmp	r3, #100	; 0x64
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e207      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	4b5b      	ldr	r3, [pc, #364]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <HAL_RCC_OscConfig+0xc0>
 8001dfa:	e014      	b.n	8001e26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fc1c 	bl	8001638 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e04:	f7ff fc18 	bl	8001638 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b64      	cmp	r3, #100	; 0x64
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e1f3      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e16:	4b51      	ldr	r3, [pc, #324]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0xe8>
 8001e22:	e000      	b.n	8001e26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d063      	beq.n	8001efa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e32:	4b4a      	ldr	r3, [pc, #296]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00b      	beq.n	8001e56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e3e:	4b47      	ldr	r3, [pc, #284]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d11c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e4a:	4b44      	ldr	r3, [pc, #272]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d116      	bne.n	8001e84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e56:	4b41      	ldr	r3, [pc, #260]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <HAL_RCC_OscConfig+0x152>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d001      	beq.n	8001e6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e1c7      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6e:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4937      	ldr	r1, [pc, #220]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e82:	e03a      	b.n	8001efa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d020      	beq.n	8001ece <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e8c:	4b34      	ldr	r3, [pc, #208]	; (8001f60 <HAL_RCC_OscConfig+0x244>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e92:	f7ff fbd1 	bl	8001638 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e9a:	f7ff fbcd 	bl	8001638 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e1a8      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eac:	4b2b      	ldr	r3, [pc, #172]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f0      	beq.n	8001e9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb8:	4b28      	ldr	r3, [pc, #160]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	4925      	ldr	r1, [pc, #148]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]
 8001ecc:	e015      	b.n	8001efa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ece:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <HAL_RCC_OscConfig+0x244>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fbb0 	bl	8001638 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001edc:	f7ff fbac 	bl	8001638 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e187      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eee:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d036      	beq.n	8001f74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d016      	beq.n	8001f3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <HAL_RCC_OscConfig+0x248>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f14:	f7ff fb90 	bl	8001638 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f1c:	f7ff fb8c 	bl	8001638 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e167      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <HAL_RCC_OscConfig+0x240>)
 8001f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0f0      	beq.n	8001f1c <HAL_RCC_OscConfig+0x200>
 8001f3a:	e01b      	b.n	8001f74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <HAL_RCC_OscConfig+0x248>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f42:	f7ff fb79 	bl	8001638 <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f48:	e00e      	b.n	8001f68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f4a:	f7ff fb75 	bl	8001638 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d907      	bls.n	8001f68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e150      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	42470000 	.word	0x42470000
 8001f64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f68:	4b88      	ldr	r3, [pc, #544]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1ea      	bne.n	8001f4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f000 8097 	beq.w	80020b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f82:	2300      	movs	r3, #0
 8001f84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f86:	4b81      	ldr	r3, [pc, #516]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10f      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	4b7d      	ldr	r3, [pc, #500]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	4a7c      	ldr	r2, [pc, #496]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fa2:	4b7a      	ldr	r3, [pc, #488]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb2:	4b77      	ldr	r3, [pc, #476]	; (8002190 <HAL_RCC_OscConfig+0x474>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d118      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fbe:	4b74      	ldr	r3, [pc, #464]	; (8002190 <HAL_RCC_OscConfig+0x474>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a73      	ldr	r2, [pc, #460]	; (8002190 <HAL_RCC_OscConfig+0x474>)
 8001fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fca:	f7ff fb35 	bl	8001638 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd2:	f7ff fb31 	bl	8001638 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e10c      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe4:	4b6a      	ldr	r3, [pc, #424]	; (8002190 <HAL_RCC_OscConfig+0x474>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0f0      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d106      	bne.n	8002006 <HAL_RCC_OscConfig+0x2ea>
 8001ff8:	4b64      	ldr	r3, [pc, #400]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ffc:	4a63      	ldr	r2, [pc, #396]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8001ffe:	f043 0301 	orr.w	r3, r3, #1
 8002002:	6713      	str	r3, [r2, #112]	; 0x70
 8002004:	e01c      	b.n	8002040 <HAL_RCC_OscConfig+0x324>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2b05      	cmp	r3, #5
 800200c:	d10c      	bne.n	8002028 <HAL_RCC_OscConfig+0x30c>
 800200e:	4b5f      	ldr	r3, [pc, #380]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002012:	4a5e      	ldr	r2, [pc, #376]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002014:	f043 0304 	orr.w	r3, r3, #4
 8002018:	6713      	str	r3, [r2, #112]	; 0x70
 800201a:	4b5c      	ldr	r3, [pc, #368]	; (800218c <HAL_RCC_OscConfig+0x470>)
 800201c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800201e:	4a5b      	ldr	r2, [pc, #364]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6713      	str	r3, [r2, #112]	; 0x70
 8002026:	e00b      	b.n	8002040 <HAL_RCC_OscConfig+0x324>
 8002028:	4b58      	ldr	r3, [pc, #352]	; (800218c <HAL_RCC_OscConfig+0x470>)
 800202a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800202c:	4a57      	ldr	r2, [pc, #348]	; (800218c <HAL_RCC_OscConfig+0x470>)
 800202e:	f023 0301 	bic.w	r3, r3, #1
 8002032:	6713      	str	r3, [r2, #112]	; 0x70
 8002034:	4b55      	ldr	r3, [pc, #340]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002038:	4a54      	ldr	r2, [pc, #336]	; (800218c <HAL_RCC_OscConfig+0x470>)
 800203a:	f023 0304 	bic.w	r3, r3, #4
 800203e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d015      	beq.n	8002074 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002048:	f7ff faf6 	bl	8001638 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800204e:	e00a      	b.n	8002066 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002050:	f7ff faf2 	bl	8001638 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	f241 3288 	movw	r2, #5000	; 0x1388
 800205e:	4293      	cmp	r3, r2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e0cb      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002066:	4b49      	ldr	r3, [pc, #292]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0ee      	beq.n	8002050 <HAL_RCC_OscConfig+0x334>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002074:	f7ff fae0 	bl	8001638 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207a:	e00a      	b.n	8002092 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7ff fadc 	bl	8001638 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f241 3288 	movw	r2, #5000	; 0x1388
 800208a:	4293      	cmp	r3, r2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e0b5      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002092:	4b3e      	ldr	r3, [pc, #248]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1ee      	bne.n	800207c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800209e:	7dfb      	ldrb	r3, [r7, #23]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d105      	bne.n	80020b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a4:	4b39      	ldr	r3, [pc, #228]	; (800218c <HAL_RCC_OscConfig+0x470>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	4a38      	ldr	r2, [pc, #224]	; (800218c <HAL_RCC_OscConfig+0x470>)
 80020aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 80a1 	beq.w	80021fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020ba:	4b34      	ldr	r3, [pc, #208]	; (800218c <HAL_RCC_OscConfig+0x470>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d05c      	beq.n	8002180 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d141      	bne.n	8002152 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ce:	4b31      	ldr	r3, [pc, #196]	; (8002194 <HAL_RCC_OscConfig+0x478>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d4:	f7ff fab0 	bl	8001638 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020dc:	f7ff faac 	bl	8001638 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e087      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ee:	4b27      	ldr	r3, [pc, #156]	; (800218c <HAL_RCC_OscConfig+0x470>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69da      	ldr	r2, [r3, #28]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002108:	019b      	lsls	r3, r3, #6
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	085b      	lsrs	r3, r3, #1
 8002112:	3b01      	subs	r3, #1
 8002114:	041b      	lsls	r3, r3, #16
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211c:	061b      	lsls	r3, r3, #24
 800211e:	491b      	ldr	r1, [pc, #108]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002124:	4b1b      	ldr	r3, [pc, #108]	; (8002194 <HAL_RCC_OscConfig+0x478>)
 8002126:	2201      	movs	r2, #1
 8002128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212a:	f7ff fa85 	bl	8001638 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002132:	f7ff fa81 	bl	8001638 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e05c      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002144:	4b11      	ldr	r3, [pc, #68]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0f0      	beq.n	8002132 <HAL_RCC_OscConfig+0x416>
 8002150:	e054      	b.n	80021fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_RCC_OscConfig+0x478>)
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002158:	f7ff fa6e 	bl	8001638 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002160:	f7ff fa6a 	bl	8001638 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e045      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_RCC_OscConfig+0x470>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x444>
 800217e:	e03d      	b.n	80021fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d107      	bne.n	8002198 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e038      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
 800218c:	40023800 	.word	0x40023800
 8002190:	40007000 	.word	0x40007000
 8002194:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002198:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <HAL_RCC_OscConfig+0x4ec>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d028      	beq.n	80021f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d121      	bne.n	80021f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021be:	429a      	cmp	r2, r3
 80021c0:	d11a      	bne.n	80021f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80021c8:	4013      	ands	r3, r2
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d111      	bne.n	80021f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021de:	085b      	lsrs	r3, r3, #1
 80021e0:	3b01      	subs	r3, #1
 80021e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d107      	bne.n	80021f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40023800 	.word	0x40023800

0800220c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0cc      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002220:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d90c      	bls.n	8002248 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b65      	ldr	r3, [pc, #404]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002236:	4b63      	ldr	r3, [pc, #396]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	d001      	beq.n	8002248 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e0b8      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d020      	beq.n	8002296 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b00      	cmp	r3, #0
 800225e:	d005      	beq.n	800226c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002260:	4b59      	ldr	r3, [pc, #356]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	4a58      	ldr	r2, [pc, #352]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800226a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0308 	and.w	r3, r3, #8
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002278:	4b53      	ldr	r3, [pc, #332]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4a52      	ldr	r2, [pc, #328]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002282:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002284:	4b50      	ldr	r3, [pc, #320]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	494d      	ldr	r1, [pc, #308]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002292:	4313      	orrs	r3, r2
 8002294:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d044      	beq.n	800232c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d107      	bne.n	80022ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	4b47      	ldr	r3, [pc, #284]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d119      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e07f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d003      	beq.n	80022ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ca:	4b3f      	ldr	r3, [pc, #252]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d109      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e06f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022da:	4b3b      	ldr	r3, [pc, #236]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e067      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ea:	4b37      	ldr	r3, [pc, #220]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f023 0203 	bic.w	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4934      	ldr	r1, [pc, #208]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022fc:	f7ff f99c 	bl	8001638 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002302:	e00a      	b.n	800231a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f7ff f998 	bl	8001638 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e04f      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	4b2b      	ldr	r3, [pc, #172]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 020c 	and.w	r2, r3, #12
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	429a      	cmp	r2, r3
 800232a:	d1eb      	bne.n	8002304 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800232c:	4b25      	ldr	r3, [pc, #148]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d20c      	bcs.n	8002354 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233a:	4b22      	ldr	r3, [pc, #136]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002342:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e032      	b.n	80023ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0304 	and.w	r3, r3, #4
 800235c:	2b00      	cmp	r3, #0
 800235e:	d008      	beq.n	8002372 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002360:	4b19      	ldr	r3, [pc, #100]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	4916      	ldr	r1, [pc, #88]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	4313      	orrs	r3, r2
 8002370:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d009      	beq.n	8002392 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800237e:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	490e      	ldr	r1, [pc, #56]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	4313      	orrs	r3, r2
 8002390:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002392:	f000 f821 	bl	80023d8 <HAL_RCC_GetSysClockFreq>
 8002396:	4602      	mov	r2, r0
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	091b      	lsrs	r3, r3, #4
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	490a      	ldr	r1, [pc, #40]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 80023a4:	5ccb      	ldrb	r3, [r1, r3]
 80023a6:	fa22 f303 	lsr.w	r3, r2, r3
 80023aa:	4a09      	ldr	r2, [pc, #36]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80023ae:	4b09      	ldr	r3, [pc, #36]	; (80023d4 <HAL_RCC_ClockConfig+0x1c8>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff f8fc 	bl	80015b0 <HAL_InitTick>

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023c00 	.word	0x40023c00
 80023c8:	40023800 	.word	0x40023800
 80023cc:	080076c8 	.word	0x080076c8
 80023d0:	20000000 	.word	0x20000000
 80023d4:	20000004 	.word	0x20000004

080023d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023dc:	b094      	sub	sp, #80	; 0x50
 80023de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	647b      	str	r3, [r7, #68]	; 0x44
 80023e4:	2300      	movs	r3, #0
 80023e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023e8:	2300      	movs	r3, #0
 80023ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023f0:	4b79      	ldr	r3, [pc, #484]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 030c 	and.w	r3, r3, #12
 80023f8:	2b08      	cmp	r3, #8
 80023fa:	d00d      	beq.n	8002418 <HAL_RCC_GetSysClockFreq+0x40>
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	f200 80e1 	bhi.w	80025c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x34>
 8002406:	2b04      	cmp	r3, #4
 8002408:	d003      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0x3a>
 800240a:	e0db      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800240c:	4b73      	ldr	r3, [pc, #460]	; (80025dc <HAL_RCC_GetSysClockFreq+0x204>)
 800240e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002410:	e0db      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002412:	4b73      	ldr	r3, [pc, #460]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002414:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002416:	e0d8      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002418:	4b6f      	ldr	r3, [pc, #444]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002420:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002422:	4b6d      	ldr	r3, [pc, #436]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d063      	beq.n	80024f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800242e:	4b6a      	ldr	r3, [pc, #424]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	099b      	lsrs	r3, r3, #6
 8002434:	2200      	movs	r2, #0
 8002436:	63bb      	str	r3, [r7, #56]	; 0x38
 8002438:	63fa      	str	r2, [r7, #60]	; 0x3c
 800243a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800243c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002440:	633b      	str	r3, [r7, #48]	; 0x30
 8002442:	2300      	movs	r3, #0
 8002444:	637b      	str	r3, [r7, #52]	; 0x34
 8002446:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800244a:	4622      	mov	r2, r4
 800244c:	462b      	mov	r3, r5
 800244e:	f04f 0000 	mov.w	r0, #0
 8002452:	f04f 0100 	mov.w	r1, #0
 8002456:	0159      	lsls	r1, r3, #5
 8002458:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800245c:	0150      	lsls	r0, r2, #5
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	4621      	mov	r1, r4
 8002464:	1a51      	subs	r1, r2, r1
 8002466:	6139      	str	r1, [r7, #16]
 8002468:	4629      	mov	r1, r5
 800246a:	eb63 0301 	sbc.w	r3, r3, r1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800247c:	4659      	mov	r1, fp
 800247e:	018b      	lsls	r3, r1, #6
 8002480:	4651      	mov	r1, sl
 8002482:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002486:	4651      	mov	r1, sl
 8002488:	018a      	lsls	r2, r1, #6
 800248a:	4651      	mov	r1, sl
 800248c:	ebb2 0801 	subs.w	r8, r2, r1
 8002490:	4659      	mov	r1, fp
 8002492:	eb63 0901 	sbc.w	r9, r3, r1
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	f04f 0300 	mov.w	r3, #0
 800249e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024aa:	4690      	mov	r8, r2
 80024ac:	4699      	mov	r9, r3
 80024ae:	4623      	mov	r3, r4
 80024b0:	eb18 0303 	adds.w	r3, r8, r3
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	462b      	mov	r3, r5
 80024b8:	eb49 0303 	adc.w	r3, r9, r3
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024ca:	4629      	mov	r1, r5
 80024cc:	024b      	lsls	r3, r1, #9
 80024ce:	4621      	mov	r1, r4
 80024d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024d4:	4621      	mov	r1, r4
 80024d6:	024a      	lsls	r2, r1, #9
 80024d8:	4610      	mov	r0, r2
 80024da:	4619      	mov	r1, r3
 80024dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024de:	2200      	movs	r2, #0
 80024e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80024e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80024e8:	f7fe fb76 	bl	8000bd8 <__aeabi_uldivmod>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4613      	mov	r3, r2
 80024f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024f4:	e058      	b.n	80025a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024f6:	4b38      	ldr	r3, [pc, #224]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	099b      	lsrs	r3, r3, #6
 80024fc:	2200      	movs	r2, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	4611      	mov	r1, r2
 8002502:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002506:	623b      	str	r3, [r7, #32]
 8002508:	2300      	movs	r3, #0
 800250a:	627b      	str	r3, [r7, #36]	; 0x24
 800250c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002510:	4642      	mov	r2, r8
 8002512:	464b      	mov	r3, r9
 8002514:	f04f 0000 	mov.w	r0, #0
 8002518:	f04f 0100 	mov.w	r1, #0
 800251c:	0159      	lsls	r1, r3, #5
 800251e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002522:	0150      	lsls	r0, r2, #5
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4641      	mov	r1, r8
 800252a:	ebb2 0a01 	subs.w	sl, r2, r1
 800252e:	4649      	mov	r1, r9
 8002530:	eb63 0b01 	sbc.w	fp, r3, r1
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002540:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002544:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002548:	ebb2 040a 	subs.w	r4, r2, sl
 800254c:	eb63 050b 	sbc.w	r5, r3, fp
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	00eb      	lsls	r3, r5, #3
 800255a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800255e:	00e2      	lsls	r2, r4, #3
 8002560:	4614      	mov	r4, r2
 8002562:	461d      	mov	r5, r3
 8002564:	4643      	mov	r3, r8
 8002566:	18e3      	adds	r3, r4, r3
 8002568:	603b      	str	r3, [r7, #0]
 800256a:	464b      	mov	r3, r9
 800256c:	eb45 0303 	adc.w	r3, r5, r3
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800257e:	4629      	mov	r1, r5
 8002580:	028b      	lsls	r3, r1, #10
 8002582:	4621      	mov	r1, r4
 8002584:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002588:	4621      	mov	r1, r4
 800258a:	028a      	lsls	r2, r1, #10
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002592:	2200      	movs	r2, #0
 8002594:	61bb      	str	r3, [r7, #24]
 8002596:	61fa      	str	r2, [r7, #28]
 8002598:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800259c:	f7fe fb1c 	bl	8000bd8 <__aeabi_uldivmod>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4613      	mov	r3, r2
 80025a6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	0c1b      	lsrs	r3, r3, #16
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	3301      	adds	r3, #1
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80025b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80025ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025c2:	e002      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <HAL_RCC_GetSysClockFreq+0x204>)
 80025c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3750      	adds	r7, #80	; 0x50
 80025d0:	46bd      	mov	sp, r7
 80025d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	00f42400 	.word	0x00f42400
 80025e0:	007a1200 	.word	0x007a1200

080025e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025e8:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025ea:	681b      	ldr	r3, [r3, #0]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	20000000 	.word	0x20000000

080025fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002600:	f7ff fff0 	bl	80025e4 <HAL_RCC_GetHCLKFreq>
 8002604:	4602      	mov	r2, r0
 8002606:	4b05      	ldr	r3, [pc, #20]	; (800261c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	0a9b      	lsrs	r3, r3, #10
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	4903      	ldr	r1, [pc, #12]	; (8002620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002612:	5ccb      	ldrb	r3, [r1, r3]
 8002614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002618:	4618      	mov	r0, r3
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40023800 	.word	0x40023800
 8002620:	080076d8 	.word	0x080076d8

08002624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002628:	f7ff ffdc 	bl	80025e4 <HAL_RCC_GetHCLKFreq>
 800262c:	4602      	mov	r2, r0
 800262e:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	0b5b      	lsrs	r3, r3, #13
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	4903      	ldr	r1, [pc, #12]	; (8002648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800263a:	5ccb      	ldrb	r3, [r1, r3]
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40023800 	.word	0x40023800
 8002648:	080076d8 	.word	0x080076d8

0800264c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e03f      	b.n	80026de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe fdaa 	bl	80011cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2224      	movs	r2, #36	; 0x24
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800268e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 fc7b 	bl	8002f8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	695a      	ldr	r2, [r3, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68da      	ldr	r2, [r3, #12]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b0ba      	sub	sp, #232	; 0xe8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800270e:	2300      	movs	r3, #0
 8002710:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002714:	2300      	movs	r3, #0
 8002716:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800271a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002726:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800272e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	2b00      	cmp	r3, #0
 8002738:	d009      	beq.n	800274e <HAL_UART_IRQHandler+0x66>
 800273a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800273e:	f003 0320 	and.w	r3, r3, #32
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fb65 	bl	8002e16 <UART_Receive_IT>
      return;
 800274c:	e256      	b.n	8002bfc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800274e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80de 	beq.w	8002914 <HAL_UART_IRQHandler+0x22c>
 8002758:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	2b00      	cmp	r3, #0
 8002762:	d106      	bne.n	8002772 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002768:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 80d1 	beq.w	8002914 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <HAL_UART_IRQHandler+0xae>
 800277e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002786:	2b00      	cmp	r3, #0
 8002788:	d005      	beq.n	8002796 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	f043 0201 	orr.w	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00b      	beq.n	80027ba <HAL_UART_IRQHandler+0xd2>
 80027a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d005      	beq.n	80027ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f043 0202 	orr.w	r2, r3, #2
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00b      	beq.n	80027de <HAL_UART_IRQHandler+0xf6>
 80027c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f043 0204 	orr.w	r2, r3, #4
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d011      	beq.n	800280e <HAL_UART_IRQHandler+0x126>
 80027ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027ee:	f003 0320 	and.w	r3, r3, #32
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d105      	bne.n	8002802 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80027f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d005      	beq.n	800280e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	f043 0208 	orr.w	r2, r3, #8
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	2b00      	cmp	r3, #0
 8002814:	f000 81ed 	beq.w	8002bf2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	2b00      	cmp	r3, #0
 8002822:	d008      	beq.n	8002836 <HAL_UART_IRQHandler+0x14e>
 8002824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 faf0 	bl	8002e16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002840:	2b40      	cmp	r3, #64	; 0x40
 8002842:	bf0c      	ite	eq
 8002844:	2301      	moveq	r3, #1
 8002846:	2300      	movne	r3, #0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d103      	bne.n	8002862 <HAL_UART_IRQHandler+0x17a>
 800285a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800285e:	2b00      	cmp	r3, #0
 8002860:	d04f      	beq.n	8002902 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f9f8 	bl	8002c58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002872:	2b40      	cmp	r3, #64	; 0x40
 8002874:	d141      	bne.n	80028fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	3314      	adds	r3, #20
 800287c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002880:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002884:	e853 3f00 	ldrex	r3, [r3]
 8002888:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800288c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002890:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002894:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	3314      	adds	r3, #20
 800289e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80028a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028b2:	e841 2300 	strex	r3, r2, [r1]
 80028b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1d9      	bne.n	8002876 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d013      	beq.n	80028f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ce:	4a7d      	ldr	r2, [pc, #500]	; (8002ac4 <HAL_UART_IRQHandler+0x3dc>)
 80028d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f85f 	bl	800199a <HAL_DMA_Abort_IT>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d016      	beq.n	8002910 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028ec:	4610      	mov	r0, r2
 80028ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f0:	e00e      	b.n	8002910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f99a 	bl	8002c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f8:	e00a      	b.n	8002910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f996 	bl	8002c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002900:	e006      	b.n	8002910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f992 	bl	8002c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800290e:	e170      	b.n	8002bf2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002910:	bf00      	nop
    return;
 8002912:	e16e      	b.n	8002bf2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002918:	2b01      	cmp	r3, #1
 800291a:	f040 814a 	bne.w	8002bb2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800291e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002922:	f003 0310 	and.w	r3, r3, #16
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8143 	beq.w	8002bb2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800292c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002930:	f003 0310 	and.w	r3, r3, #16
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 813c 	beq.w	8002bb2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295a:	2b40      	cmp	r3, #64	; 0x40
 800295c:	f040 80b4 	bne.w	8002ac8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800296c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 8140 	beq.w	8002bf6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800297a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800297e:	429a      	cmp	r2, r3
 8002980:	f080 8139 	bcs.w	8002bf6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800298a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002996:	f000 8088 	beq.w	8002aaa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	330c      	adds	r3, #12
 80029a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029a8:	e853 3f00 	ldrex	r3, [r3]
 80029ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	330c      	adds	r3, #12
 80029c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80029c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029d6:	e841 2300 	strex	r3, r2, [r1]
 80029da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1d9      	bne.n	800299a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	3314      	adds	r3, #20
 80029ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029f0:	e853 3f00 	ldrex	r3, [r3]
 80029f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80029f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029f8:	f023 0301 	bic.w	r3, r3, #1
 80029fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	3314      	adds	r3, #20
 8002a06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a0a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a0e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a10:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a16:	e841 2300 	strex	r3, r2, [r1]
 8002a1a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1e1      	bne.n	80029e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3314      	adds	r3, #20
 8002a28:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a2c:	e853 3f00 	ldrex	r3, [r3]
 8002a30:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3314      	adds	r3, #20
 8002a42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a46:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a48:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a4c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a4e:	e841 2300 	strex	r3, r2, [r1]
 8002a52:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1e3      	bne.n	8002a22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	330c      	adds	r3, #12
 8002a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a72:	e853 3f00 	ldrex	r3, [r3]
 8002a76:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a7a:	f023 0310 	bic.w	r3, r3, #16
 8002a7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	330c      	adds	r3, #12
 8002a88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a8c:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a8e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a94:	e841 2300 	strex	r3, r2, [r1]
 8002a98:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002a9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e3      	bne.n	8002a68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fe ff08 	bl	80018ba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	4619      	mov	r1, r3
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f8c0 	bl	8002c40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ac0:	e099      	b.n	8002bf6 <HAL_UART_IRQHandler+0x50e>
 8002ac2:	bf00      	nop
 8002ac4:	08002d1f 	.word	0x08002d1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 808b 	beq.w	8002bfa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002ae4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 8086 	beq.w	8002bfa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	330c      	adds	r3, #12
 8002af4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002af8:	e853 3f00 	ldrex	r3, [r3]
 8002afc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002afe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b04:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	330c      	adds	r3, #12
 8002b0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b12:	647a      	str	r2, [r7, #68]	; 0x44
 8002b14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b16:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b1a:	e841 2300 	strex	r3, r2, [r1]
 8002b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1e3      	bne.n	8002aee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	3314      	adds	r3, #20
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b30:	e853 3f00 	ldrex	r3, [r3]
 8002b34:	623b      	str	r3, [r7, #32]
   return(result);
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	f023 0301 	bic.w	r3, r3, #1
 8002b3c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3314      	adds	r3, #20
 8002b46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b4a:	633a      	str	r2, [r7, #48]	; 0x30
 8002b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b52:	e841 2300 	strex	r3, r2, [r1]
 8002b56:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1e3      	bne.n	8002b26 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2220      	movs	r2, #32
 8002b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	330c      	adds	r3, #12
 8002b72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	e853 3f00 	ldrex	r3, [r3]
 8002b7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f023 0310 	bic.w	r3, r3, #16
 8002b82:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	330c      	adds	r3, #12
 8002b8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002b90:	61fa      	str	r2, [r7, #28]
 8002b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b94:	69b9      	ldr	r1, [r7, #24]
 8002b96:	69fa      	ldr	r2, [r7, #28]
 8002b98:	e841 2300 	strex	r3, r2, [r1]
 8002b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1e3      	bne.n	8002b6c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ba4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ba8:	4619      	mov	r1, r3
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f848 	bl	8002c40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bb0:	e023      	b.n	8002bfa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x4ea>
 8002bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f8bb 	bl	8002d46 <UART_Transmit_IT>
    return;
 8002bd0:	e014      	b.n	8002bfc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00e      	beq.n	8002bfc <HAL_UART_IRQHandler+0x514>
 8002bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d008      	beq.n	8002bfc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8fb 	bl	8002de6 <UART_EndTransmit_IT>
    return;
 8002bf0:	e004      	b.n	8002bfc <HAL_UART_IRQHandler+0x514>
    return;
 8002bf2:	bf00      	nop
 8002bf4:	e002      	b.n	8002bfc <HAL_UART_IRQHandler+0x514>
      return;
 8002bf6:	bf00      	nop
 8002bf8:	e000      	b.n	8002bfc <HAL_UART_IRQHandler+0x514>
      return;
 8002bfa:	bf00      	nop
  }
}
 8002bfc:	37e8      	adds	r7, #232	; 0xe8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop

08002c04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b095      	sub	sp, #84	; 0x54
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	330c      	adds	r3, #12
 8002c66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6a:	e853 3f00 	ldrex	r3, [r3]
 8002c6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	330c      	adds	r3, #12
 8002c7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c80:	643a      	str	r2, [r7, #64]	; 0x40
 8002c82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c88:	e841 2300 	strex	r3, r2, [r1]
 8002c8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1e5      	bne.n	8002c60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	3314      	adds	r3, #20
 8002c9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	e853 3f00 	ldrex	r3, [r3]
 8002ca2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f023 0301 	bic.w	r3, r3, #1
 8002caa:	64bb      	str	r3, [r7, #72]	; 0x48
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	3314      	adds	r3, #20
 8002cb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cb4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cbc:	e841 2300 	strex	r3, r2, [r1]
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1e5      	bne.n	8002c94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d119      	bne.n	8002d04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	330c      	adds	r3, #12
 8002cd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	e853 3f00 	ldrex	r3, [r3]
 8002cde:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	f023 0310 	bic.w	r3, r3, #16
 8002ce6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	330c      	adds	r3, #12
 8002cee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cf0:	61ba      	str	r2, [r7, #24]
 8002cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf4:	6979      	ldr	r1, [r7, #20]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	e841 2300 	strex	r3, r2, [r1]
 8002cfc:	613b      	str	r3, [r7, #16]
   return(result);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1e5      	bne.n	8002cd0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2220      	movs	r2, #32
 8002d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d12:	bf00      	nop
 8002d14:	3754      	adds	r7, #84	; 0x54
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f7ff ff77 	bl	8002c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b085      	sub	sp, #20
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b21      	cmp	r3, #33	; 0x21
 8002d58:	d13e      	bne.n	8002dd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d62:	d114      	bne.n	8002d8e <UART_Transmit_IT+0x48>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d110      	bne.n	8002d8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	1c9a      	adds	r2, r3, #2
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	621a      	str	r2, [r3, #32]
 8002d8c:	e008      	b.n	8002da0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	1c59      	adds	r1, r3, #1
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6211      	str	r1, [r2, #32]
 8002d98:	781a      	ldrb	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	3b01      	subs	r3, #1
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	4619      	mov	r1, r3
 8002dae:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10f      	bne.n	8002dd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68da      	ldr	r2, [r3, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	e000      	b.n	8002dda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002dd8:	2302      	movs	r3, #2
  }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff fefc 	bl	8002c04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b08c      	sub	sp, #48	; 0x30
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b22      	cmp	r3, #34	; 0x22
 8002e28:	f040 80ab 	bne.w	8002f82 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e34:	d117      	bne.n	8002e66 <UART_Receive_IT+0x50>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d113      	bne.n	8002e66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	629a      	str	r2, [r3, #40]	; 0x28
 8002e64:	e026      	b.n	8002eb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e78:	d007      	beq.n	8002e8a <UART_Receive_IT+0x74>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10a      	bne.n	8002e98 <UART_Receive_IT+0x82>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e94:	701a      	strb	r2, [r3, #0]
 8002e96:	e008      	b.n	8002eaa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	1c5a      	adds	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d15a      	bne.n	8002f7e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0220 	bic.w	r2, r2, #32
 8002ed6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ee6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695a      	ldr	r2, [r3, #20]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d135      	bne.n	8002f74 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	e853 3f00 	ldrex	r3, [r3]
 8002f1c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	f023 0310 	bic.w	r3, r3, #16
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	330c      	adds	r3, #12
 8002f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f2e:	623a      	str	r2, [r7, #32]
 8002f30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f32:	69f9      	ldr	r1, [r7, #28]
 8002f34:	6a3a      	ldr	r2, [r7, #32]
 8002f36:	e841 2300 	strex	r3, r2, [r1]
 8002f3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1e5      	bne.n	8002f0e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0310 	and.w	r3, r3, #16
 8002f4c:	2b10      	cmp	r3, #16
 8002f4e:	d10a      	bne.n	8002f66 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f50:	2300      	movs	r3, #0
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7ff fe67 	bl	8002c40 <HAL_UARTEx_RxEventCallback>
 8002f72:	e002      	b.n	8002f7a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff fe4f 	bl	8002c18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	e002      	b.n	8002f84 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	e000      	b.n	8002f84 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002f82:	2302      	movs	r3, #2
  }
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3730      	adds	r7, #48	; 0x30
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f90:	b0c0      	sub	sp, #256	; 0x100
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa8:	68d9      	ldr	r1, [r3, #12]
 8002faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	ea40 0301 	orr.w	r3, r0, r1
 8002fb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fe4:	f021 010c 	bic.w	r1, r1, #12
 8002fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ff2:	430b      	orrs	r3, r1
 8002ff4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003006:	6999      	ldr	r1, [r3, #24]
 8003008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	ea40 0301 	orr.w	r3, r0, r1
 8003012:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	4b8f      	ldr	r3, [pc, #572]	; (8003258 <UART_SetConfig+0x2cc>)
 800301c:	429a      	cmp	r2, r3
 800301e:	d005      	beq.n	800302c <UART_SetConfig+0xa0>
 8003020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4b8d      	ldr	r3, [pc, #564]	; (800325c <UART_SetConfig+0x2d0>)
 8003028:	429a      	cmp	r2, r3
 800302a:	d104      	bne.n	8003036 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800302c:	f7ff fafa 	bl	8002624 <HAL_RCC_GetPCLK2Freq>
 8003030:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003034:	e003      	b.n	800303e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003036:	f7ff fae1 	bl	80025fc <HAL_RCC_GetPCLK1Freq>
 800303a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800303e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003042:	69db      	ldr	r3, [r3, #28]
 8003044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003048:	f040 810c 	bne.w	8003264 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800304c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003050:	2200      	movs	r2, #0
 8003052:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003056:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800305a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800305e:	4622      	mov	r2, r4
 8003060:	462b      	mov	r3, r5
 8003062:	1891      	adds	r1, r2, r2
 8003064:	65b9      	str	r1, [r7, #88]	; 0x58
 8003066:	415b      	adcs	r3, r3
 8003068:	65fb      	str	r3, [r7, #92]	; 0x5c
 800306a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800306e:	4621      	mov	r1, r4
 8003070:	eb12 0801 	adds.w	r8, r2, r1
 8003074:	4629      	mov	r1, r5
 8003076:	eb43 0901 	adc.w	r9, r3, r1
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003086:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800308a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800308e:	4690      	mov	r8, r2
 8003090:	4699      	mov	r9, r3
 8003092:	4623      	mov	r3, r4
 8003094:	eb18 0303 	adds.w	r3, r8, r3
 8003098:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800309c:	462b      	mov	r3, r5
 800309e:	eb49 0303 	adc.w	r3, r9, r3
 80030a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80030a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80030b2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80030b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80030ba:	460b      	mov	r3, r1
 80030bc:	18db      	adds	r3, r3, r3
 80030be:	653b      	str	r3, [r7, #80]	; 0x50
 80030c0:	4613      	mov	r3, r2
 80030c2:	eb42 0303 	adc.w	r3, r2, r3
 80030c6:	657b      	str	r3, [r7, #84]	; 0x54
 80030c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80030cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80030d0:	f7fd fd82 	bl	8000bd8 <__aeabi_uldivmod>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4b61      	ldr	r3, [pc, #388]	; (8003260 <UART_SetConfig+0x2d4>)
 80030da:	fba3 2302 	umull	r2, r3, r3, r2
 80030de:	095b      	lsrs	r3, r3, #5
 80030e0:	011c      	lsls	r4, r3, #4
 80030e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030e6:	2200      	movs	r2, #0
 80030e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030ec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80030f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80030f4:	4642      	mov	r2, r8
 80030f6:	464b      	mov	r3, r9
 80030f8:	1891      	adds	r1, r2, r2
 80030fa:	64b9      	str	r1, [r7, #72]	; 0x48
 80030fc:	415b      	adcs	r3, r3
 80030fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003100:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003104:	4641      	mov	r1, r8
 8003106:	eb12 0a01 	adds.w	sl, r2, r1
 800310a:	4649      	mov	r1, r9
 800310c:	eb43 0b01 	adc.w	fp, r3, r1
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800311c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003124:	4692      	mov	sl, r2
 8003126:	469b      	mov	fp, r3
 8003128:	4643      	mov	r3, r8
 800312a:	eb1a 0303 	adds.w	r3, sl, r3
 800312e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003132:	464b      	mov	r3, r9
 8003134:	eb4b 0303 	adc.w	r3, fp, r3
 8003138:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800313c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003148:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800314c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003150:	460b      	mov	r3, r1
 8003152:	18db      	adds	r3, r3, r3
 8003154:	643b      	str	r3, [r7, #64]	; 0x40
 8003156:	4613      	mov	r3, r2
 8003158:	eb42 0303 	adc.w	r3, r2, r3
 800315c:	647b      	str	r3, [r7, #68]	; 0x44
 800315e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003162:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003166:	f7fd fd37 	bl	8000bd8 <__aeabi_uldivmod>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4611      	mov	r1, r2
 8003170:	4b3b      	ldr	r3, [pc, #236]	; (8003260 <UART_SetConfig+0x2d4>)
 8003172:	fba3 2301 	umull	r2, r3, r3, r1
 8003176:	095b      	lsrs	r3, r3, #5
 8003178:	2264      	movs	r2, #100	; 0x64
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	1acb      	subs	r3, r1, r3
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003186:	4b36      	ldr	r3, [pc, #216]	; (8003260 <UART_SetConfig+0x2d4>)
 8003188:	fba3 2302 	umull	r2, r3, r3, r2
 800318c:	095b      	lsrs	r3, r3, #5
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003194:	441c      	add	r4, r3
 8003196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800319a:	2200      	movs	r2, #0
 800319c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031a0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80031a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80031a8:	4642      	mov	r2, r8
 80031aa:	464b      	mov	r3, r9
 80031ac:	1891      	adds	r1, r2, r2
 80031ae:	63b9      	str	r1, [r7, #56]	; 0x38
 80031b0:	415b      	adcs	r3, r3
 80031b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80031b8:	4641      	mov	r1, r8
 80031ba:	1851      	adds	r1, r2, r1
 80031bc:	6339      	str	r1, [r7, #48]	; 0x30
 80031be:	4649      	mov	r1, r9
 80031c0:	414b      	adcs	r3, r1
 80031c2:	637b      	str	r3, [r7, #52]	; 0x34
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80031d0:	4659      	mov	r1, fp
 80031d2:	00cb      	lsls	r3, r1, #3
 80031d4:	4651      	mov	r1, sl
 80031d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031da:	4651      	mov	r1, sl
 80031dc:	00ca      	lsls	r2, r1, #3
 80031de:	4610      	mov	r0, r2
 80031e0:	4619      	mov	r1, r3
 80031e2:	4603      	mov	r3, r0
 80031e4:	4642      	mov	r2, r8
 80031e6:	189b      	adds	r3, r3, r2
 80031e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031ec:	464b      	mov	r3, r9
 80031ee:	460a      	mov	r2, r1
 80031f0:	eb42 0303 	adc.w	r3, r2, r3
 80031f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003204:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003208:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800320c:	460b      	mov	r3, r1
 800320e:	18db      	adds	r3, r3, r3
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
 8003212:	4613      	mov	r3, r2
 8003214:	eb42 0303 	adc.w	r3, r2, r3
 8003218:	62fb      	str	r3, [r7, #44]	; 0x2c
 800321a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800321e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003222:	f7fd fcd9 	bl	8000bd8 <__aeabi_uldivmod>
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	4b0d      	ldr	r3, [pc, #52]	; (8003260 <UART_SetConfig+0x2d4>)
 800322c:	fba3 1302 	umull	r1, r3, r3, r2
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	2164      	movs	r1, #100	; 0x64
 8003234:	fb01 f303 	mul.w	r3, r1, r3
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	3332      	adds	r3, #50	; 0x32
 800323e:	4a08      	ldr	r2, [pc, #32]	; (8003260 <UART_SetConfig+0x2d4>)
 8003240:	fba2 2303 	umull	r2, r3, r2, r3
 8003244:	095b      	lsrs	r3, r3, #5
 8003246:	f003 0207 	and.w	r2, r3, #7
 800324a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4422      	add	r2, r4
 8003252:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003254:	e105      	b.n	8003462 <UART_SetConfig+0x4d6>
 8003256:	bf00      	nop
 8003258:	40011000 	.word	0x40011000
 800325c:	40011400 	.word	0x40011400
 8003260:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003264:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003268:	2200      	movs	r2, #0
 800326a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800326e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003272:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003276:	4642      	mov	r2, r8
 8003278:	464b      	mov	r3, r9
 800327a:	1891      	adds	r1, r2, r2
 800327c:	6239      	str	r1, [r7, #32]
 800327e:	415b      	adcs	r3, r3
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
 8003282:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003286:	4641      	mov	r1, r8
 8003288:	1854      	adds	r4, r2, r1
 800328a:	4649      	mov	r1, r9
 800328c:	eb43 0501 	adc.w	r5, r3, r1
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	00eb      	lsls	r3, r5, #3
 800329a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800329e:	00e2      	lsls	r2, r4, #3
 80032a0:	4614      	mov	r4, r2
 80032a2:	461d      	mov	r5, r3
 80032a4:	4643      	mov	r3, r8
 80032a6:	18e3      	adds	r3, r4, r3
 80032a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80032ac:	464b      	mov	r3, r9
 80032ae:	eb45 0303 	adc.w	r3, r5, r3
 80032b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80032b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80032c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	f04f 0300 	mov.w	r3, #0
 80032ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80032d2:	4629      	mov	r1, r5
 80032d4:	008b      	lsls	r3, r1, #2
 80032d6:	4621      	mov	r1, r4
 80032d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032dc:	4621      	mov	r1, r4
 80032de:	008a      	lsls	r2, r1, #2
 80032e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80032e4:	f7fd fc78 	bl	8000bd8 <__aeabi_uldivmod>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4b60      	ldr	r3, [pc, #384]	; (8003470 <UART_SetConfig+0x4e4>)
 80032ee:	fba3 2302 	umull	r2, r3, r3, r2
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	011c      	lsls	r4, r3, #4
 80032f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003300:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003304:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003308:	4642      	mov	r2, r8
 800330a:	464b      	mov	r3, r9
 800330c:	1891      	adds	r1, r2, r2
 800330e:	61b9      	str	r1, [r7, #24]
 8003310:	415b      	adcs	r3, r3
 8003312:	61fb      	str	r3, [r7, #28]
 8003314:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003318:	4641      	mov	r1, r8
 800331a:	1851      	adds	r1, r2, r1
 800331c:	6139      	str	r1, [r7, #16]
 800331e:	4649      	mov	r1, r9
 8003320:	414b      	adcs	r3, r1
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003330:	4659      	mov	r1, fp
 8003332:	00cb      	lsls	r3, r1, #3
 8003334:	4651      	mov	r1, sl
 8003336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800333a:	4651      	mov	r1, sl
 800333c:	00ca      	lsls	r2, r1, #3
 800333e:	4610      	mov	r0, r2
 8003340:	4619      	mov	r1, r3
 8003342:	4603      	mov	r3, r0
 8003344:	4642      	mov	r2, r8
 8003346:	189b      	adds	r3, r3, r2
 8003348:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800334c:	464b      	mov	r3, r9
 800334e:	460a      	mov	r2, r1
 8003350:	eb42 0303 	adc.w	r3, r2, r3
 8003354:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	67bb      	str	r3, [r7, #120]	; 0x78
 8003362:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	f04f 0300 	mov.w	r3, #0
 800336c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003370:	4649      	mov	r1, r9
 8003372:	008b      	lsls	r3, r1, #2
 8003374:	4641      	mov	r1, r8
 8003376:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800337a:	4641      	mov	r1, r8
 800337c:	008a      	lsls	r2, r1, #2
 800337e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003382:	f7fd fc29 	bl	8000bd8 <__aeabi_uldivmod>
 8003386:	4602      	mov	r2, r0
 8003388:	460b      	mov	r3, r1
 800338a:	4b39      	ldr	r3, [pc, #228]	; (8003470 <UART_SetConfig+0x4e4>)
 800338c:	fba3 1302 	umull	r1, r3, r3, r2
 8003390:	095b      	lsrs	r3, r3, #5
 8003392:	2164      	movs	r1, #100	; 0x64
 8003394:	fb01 f303 	mul.w	r3, r1, r3
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	3332      	adds	r3, #50	; 0x32
 800339e:	4a34      	ldr	r2, [pc, #208]	; (8003470 <UART_SetConfig+0x4e4>)
 80033a0:	fba2 2303 	umull	r2, r3, r2, r3
 80033a4:	095b      	lsrs	r3, r3, #5
 80033a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033aa:	441c      	add	r4, r3
 80033ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033b0:	2200      	movs	r2, #0
 80033b2:	673b      	str	r3, [r7, #112]	; 0x70
 80033b4:	677a      	str	r2, [r7, #116]	; 0x74
 80033b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80033ba:	4642      	mov	r2, r8
 80033bc:	464b      	mov	r3, r9
 80033be:	1891      	adds	r1, r2, r2
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	415b      	adcs	r3, r3
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033ca:	4641      	mov	r1, r8
 80033cc:	1851      	adds	r1, r2, r1
 80033ce:	6039      	str	r1, [r7, #0]
 80033d0:	4649      	mov	r1, r9
 80033d2:	414b      	adcs	r3, r1
 80033d4:	607b      	str	r3, [r7, #4]
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	f04f 0300 	mov.w	r3, #0
 80033de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033e2:	4659      	mov	r1, fp
 80033e4:	00cb      	lsls	r3, r1, #3
 80033e6:	4651      	mov	r1, sl
 80033e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ec:	4651      	mov	r1, sl
 80033ee:	00ca      	lsls	r2, r1, #3
 80033f0:	4610      	mov	r0, r2
 80033f2:	4619      	mov	r1, r3
 80033f4:	4603      	mov	r3, r0
 80033f6:	4642      	mov	r2, r8
 80033f8:	189b      	adds	r3, r3, r2
 80033fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80033fc:	464b      	mov	r3, r9
 80033fe:	460a      	mov	r2, r1
 8003400:	eb42 0303 	adc.w	r3, r2, r3
 8003404:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	663b      	str	r3, [r7, #96]	; 0x60
 8003410:	667a      	str	r2, [r7, #100]	; 0x64
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	f04f 0300 	mov.w	r3, #0
 800341a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800341e:	4649      	mov	r1, r9
 8003420:	008b      	lsls	r3, r1, #2
 8003422:	4641      	mov	r1, r8
 8003424:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003428:	4641      	mov	r1, r8
 800342a:	008a      	lsls	r2, r1, #2
 800342c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003430:	f7fd fbd2 	bl	8000bd8 <__aeabi_uldivmod>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <UART_SetConfig+0x4e4>)
 800343a:	fba3 1302 	umull	r1, r3, r3, r2
 800343e:	095b      	lsrs	r3, r3, #5
 8003440:	2164      	movs	r1, #100	; 0x64
 8003442:	fb01 f303 	mul.w	r3, r1, r3
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	3332      	adds	r3, #50	; 0x32
 800344c:	4a08      	ldr	r2, [pc, #32]	; (8003470 <UART_SetConfig+0x4e4>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	f003 020f 	and.w	r2, r3, #15
 8003458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4422      	add	r2, r4
 8003460:	609a      	str	r2, [r3, #8]
}
 8003462:	bf00      	nop
 8003464:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003468:	46bd      	mov	sp, r7
 800346a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800346e:	bf00      	nop
 8003470:	51eb851f 	.word	0x51eb851f

08003474 <USART_WRITE>:
	uint32_t baud = (uint32_t) (SystemCoreClock / bd_rate);
	usart->BRR |= baud / 2;
}

/* Write a character to USART1 */
BML_StatusTypeDef USART_WRITE(USART_TypeDef *usart, uint8_t *ch, uint32_t len, uint16_t timeout) {
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
 8003480:	807b      	strh	r3, [r7, #2]
	uint16_t i = timeout;
 8003482:	887b      	ldrh	r3, [r7, #2]
 8003484:	82bb      	strh	r3, [r7, #20]
	for (uint8_t i = 0; i < len; i++) {
 8003486:	2300      	movs	r3, #0
 8003488:	75fb      	strb	r3, [r7, #23]
 800348a:	e017      	b.n	80034bc <USART_WRITE+0x48>
		if (len == 1) {
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d103      	bne.n	800349a <USART_WRITE+0x26>
			usart->DR = ch;
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	605a      	str	r2, [r3, #4]
 8003498:	e006      	b.n	80034a8 <USART_WRITE+0x34>
		} else {
			usart->DR = ch[i];
 800349a:	7dfb      	ldrb	r3, [r7, #23]
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	4413      	add	r3, r2
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	605a      	str	r2, [r3, #4]
		}
		while (!(usart->SR & USART_SR_TXE)){
 80034a8:	bf00      	nop
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f9      	beq.n	80034aa <USART_WRITE+0x36>
	for (uint8_t i = 0; i < len; i++) {
 80034b6:	7dfb      	ldrb	r3, [r7, #23]
 80034b8:	3301      	adds	r3, #1
 80034ba:	75fb      	strb	r3, [r7, #23]
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d8e3      	bhi.n	800348c <USART_WRITE+0x18>
//			if(i <= 0){
//				return BML_TIMEOUT;
//			}
		}
	}
	return BML_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	371c      	adds	r7, #28
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
	...

080034d4 <print>:
	return chr;
}

//******************************* UART SERIAL PRINTING ***************************************//

void print(const char *fmt, ...) {
 80034d4:	b40f      	push	{r0, r1, r2, r3}
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b082      	sub	sp, #8
 80034da:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034ea:	480a      	ldr	r0, [pc, #40]	; (8003514 <print+0x40>)
 80034ec:	f001 fb88 	bl	8004c00 <vsniprintf>
	va_end(args);

	uint16_t len = strlen(buffer);
 80034f0:	4808      	ldr	r0, [pc, #32]	; (8003514 <print+0x40>)
 80034f2:	f7fc fe7f 	bl	80001f4 <strlen>
 80034f6:	4603      	mov	r3, r0
 80034f8:	80fb      	strh	r3, [r7, #6]
	USART_WRITE(UART_TYPE, buffer, len, 100);
 80034fa:	88fa      	ldrh	r2, [r7, #6]
 80034fc:	2364      	movs	r3, #100	; 0x64
 80034fe:	4905      	ldr	r1, [pc, #20]	; (8003514 <print+0x40>)
 8003500:	4805      	ldr	r0, [pc, #20]	; (8003518 <print+0x44>)
 8003502:	f7ff ffb7 	bl	8003474 <USART_WRITE>

}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003510:	b004      	add	sp, #16
 8003512:	4770      	bx	lr
 8003514:	20000298 	.word	0x20000298
 8003518:	40004400 	.word	0x40004400

0800351c <ESP_Init>:


/*****************************************************************************************************************************************/

void ESP_Init (char *SSID, char *PASSWD)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b098      	sub	sp, #96	; 0x60
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_init();
 8003526:	f000 fa69 	bl	80039fc <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n", wifi_uart);
 800352a:	4966      	ldr	r1, [pc, #408]	; (80036c4 <ESP_Init+0x1a8>)
 800352c:	4866      	ldr	r0, [pc, #408]	; (80036c8 <ESP_Init+0x1ac>)
 800352e:	f000 fcd6 	bl	8003ede <Uart_sendstring>
	Uart_sendstring("RESETTING.", pc_uart);
 8003532:	4966      	ldr	r1, [pc, #408]	; (80036cc <ESP_Init+0x1b0>)
 8003534:	4866      	ldr	r0, [pc, #408]	; (80036d0 <ESP_Init+0x1b4>)
 8003536:	f000 fcd2 	bl	8003ede <Uart_sendstring>
	for (int i=0; i<5; i++)
 800353a:	2300      	movs	r3, #0
 800353c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800353e:	e00a      	b.n	8003556 <ESP_Init+0x3a>
	{
		Uart_sendstring(".", pc_uart);
 8003540:	4962      	ldr	r1, [pc, #392]	; (80036cc <ESP_Init+0x1b0>)
 8003542:	4864      	ldr	r0, [pc, #400]	; (80036d4 <ESP_Init+0x1b8>)
 8003544:	f000 fccb 	bl	8003ede <Uart_sendstring>
		HAL_Delay(1000);
 8003548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800354c:	f7fe f880 	bl	8001650 <HAL_Delay>
	for (int i=0; i<5; i++)
 8003550:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003552:	3301      	adds	r3, #1
 8003554:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003558:	2b04      	cmp	r3, #4
 800355a:	ddf1      	ble.n	8003540 <ESP_Init+0x24>
	}

	/********* AT **********/
	Uart_flush(wifi_uart);
 800355c:	4859      	ldr	r0, [pc, #356]	; (80036c4 <ESP_Init+0x1a8>)
 800355e:	f000 fb0b 	bl	8003b78 <Uart_flush>
	Uart_sendstring("AT\r\n", wifi_uart);
 8003562:	4958      	ldr	r1, [pc, #352]	; (80036c4 <ESP_Init+0x1a8>)
 8003564:	485c      	ldr	r0, [pc, #368]	; (80036d8 <ESP_Init+0x1bc>)
 8003566:	f000 fcba 	bl	8003ede <Uart_sendstring>
	while(!(Wait_for("OK\r\n", wifi_uart)));
 800356a:	bf00      	nop
 800356c:	4955      	ldr	r1, [pc, #340]	; (80036c4 <ESP_Init+0x1a8>)
 800356e:	485b      	ldr	r0, [pc, #364]	; (80036dc <ESP_Init+0x1c0>)
 8003570:	f000 fd4a 	bl	8004008 <Wait_for>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0f8      	beq.n	800356c <ESP_Init+0x50>
	Uart_sendstring("AT---->OK\n\n", pc_uart);
 800357a:	4954      	ldr	r1, [pc, #336]	; (80036cc <ESP_Init+0x1b0>)
 800357c:	4858      	ldr	r0, [pc, #352]	; (80036e0 <ESP_Init+0x1c4>)
 800357e:	f000 fcae 	bl	8003ede <Uart_sendstring>


	/********* AT+CWMODE=1 **********/
	Uart_flush(wifi_uart);
 8003582:	4850      	ldr	r0, [pc, #320]	; (80036c4 <ESP_Init+0x1a8>)
 8003584:	f000 faf8 	bl	8003b78 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n", wifi_uart);
 8003588:	494e      	ldr	r1, [pc, #312]	; (80036c4 <ESP_Init+0x1a8>)
 800358a:	4856      	ldr	r0, [pc, #344]	; (80036e4 <ESP_Init+0x1c8>)
 800358c:	f000 fca7 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 8003590:	bf00      	nop
 8003592:	494c      	ldr	r1, [pc, #304]	; (80036c4 <ESP_Init+0x1a8>)
 8003594:	4851      	ldr	r0, [pc, #324]	; (80036dc <ESP_Init+0x1c0>)
 8003596:	f000 fd37 	bl	8004008 <Wait_for>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f8      	beq.n	8003592 <ESP_Init+0x76>
	Uart_sendstring("CW MODE---->1\n\n", pc_uart);
 80035a0:	494a      	ldr	r1, [pc, #296]	; (80036cc <ESP_Init+0x1b0>)
 80035a2:	4851      	ldr	r0, [pc, #324]	; (80036e8 <ESP_Init+0x1cc>)
 80035a4:	f000 fc9b 	bl	8003ede <Uart_sendstring>


	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush(wifi_uart);
 80035a8:	4846      	ldr	r0, [pc, #280]	; (80036c4 <ESP_Init+0x1a8>)
 80035aa:	f000 fae5 	bl	8003b78 <Uart_flush>
	Uart_sendstring("connecting... to the provided AP\n", pc_uart);
 80035ae:	4947      	ldr	r1, [pc, #284]	; (80036cc <ESP_Init+0x1b0>)
 80035b0:	484e      	ldr	r0, [pc, #312]	; (80036ec <ESP_Init+0x1d0>)
 80035b2:	f000 fc94 	bl	8003ede <Uart_sendstring>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 80035b6:	f107 0008 	add.w	r0, r7, #8
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	494c      	ldr	r1, [pc, #304]	; (80036f0 <ESP_Init+0x1d4>)
 80035c0:	f001 fac4 	bl	8004b4c <siprintf>
	Uart_sendstring(data, wifi_uart);
 80035c4:	f107 0308 	add.w	r3, r7, #8
 80035c8:	493e      	ldr	r1, [pc, #248]	; (80036c4 <ESP_Init+0x1a8>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 fc87 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 80035d0:	bf00      	nop
 80035d2:	493c      	ldr	r1, [pc, #240]	; (80036c4 <ESP_Init+0x1a8>)
 80035d4:	4841      	ldr	r0, [pc, #260]	; (80036dc <ESP_Init+0x1c0>)
 80035d6:	f000 fd17 	bl	8004008 <Wait_for>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f8      	beq.n	80035d2 <ESP_Init+0xb6>
	sprintf (data, "Connected to,\"%s\"\n\n", SSID);
 80035e0:	f107 0308 	add.w	r3, r7, #8
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	4943      	ldr	r1, [pc, #268]	; (80036f4 <ESP_Init+0x1d8>)
 80035e8:	4618      	mov	r0, r3
 80035ea:	f001 faaf 	bl	8004b4c <siprintf>
	Uart_sendstring(data,pc_uart);
 80035ee:	f107 0308 	add.w	r3, r7, #8
 80035f2:	4936      	ldr	r1, [pc, #216]	; (80036cc <ESP_Init+0x1b0>)
 80035f4:	4618      	mov	r0, r3
 80035f6:	f000 fc72 	bl	8003ede <Uart_sendstring>


	/********* AT+CIFSR **********/
	Uart_flush(wifi_uart);
 80035fa:	4832      	ldr	r0, [pc, #200]	; (80036c4 <ESP_Init+0x1a8>)
 80035fc:	f000 fabc 	bl	8003b78 <Uart_flush>
	Uart_sendstring("AT+CIFSR\r\n", wifi_uart);
 8003600:	4930      	ldr	r1, [pc, #192]	; (80036c4 <ESP_Init+0x1a8>)
 8003602:	483d      	ldr	r0, [pc, #244]	; (80036f8 <ESP_Init+0x1dc>)
 8003604:	f000 fc6b 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("CIFSR:STAIP,\"", wifi_uart)));
 8003608:	bf00      	nop
 800360a:	492e      	ldr	r1, [pc, #184]	; (80036c4 <ESP_Init+0x1a8>)
 800360c:	483b      	ldr	r0, [pc, #236]	; (80036fc <ESP_Init+0x1e0>)
 800360e:	f000 fcfb 	bl	8004008 <Wait_for>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f8      	beq.n	800360a <ESP_Init+0xee>
	while (!(Copy_upto("\"",buffer, wifi_uart)));
 8003618:	bf00      	nop
 800361a:	4a2a      	ldr	r2, [pc, #168]	; (80036c4 <ESP_Init+0x1a8>)
 800361c:	4938      	ldr	r1, [pc, #224]	; (8003700 <ESP_Init+0x1e4>)
 800361e:	4839      	ldr	r0, [pc, #228]	; (8003704 <ESP_Init+0x1e8>)
 8003620:	f000 fc74 	bl	8003f0c <Copy_upto>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0f7      	beq.n	800361a <ESP_Init+0xfe>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800362a:	bf00      	nop
 800362c:	4925      	ldr	r1, [pc, #148]	; (80036c4 <ESP_Init+0x1a8>)
 800362e:	482b      	ldr	r0, [pc, #172]	; (80036dc <ESP_Init+0x1c0>)
 8003630:	f000 fcea 	bl	8004008 <Wait_for>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d0f8      	beq.n	800362c <ESP_Init+0x110>
	int len = strlen (buffer);
 800363a:	4831      	ldr	r0, [pc, #196]	; (8003700 <ESP_Init+0x1e4>)
 800363c:	f7fc fdda 	bl	80001f4 <strlen>
 8003640:	4603      	mov	r3, r0
 8003642:	65bb      	str	r3, [r7, #88]	; 0x58
	buffer[len-1] = '\0';
 8003644:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003646:	3b01      	subs	r3, #1
 8003648:	4a2d      	ldr	r2, [pc, #180]	; (8003700 <ESP_Init+0x1e4>)
 800364a:	2100      	movs	r1, #0
 800364c:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP ADDR: %s\n\n", buffer);
 800364e:	f107 0308 	add.w	r3, r7, #8
 8003652:	4a2b      	ldr	r2, [pc, #172]	; (8003700 <ESP_Init+0x1e4>)
 8003654:	492c      	ldr	r1, [pc, #176]	; (8003708 <ESP_Init+0x1ec>)
 8003656:	4618      	mov	r0, r3
 8003658:	f001 fa78 	bl	8004b4c <siprintf>
	Uart_sendstring(data, pc_uart);
 800365c:	f107 0308 	add.w	r3, r7, #8
 8003660:	491a      	ldr	r1, [pc, #104]	; (80036cc <ESP_Init+0x1b0>)
 8003662:	4618      	mov	r0, r3
 8003664:	f000 fc3b 	bl	8003ede <Uart_sendstring>

	/********* AT+CIPMUX **********/
	Uart_flush(wifi_uart);
 8003668:	4816      	ldr	r0, [pc, #88]	; (80036c4 <ESP_Init+0x1a8>)
 800366a:	f000 fa85 	bl	8003b78 <Uart_flush>
	Uart_sendstring("AT+CIPMUX=1\r\n", wifi_uart);
 800366e:	4915      	ldr	r1, [pc, #84]	; (80036c4 <ESP_Init+0x1a8>)
 8003670:	4826      	ldr	r0, [pc, #152]	; (800370c <ESP_Init+0x1f0>)
 8003672:	f000 fc34 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 8003676:	bf00      	nop
 8003678:	4912      	ldr	r1, [pc, #72]	; (80036c4 <ESP_Init+0x1a8>)
 800367a:	4818      	ldr	r0, [pc, #96]	; (80036dc <ESP_Init+0x1c0>)
 800367c:	f000 fcc4 	bl	8004008 <Wait_for>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f8      	beq.n	8003678 <ESP_Init+0x15c>
	Uart_sendstring("CIPMUX---->OK\n\n", pc_uart);
 8003686:	4911      	ldr	r1, [pc, #68]	; (80036cc <ESP_Init+0x1b0>)
 8003688:	4821      	ldr	r0, [pc, #132]	; (8003710 <ESP_Init+0x1f4>)
 800368a:	f000 fc28 	bl	8003ede <Uart_sendstring>

	/********* AT+CIPSERVER **********/
	Uart_flush(wifi_uart);
 800368e:	480d      	ldr	r0, [pc, #52]	; (80036c4 <ESP_Init+0x1a8>)
 8003690:	f000 fa72 	bl	8003b78 <Uart_flush>
	Uart_sendstring("AT+CIPSERVER=1,80\r\n", wifi_uart);
 8003694:	490b      	ldr	r1, [pc, #44]	; (80036c4 <ESP_Init+0x1a8>)
 8003696:	481f      	ldr	r0, [pc, #124]	; (8003714 <ESP_Init+0x1f8>)
 8003698:	f000 fc21 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800369c:	bf00      	nop
 800369e:	4909      	ldr	r1, [pc, #36]	; (80036c4 <ESP_Init+0x1a8>)
 80036a0:	480e      	ldr	r0, [pc, #56]	; (80036dc <ESP_Init+0x1c0>)
 80036a2:	f000 fcb1 	bl	8004008 <Wait_for>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f8      	beq.n	800369e <ESP_Init+0x182>
	Uart_sendstring("CIPSERVER---->OK\n\n", pc_uart);
 80036ac:	4907      	ldr	r1, [pc, #28]	; (80036cc <ESP_Init+0x1b0>)
 80036ae:	481a      	ldr	r0, [pc, #104]	; (8003718 <ESP_Init+0x1fc>)
 80036b0:	f000 fc15 	bl	8003ede <Uart_sendstring>

	Uart_sendstring("Now Connect to the IP ADRESS\n\n", pc_uart);
 80036b4:	4905      	ldr	r1, [pc, #20]	; (80036cc <ESP_Init+0x1b0>)
 80036b6:	4819      	ldr	r0, [pc, #100]	; (800371c <ESP_Init+0x200>)
 80036b8:	f000 fc11 	bl	8003ede <Uart_sendstring>

}
 80036bc:	bf00      	nop
 80036be:	3760      	adds	r7, #96	; 0x60
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	2000024c 	.word	0x2000024c
 80036c8:	08007520 	.word	0x08007520
 80036cc:	20000208 	.word	0x20000208
 80036d0:	0800752c 	.word	0x0800752c
 80036d4:	08007538 	.word	0x08007538
 80036d8:	0800753c 	.word	0x0800753c
 80036dc:	08007544 	.word	0x08007544
 80036e0:	0800754c 	.word	0x0800754c
 80036e4:	08007558 	.word	0x08007558
 80036e8:	08007568 	.word	0x08007568
 80036ec:	08007578 	.word	0x08007578
 80036f0:	0800759c 	.word	0x0800759c
 80036f4:	080075b4 	.word	0x080075b4
 80036f8:	080075c8 	.word	0x080075c8
 80036fc:	080075d4 	.word	0x080075d4
 8003700:	20000398 	.word	0x20000398
 8003704:	080075e4 	.word	0x080075e4
 8003708:	080075e8 	.word	0x080075e8
 800370c:	080075f8 	.word	0x080075f8
 8003710:	08007608 	.word	0x08007608
 8003714:	08007618 	.word	0x08007618
 8003718:	0800762c 	.word	0x0800762c
 800371c:	08007640 	.word	0x08007640

08003720 <Server_Send>:




int Server_Send (char *str, int Link_ID)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b098      	sub	sp, #96	; 0x60
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
	int len = strlen (str);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f7fc fd62 	bl	80001f4 <strlen>
 8003730:	4603      	mov	r3, r0
 8003732:	65fb      	str	r3, [r7, #92]	; 0x5c
	char data[80];
	sprintf (data, "AT+CIPSEND=%d,%d\r\n", Link_ID, len);
 8003734:	f107 000c 	add.w	r0, r7, #12
 8003738:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	491a      	ldr	r1, [pc, #104]	; (80037a8 <Server_Send+0x88>)
 800373e:	f001 fa05 	bl	8004b4c <siprintf>
	Uart_sendstring(data, wifi_uart);
 8003742:	f107 030c 	add.w	r3, r7, #12
 8003746:	4919      	ldr	r1, [pc, #100]	; (80037ac <Server_Send+0x8c>)
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fbc8 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for(">", wifi_uart)));
 800374e:	bf00      	nop
 8003750:	4916      	ldr	r1, [pc, #88]	; (80037ac <Server_Send+0x8c>)
 8003752:	4817      	ldr	r0, [pc, #92]	; (80037b0 <Server_Send+0x90>)
 8003754:	f000 fc58 	bl	8004008 <Wait_for>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d0f8      	beq.n	8003750 <Server_Send+0x30>
	Uart_sendstring (str, wifi_uart);
 800375e:	4913      	ldr	r1, [pc, #76]	; (80037ac <Server_Send+0x8c>)
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 fbbc 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("SEND OK", wifi_uart)));
 8003766:	bf00      	nop
 8003768:	4910      	ldr	r1, [pc, #64]	; (80037ac <Server_Send+0x8c>)
 800376a:	4812      	ldr	r0, [pc, #72]	; (80037b4 <Server_Send+0x94>)
 800376c:	f000 fc4c 	bl	8004008 <Wait_for>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f8      	beq.n	8003768 <Server_Send+0x48>
	sprintf (data, "AT+CIPCLOSE=5\r\n");
 8003776:	f107 030c 	add.w	r3, r7, #12
 800377a:	490f      	ldr	r1, [pc, #60]	; (80037b8 <Server_Send+0x98>)
 800377c:	4618      	mov	r0, r3
 800377e:	f001 f9e5 	bl	8004b4c <siprintf>
	Uart_sendstring(data, wifi_uart);
 8003782:	f107 030c 	add.w	r3, r7, #12
 8003786:	4909      	ldr	r1, [pc, #36]	; (80037ac <Server_Send+0x8c>)
 8003788:	4618      	mov	r0, r3
 800378a:	f000 fba8 	bl	8003ede <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800378e:	bf00      	nop
 8003790:	4906      	ldr	r1, [pc, #24]	; (80037ac <Server_Send+0x8c>)
 8003792:	480a      	ldr	r0, [pc, #40]	; (80037bc <Server_Send+0x9c>)
 8003794:	f000 fc38 	bl	8004008 <Wait_for>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f8      	beq.n	8003790 <Server_Send+0x70>
	return 1;
 800379e:	2301      	movs	r3, #1
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3760      	adds	r7, #96	; 0x60
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	08007660 	.word	0x08007660
 80037ac:	2000024c 	.word	0x2000024c
 80037b0:	08007674 	.word	0x08007674
 80037b4:	08007678 	.word	0x08007678
 80037b8:	08007680 	.word	0x08007680
 80037bc:	08007544 	.word	0x08007544

080037c0 <Server_Handle>:

void Server_Handle (char *str, int Link_ID)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80037cc:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 80037d0:	6018      	str	r0, [r3, #0]
 80037d2:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80037d6:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80037da:	6019      	str	r1, [r3, #0]
	char datatosend[1024] = {0};
 80037dc:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80037e0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	3304      	adds	r3, #4
 80037ea:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80037ee:	2100      	movs	r1, #0
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fd39 	bl	8004268 <memset>
	if (!(strcmp (str, "/ledon")))
 80037f6:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80037fa:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 80037fe:	493f      	ldr	r1, [pc, #252]	; (80038fc <Server_Handle+0x13c>)
 8003800:	6818      	ldr	r0, [r3, #0]
 8003802:	f7fc fced 	bl	80001e0 <strcmp>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d122      	bne.n	8003852 <Server_Handle+0x92>
	{
		sprintf (datatosend, Basic_inclusion);
 800380c:	4b3c      	ldr	r3, [pc, #240]	; (8003900 <Server_Handle+0x140>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	f107 0308 	add.w	r3, r7, #8
 8003814:	4611      	mov	r1, r2
 8003816:	4618      	mov	r0, r3
 8003818:	f001 f998 	bl	8004b4c <siprintf>
		strcat(datatosend, LED_ON);
 800381c:	4b39      	ldr	r3, [pc, #228]	; (8003904 <Server_Handle+0x144>)
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	f107 0308 	add.w	r3, r7, #8
 8003824:	4611      	mov	r1, r2
 8003826:	4618      	mov	r0, r3
 8003828:	f001 f9b0 	bl	8004b8c <strcat>
		strcat(datatosend, Terminate);
 800382c:	4b36      	ldr	r3, [pc, #216]	; (8003908 <Server_Handle+0x148>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	f107 0308 	add.w	r3, r7, #8
 8003834:	4611      	mov	r1, r2
 8003836:	4618      	mov	r0, r3
 8003838:	f001 f9a8 	bl	8004b8c <strcat>
		Server_Send(datatosend, Link_ID);
 800383c:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8003840:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003844:	f107 0208 	add.w	r2, r7, #8
 8003848:	6819      	ldr	r1, [r3, #0]
 800384a:	4610      	mov	r0, r2
 800384c:	f7ff ff68 	bl	8003720 <Server_Send>
		strcat(datatosend, LED_OFF);
		strcat(datatosend, Terminate);
		Server_Send(datatosend, Link_ID);
	}

}
 8003850:	e04f      	b.n	80038f2 <Server_Handle+0x132>
	else if (!(strcmp (str, "/ledoff")))
 8003852:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8003856:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 800385a:	492c      	ldr	r1, [pc, #176]	; (800390c <Server_Handle+0x14c>)
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	f7fc fcbf 	bl	80001e0 <strcmp>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d122      	bne.n	80038ae <Server_Handle+0xee>
		sprintf (datatosend, Basic_inclusion);
 8003868:	4b25      	ldr	r3, [pc, #148]	; (8003900 <Server_Handle+0x140>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	f107 0308 	add.w	r3, r7, #8
 8003870:	4611      	mov	r1, r2
 8003872:	4618      	mov	r0, r3
 8003874:	f001 f96a 	bl	8004b4c <siprintf>
		strcat(datatosend, LED_OFF);
 8003878:	4b25      	ldr	r3, [pc, #148]	; (8003910 <Server_Handle+0x150>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	f107 0308 	add.w	r3, r7, #8
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f001 f982 	bl	8004b8c <strcat>
		strcat(datatosend, Terminate);
 8003888:	4b1f      	ldr	r3, [pc, #124]	; (8003908 <Server_Handle+0x148>)
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	f107 0308 	add.w	r3, r7, #8
 8003890:	4611      	mov	r1, r2
 8003892:	4618      	mov	r0, r3
 8003894:	f001 f97a 	bl	8004b8c <strcat>
		Server_Send(datatosend, Link_ID);
 8003898:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800389c:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80038a0:	f107 0208 	add.w	r2, r7, #8
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	4610      	mov	r0, r2
 80038a8:	f7ff ff3a 	bl	8003720 <Server_Send>
}
 80038ac:	e021      	b.n	80038f2 <Server_Handle+0x132>
		sprintf (datatosend, Basic_inclusion);
 80038ae:	4b14      	ldr	r3, [pc, #80]	; (8003900 <Server_Handle+0x140>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	f107 0308 	add.w	r3, r7, #8
 80038b6:	4611      	mov	r1, r2
 80038b8:	4618      	mov	r0, r3
 80038ba:	f001 f947 	bl	8004b4c <siprintf>
		strcat(datatosend, LED_OFF);
 80038be:	4b14      	ldr	r3, [pc, #80]	; (8003910 <Server_Handle+0x150>)
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	f107 0308 	add.w	r3, r7, #8
 80038c6:	4611      	mov	r1, r2
 80038c8:	4618      	mov	r0, r3
 80038ca:	f001 f95f 	bl	8004b8c <strcat>
		strcat(datatosend, Terminate);
 80038ce:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <Server_Handle+0x148>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	f107 0308 	add.w	r3, r7, #8
 80038d6:	4611      	mov	r1, r2
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 f957 	bl	8004b8c <strcat>
		Server_Send(datatosend, Link_ID);
 80038de:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80038e2:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80038e6:	f107 0208 	add.w	r2, r7, #8
 80038ea:	6819      	ldr	r1, [r3, #0]
 80038ec:	4610      	mov	r0, r2
 80038ee:	f7ff ff17 	bl	8003720 <Server_Send>
}
 80038f2:	bf00      	nop
 80038f4:	f507 6781 	add.w	r7, r7, #1032	; 0x408
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	08007690 	.word	0x08007690
 8003900:	2000000c 	.word	0x2000000c
 8003904:	20000010 	.word	0x20000010
 8003908:	20000018 	.word	0x20000018
 800390c:	08007698 	.word	0x08007698
 8003910:	20000014 	.word	0x20000014

08003914 <Server_Start>:

void Server_Start (void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b092      	sub	sp, #72	; 0x48
 8003918:	af00      	add	r7, sp, #0
	char buftocopyinto[64] = {0};
 800391a:	2300      	movs	r3, #0
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	f107 030c 	add.w	r3, r7, #12
 8003922:	223c      	movs	r2, #60	; 0x3c
 8003924:	2100      	movs	r1, #0
 8003926:	4618      	mov	r0, r3
 8003928:	f000 fc9e 	bl	8004268 <memset>
	char Link_ID;
	while (!(Get_after("+IPD,", 1, &Link_ID, wifi_uart)));
 800392c:	bf00      	nop
 800392e:	1dfa      	adds	r2, r7, #7
 8003930:	4b2a      	ldr	r3, [pc, #168]	; (80039dc <Server_Start+0xc8>)
 8003932:	2101      	movs	r1, #1
 8003934:	482a      	ldr	r0, [pc, #168]	; (80039e0 <Server_Start+0xcc>)
 8003936:	f000 faa3 	bl	8003e80 <Get_after>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d0f6      	beq.n	800392e <Server_Start+0x1a>
	Link_ID -= 48;
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	3b30      	subs	r3, #48	; 0x30
 8003944:	b2db      	uxtb	r3, r3
 8003946:	71fb      	strb	r3, [r7, #7]
	while (!(Copy_upto(" HTTP/1.1", buftocopyinto, wifi_uart)));
 8003948:	bf00      	nop
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	4a23      	ldr	r2, [pc, #140]	; (80039dc <Server_Start+0xc8>)
 8003950:	4619      	mov	r1, r3
 8003952:	4824      	ldr	r0, [pc, #144]	; (80039e4 <Server_Start+0xd0>)
 8003954:	f000 fada 	bl	8003f0c <Copy_upto>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f5      	beq.n	800394a <Server_Start+0x36>
	if (Look_for("/ledon", buftocopyinto) == 1)
 800395e:	f107 0308 	add.w	r3, r7, #8
 8003962:	4619      	mov	r1, r3
 8003964:	4820      	ldr	r0, [pc, #128]	; (80039e8 <Server_Start+0xd4>)
 8003966:	f000 f8b4 	bl	8003ad2 <Look_for>
 800396a:	4603      	mov	r3, r0
 800396c:	2b01      	cmp	r3, #1
 800396e:	d10a      	bne.n	8003986 <Server_Start+0x72>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8003970:	2201      	movs	r2, #1
 8003972:	2120      	movs	r1, #32
 8003974:	481d      	ldr	r0, [pc, #116]	; (80039ec <Server_Start+0xd8>)
 8003976:	f7fe f9b7 	bl	8001ce8 <HAL_GPIO_WritePin>
		Server_Handle("/ledon",Link_ID);
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	4619      	mov	r1, r3
 800397e:	481a      	ldr	r0, [pc, #104]	; (80039e8 <Server_Start+0xd4>)
 8003980:	f7ff ff1e 	bl	80037c0 <Server_Handle>
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
		Server_Handle("/ ", Link_ID);
	}
}
 8003984:	e026      	b.n	80039d4 <Server_Start+0xc0>
	else if (Look_for("/ledoff", buftocopyinto) == 1)
 8003986:	f107 0308 	add.w	r3, r7, #8
 800398a:	4619      	mov	r1, r3
 800398c:	4818      	ldr	r0, [pc, #96]	; (80039f0 <Server_Start+0xdc>)
 800398e:	f000 f8a0 	bl	8003ad2 <Look_for>
 8003992:	4603      	mov	r3, r0
 8003994:	2b01      	cmp	r3, #1
 8003996:	d10a      	bne.n	80039ae <Server_Start+0x9a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8003998:	2200      	movs	r2, #0
 800399a:	2120      	movs	r1, #32
 800399c:	4813      	ldr	r0, [pc, #76]	; (80039ec <Server_Start+0xd8>)
 800399e:	f7fe f9a3 	bl	8001ce8 <HAL_GPIO_WritePin>
		Server_Handle("/ledoff",Link_ID);
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4812      	ldr	r0, [pc, #72]	; (80039f0 <Server_Start+0xdc>)
 80039a8:	f7ff ff0a 	bl	80037c0 <Server_Handle>
}
 80039ac:	e012      	b.n	80039d4 <Server_Start+0xc0>
	else if (Look_for("/favicon.ico", buftocopyinto) == 1);
 80039ae:	f107 0308 	add.w	r3, r7, #8
 80039b2:	4619      	mov	r1, r3
 80039b4:	480f      	ldr	r0, [pc, #60]	; (80039f4 <Server_Start+0xe0>)
 80039b6:	f000 f88c 	bl	8003ad2 <Look_for>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d009      	beq.n	80039d4 <Server_Start+0xc0>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80039c0:	2200      	movs	r2, #0
 80039c2:	2120      	movs	r1, #32
 80039c4:	4809      	ldr	r0, [pc, #36]	; (80039ec <Server_Start+0xd8>)
 80039c6:	f7fe f98f 	bl	8001ce8 <HAL_GPIO_WritePin>
		Server_Handle("/ ", Link_ID);
 80039ca:	79fb      	ldrb	r3, [r7, #7]
 80039cc:	4619      	mov	r1, r3
 80039ce:	480a      	ldr	r0, [pc, #40]	; (80039f8 <Server_Start+0xe4>)
 80039d0:	f7ff fef6 	bl	80037c0 <Server_Handle>
}
 80039d4:	bf00      	nop
 80039d6:	3748      	adds	r7, #72	; 0x48
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	2000024c 	.word	0x2000024c
 80039e0:	080076a0 	.word	0x080076a0
 80039e4:	080076a8 	.word	0x080076a8
 80039e8:	08007690 	.word	0x08007690
 80039ec:	40020000 	.word	0x40020000
 80039f0:	08007698 	.word	0x08007698
 80039f4:	080076b4 	.word	0x080076b4
 80039f8:	080076c4 	.word	0x080076c4

080039fc <Ringbuf_init>:

void store_char (unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  _rx_buffer1 = &rx_buffer1;
 8003a00:	4b18      	ldr	r3, [pc, #96]	; (8003a64 <Ringbuf_init+0x68>)
 8003a02:	4a19      	ldr	r2, [pc, #100]	; (8003a68 <Ringbuf_init+0x6c>)
 8003a04:	601a      	str	r2, [r3, #0]
  _tx_buffer1 = &tx_buffer1;
 8003a06:	4b19      	ldr	r3, [pc, #100]	; (8003a6c <Ringbuf_init+0x70>)
 8003a08:	4a19      	ldr	r2, [pc, #100]	; (8003a70 <Ringbuf_init+0x74>)
 8003a0a:	601a      	str	r2, [r3, #0]
  _rx_buffer2 = &rx_buffer2;
 8003a0c:	4b19      	ldr	r3, [pc, #100]	; (8003a74 <Ringbuf_init+0x78>)
 8003a0e:	4a1a      	ldr	r2, [pc, #104]	; (8003a78 <Ringbuf_init+0x7c>)
 8003a10:	601a      	str	r2, [r3, #0]
  _tx_buffer2 = &tx_buffer2;
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <Ringbuf_init+0x80>)
 8003a14:	4a1a      	ldr	r2, [pc, #104]	; (8003a80 <Ringbuf_init+0x84>)
 8003a16:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_ERR);
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <Ringbuf_init+0x88>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	4b19      	ldr	r3, [pc, #100]	; (8003a84 <Ringbuf_init+0x88>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_ERR);
 8003a28:	4b17      	ldr	r3, [pc, #92]	; (8003a88 <Ringbuf_init+0x8c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	4b16      	ldr	r3, [pc, #88]	; (8003a88 <Ringbuf_init+0x8c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_RXNE);
 8003a38:	4b12      	ldr	r3, [pc, #72]	; (8003a84 <Ringbuf_init+0x88>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <Ringbuf_init+0x88>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0220 	orr.w	r2, r2, #32
 8003a46:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_RXNE);
 8003a48:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <Ringbuf_init+0x8c>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	4b0e      	ldr	r3, [pc, #56]	; (8003a88 <Ringbuf_init+0x8c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0220 	orr.w	r2, r2, #32
 8003a56:	60da      	str	r2, [r3, #12]
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	20000bcc 	.word	0x20000bcc
 8003a68:	200003ac 	.word	0x200003ac
 8003a6c:	20000bd0 	.word	0x20000bd0
 8003a70:	200005b4 	.word	0x200005b4
 8003a74:	20000bd4 	.word	0x20000bd4
 8003a78:	200007bc 	.word	0x200007bc
 8003a7c:	20000bd8 	.word	0x20000bd8
 8003a80:	200009c4 	.word	0x200009c4
 8003a84:	2000024c 	.word	0x2000024c
 8003a88:	20000208 	.word	0x20000208

08003a8c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	6039      	str	r1, [r7, #0]
 8003a96:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aa4:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d009      	beq.n	8003ac6 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	79f9      	ldrb	r1, [r7, #7]
 8003abc:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8003ac6:	bf00      	nop
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <Look_for>:


int Look_for (char *str, char *buffertolookinto)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	6039      	str	r1, [r7, #0]
	int stringlength = strlen (str);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7fc fb89 	bl	80001f4 <strlen>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	60fb      	str	r3, [r7, #12]
	int bufferlength = strlen (buffertolookinto);
 8003ae6:	6838      	ldr	r0, [r7, #0]
 8003ae8:	f7fc fb84 	bl	80001f4 <strlen>
 8003aec:	4603      	mov	r3, r0
 8003aee:	60bb      	str	r3, [r7, #8]
	int so_far = 0;
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	613b      	str	r3, [r7, #16]
repeat:
	while (str[so_far] != buffertolookinto[indx]) indx++;
 8003af8:	e002      	b.n	8003b00 <Look_for+0x2e>
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	3301      	adds	r3, #1
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	4413      	add	r3, r2
 8003b06:	781a      	ldrb	r2, [r3, #0]
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	6839      	ldr	r1, [r7, #0]
 8003b0c:	440b      	add	r3, r1
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d1f2      	bne.n	8003afa <Look_for+0x28>
	if (str[so_far] == buffertolookinto[indx]){
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	4413      	add	r3, r2
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	6839      	ldr	r1, [r7, #0]
 8003b20:	440b      	add	r3, r1
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d111      	bne.n	8003b4c <Look_for+0x7a>
	while (str[so_far] == buffertolookinto[indx])
 8003b28:	e005      	b.n	8003b36 <Look_for+0x64>
	{
		so_far++;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	617b      	str	r3, [r7, #20]
		indx++;
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	3301      	adds	r3, #1
 8003b34:	613b      	str	r3, [r7, #16]
	while (str[so_far] == buffertolookinto[indx])
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	781a      	ldrb	r2, [r3, #0]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	6839      	ldr	r1, [r7, #0]
 8003b42:	440b      	add	r3, r1
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d0ef      	beq.n	8003b2a <Look_for+0x58>
 8003b4a:	e008      	b.n	8003b5e <Look_for+0x8c>
	}
	}

	else
		{
			so_far =0;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
			if (indx >= bufferlength) return -1;
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	dbcf      	blt.n	8003af8 <Look_for+0x26>
 8003b58:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5c:	e007      	b.n	8003b6e <Look_for+0x9c>
			goto repeat;
		}

	if (so_far == stringlength) return 1;
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d101      	bne.n	8003b6a <Look_for+0x98>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e001      	b.n	8003b6e <Look_for+0x9c>
	else return -1;
 8003b6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3718      	adds	r7, #24
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
	...

08003b78 <Uart_flush>:
	}
}


void Uart_flush (UART_HandleTypeDef *uart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a12      	ldr	r2, [pc, #72]	; (8003bcc <Uart_flush+0x54>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d10c      	bne.n	8003ba2 <Uart_flush+0x2a>
	{
		memset(_rx_buffer1->buffer,'\0', UART_BUFFER_SIZE);
 8003b88:	4b11      	ldr	r3, [pc, #68]	; (8003bd0 <Uart_flush+0x58>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b90:	2100      	movs	r1, #0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 fb68 	bl	8004268 <memset>
		_rx_buffer1->head = 0;
 8003b98:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <Uart_flush+0x58>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
	if (uart == pc_uart)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a0b      	ldr	r2, [pc, #44]	; (8003bd4 <Uart_flush+0x5c>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d10c      	bne.n	8003bc4 <Uart_flush+0x4c>
	{
		memset(_rx_buffer2->buffer,'\0', UART_BUFFER_SIZE);
 8003baa:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <Uart_flush+0x60>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fb57 	bl	8004268 <memset>
		_rx_buffer2->head = 0;
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <Uart_flush+0x60>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	2000024c 	.word	0x2000024c
 8003bd0:	20000bcc 	.word	0x20000bcc
 8003bd4:	20000208 	.word	0x20000208
 8003bd8:	20000bd4 	.word	0x20000bd4

08003bdc <Uart_peek>:


int Uart_peek(UART_HandleTypeDef *uart)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a1c      	ldr	r2, [pc, #112]	; (8003c58 <Uart_peek+0x7c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d114      	bne.n	8003c16 <Uart_peek+0x3a>
	{
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 8003bec:	4b1b      	ldr	r3, [pc, #108]	; (8003c5c <Uart_peek+0x80>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003bf4:	4b19      	ldr	r3, [pc, #100]	; (8003c5c <Uart_peek+0x80>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d102      	bne.n	8003c06 <Uart_peek+0x2a>
		  {
		    return -1;
 8003c00:	f04f 33ff 	mov.w	r3, #4294967295
 8003c04:	e022      	b.n	8003c4c <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer1->buffer[_rx_buffer1->tail];
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <Uart_peek+0x80>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	4b14      	ldr	r3, [pc, #80]	; (8003c5c <Uart_peek+0x80>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c12:	5cd3      	ldrb	r3, [r2, r3]
 8003c14:	e01a      	b.n	8003c4c <Uart_peek+0x70>
		  }
	}

	else if (uart == pc_uart)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a11      	ldr	r2, [pc, #68]	; (8003c60 <Uart_peek+0x84>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d114      	bne.n	8003c48 <Uart_peek+0x6c>
	{
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 8003c1e:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <Uart_peek+0x88>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003c26:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <Uart_peek+0x88>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d102      	bne.n	8003c38 <Uart_peek+0x5c>
		  {
		    return -1;
 8003c32:	f04f 33ff 	mov.w	r3, #4294967295
 8003c36:	e009      	b.n	8003c4c <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer2->buffer[_rx_buffer2->tail];
 8003c38:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <Uart_peek+0x88>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <Uart_peek+0x88>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c44:	5cd3      	ldrb	r3, [r2, r3]
 8003c46:	e001      	b.n	8003c4c <Uart_peek+0x70>
		  }
	}

	return -1;
 8003c48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	2000024c 	.word	0x2000024c
 8003c5c:	20000bcc 	.word	0x20000bcc
 8003c60:	20000208 	.word	0x20000208
 8003c64:	20000bd4 	.word	0x20000bd4

08003c68 <Uart_read>:

int Uart_read(UART_HandleTypeDef *uart)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a29      	ldr	r2, [pc, #164]	; (8003d18 <Uart_read+0xb0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d121      	bne.n	8003cbc <Uart_read+0x54>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 8003c78:	4b28      	ldr	r3, [pc, #160]	; (8003d1c <Uart_read+0xb4>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003c80:	4b26      	ldr	r3, [pc, #152]	; (8003d1c <Uart_read+0xb4>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d102      	bne.n	8003c92 <Uart_read+0x2a>
		  {
		    return -1;
 8003c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c90:	e03c      	b.n	8003d0c <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 8003c92:	4b22      	ldr	r3, [pc, #136]	; (8003d1c <Uart_read+0xb4>)
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	4b21      	ldr	r3, [pc, #132]	; (8003d1c <Uart_read+0xb4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c9e:	5cd3      	ldrb	r3, [r2, r3]
 8003ca0:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8003ca2:	4b1e      	ldr	r3, [pc, #120]	; (8003d1c <Uart_read+0xb4>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	4b1b      	ldr	r3, [pc, #108]	; (8003d1c <Uart_read+0xb4>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8003cb8:	7bbb      	ldrb	r3, [r7, #14]
 8003cba:	e027      	b.n	8003d0c <Uart_read+0xa4>
		  }
	}

	else if (uart == pc_uart)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a18      	ldr	r2, [pc, #96]	; (8003d20 <Uart_read+0xb8>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d121      	bne.n	8003d08 <Uart_read+0xa0>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 8003cc4:	4b17      	ldr	r3, [pc, #92]	; (8003d24 <Uart_read+0xbc>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003ccc:	4b15      	ldr	r3, [pc, #84]	; (8003d24 <Uart_read+0xbc>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d102      	bne.n	8003cde <Uart_read+0x76>
		  {
		    return -1;
 8003cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8003cdc:	e016      	b.n	8003d0c <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 8003cde:	4b11      	ldr	r3, [pc, #68]	; (8003d24 <Uart_read+0xbc>)
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	4b10      	ldr	r3, [pc, #64]	; (8003d24 <Uart_read+0xbc>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003cea:	5cd3      	ldrb	r3, [r2, r3]
 8003cec:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 8003cee:	4b0d      	ldr	r3, [pc, #52]	; (8003d24 <Uart_read+0xbc>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <Uart_read+0xbc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d00:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	e001      	b.n	8003d0c <Uart_read+0xa4>
		  }
	}

	else return -1;
 8003d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	2000024c 	.word	0x2000024c
 8003d1c:	20000bcc 	.word	0x20000bcc
 8003d20:	20000208 	.word	0x20000208
 8003d24:	20000bd4 	.word	0x20000bd4

08003d28 <Uart_write>:

void Uart_write(int c, UART_HandleTypeDef *uart)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
	if (c>=0)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	db54      	blt.n	8003de2 <Uart_write+0xba>
	{
		if (uart == device_uart){
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	4a2d      	ldr	r2, [pc, #180]	; (8003df0 <Uart_write+0xc8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d126      	bne.n	8003d8e <Uart_write+0x66>
		int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 8003d40:	4b2c      	ldr	r3, [pc, #176]	; (8003df4 <Uart_write+0xcc>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d48:	3301      	adds	r3, #1
 8003d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4e:	60bb      	str	r3, [r7, #8]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer1->tail);
 8003d50:	bf00      	nop
 8003d52:	4b28      	ldr	r3, [pc, #160]	; (8003df4 <Uart_write+0xcc>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d0f8      	beq.n	8003d52 <Uart_write+0x2a>

		_tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 8003d60:	4b24      	ldr	r3, [pc, #144]	; (8003df4 <Uart_write+0xcc>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <Uart_write+0xcc>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	b2c9      	uxtb	r1, r1
 8003d70:	54d1      	strb	r1, [r2, r3]
		_tx_buffer1->head = i;
 8003d72:	4b20      	ldr	r3, [pc, #128]	; (8003df4 <Uart_write+0xcc>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		__HAL_UART_ENABLE_IT(device_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	; (8003df0 <Uart_write+0xc8>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	4b1b      	ldr	r3, [pc, #108]	; (8003df0 <Uart_write+0xc8>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d8a:	60da      	str	r2, [r3, #12]
			_tx_buffer2->head = i;

			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
			}
	}
}
 8003d8c:	e029      	b.n	8003de2 <Uart_write+0xba>
		else if (uart == pc_uart){
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	4a19      	ldr	r2, [pc, #100]	; (8003df8 <Uart_write+0xd0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d125      	bne.n	8003de2 <Uart_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 8003d96:	4b19      	ldr	r3, [pc, #100]	; (8003dfc <Uart_write+0xd4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d9e:	3301      	adds	r3, #1
 8003da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003da4:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 8003da6:	bf00      	nop
 8003da8:	4b14      	ldr	r3, [pc, #80]	; (8003dfc <Uart_write+0xd4>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d0f8      	beq.n	8003da8 <Uart_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 8003db6:	4b11      	ldr	r3, [pc, #68]	; (8003dfc <Uart_write+0xd4>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	4b10      	ldr	r3, [pc, #64]	; (8003dfc <Uart_write+0xd4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	b2c9      	uxtb	r1, r1
 8003dc6:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <Uart_write+0xd4>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8003dd2:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <Uart_write+0xd0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <Uart_write+0xd0>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003de0:	60da      	str	r2, [r3, #12]
}
 8003de2:	bf00      	nop
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	2000024c 	.word	0x2000024c
 8003df4:	20000bd0 	.word	0x20000bd0
 8003df8:	20000208 	.word	0x20000208
 8003dfc:	20000bd8 	.word	0x20000bd8

08003e00 <IsDataAvailable>:

int IsDataAvailable(UART_HandleTypeDef *uart)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a19      	ldr	r2, [pc, #100]	; (8003e70 <IsDataAvailable+0x70>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d111      	bne.n	8003e34 <IsDataAvailable+0x34>
 8003e10:	4b18      	ldr	r3, [pc, #96]	; (8003e74 <IsDataAvailable+0x74>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <IsDataAvailable+0x74>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e32:	e017      	b.n	8003e64 <IsDataAvailable+0x64>
	else if (uart == pc_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a10      	ldr	r2, [pc, #64]	; (8003e78 <IsDataAvailable+0x78>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d111      	bne.n	8003e60 <IsDataAvailable+0x60>
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	; (8003e7c <IsDataAvailable+0x7c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	4b0d      	ldr	r3, [pc, #52]	; (8003e7c <IsDataAvailable+0x7c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5e:	e001      	b.n	8003e64 <IsDataAvailable+0x64>
	return -1;
 8003e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	2000024c 	.word	0x2000024c
 8003e74:	20000bcc 	.word	0x20000bcc
 8003e78:	20000208 	.word	0x20000208
 8003e7c:	20000bd4 	.word	0x20000bd4

08003e80 <Get_after>:



int Get_after (char *string, uint8_t numberofchars, char *buffertosave, UART_HandleTypeDef *uart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	607a      	str	r2, [r7, #4]
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	72fb      	strb	r3, [r7, #11]

	while (Wait_for(string, uart) != 1);
 8003e90:	bf00      	nop
 8003e92:	6839      	ldr	r1, [r7, #0]
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 f8b7 	bl	8004008 <Wait_for>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d1f8      	bne.n	8003e92 <Get_after+0x12>
	for (int indx=0; indx<numberofchars; indx++)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	e012      	b.n	8003ecc <Get_after+0x4c>
	{
		while (!(IsDataAvailable(uart)));
 8003ea6:	bf00      	nop
 8003ea8:	6838      	ldr	r0, [r7, #0]
 8003eaa:	f7ff ffa9 	bl	8003e00 <IsDataAvailable>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f9      	beq.n	8003ea8 <Get_after+0x28>
		buffertosave[indx] = Uart_read(uart);
 8003eb4:	6838      	ldr	r0, [r7, #0]
 8003eb6:	f7ff fed7 	bl	8003c68 <Uart_read>
 8003eba:	4601      	mov	r1, r0
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	b2ca      	uxtb	r2, r1
 8003ec4:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	7afb      	ldrb	r3, [r7, #11]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	dbe8      	blt.n	8003ea6 <Get_after+0x26>
	}
	return 1;
 8003ed4:	2301      	movs	r3, #1
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <Uart_sendstring>:

void Uart_sendstring (const char *s, UART_HandleTypeDef *uart)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
 8003ee6:	6039      	str	r1, [r7, #0]
	while(*s!='\0') Uart_write(*s++, uart);
 8003ee8:	e007      	b.n	8003efa <Uart_sendstring+0x1c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	6839      	ldr	r1, [r7, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff ff17 	bl	8003d28 <Uart_write>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f3      	bne.n	8003eea <Uart_sendstring+0xc>
}
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <Copy_upto>:
  while(*s) Uart_write(*s++, uart);
}


int Copy_upto (char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7fc f969 	bl	80001f4 <strlen>
 8003f22:	4603      	mov	r3, r0
 8003f24:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	61bb      	str	r3, [r7, #24]

again:
	while (!IsDataAvailable(uart));
 8003f2a:	bf00      	nop
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff67 	bl	8003e00 <IsDataAvailable>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0f9      	beq.n	8003f2c <Copy_upto+0x20>
	while (Uart_peek(uart) != string[so_far])
 8003f38:	e01f      	b.n	8003f7a <Copy_upto+0x6e>
		{
			buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8003f3a:	4b32      	ldr	r3, [pc, #200]	; (8004004 <Copy_upto+0xf8>)
 8003f3c:	6819      	ldr	r1, [r3, #0]
 8003f3e:	4b31      	ldr	r3, [pc, #196]	; (8004004 <Copy_upto+0xf8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	68b8      	ldr	r0, [r7, #8]
 8003f4a:	4403      	add	r3, r0
 8003f4c:	5c8a      	ldrb	r2, [r1, r2]
 8003f4e:	701a      	strb	r2, [r3, #0]
			_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8003f50:	4b2c      	ldr	r3, [pc, #176]	; (8004004 <Copy_upto+0xf8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	4b2a      	ldr	r3, [pc, #168]	; (8004004 <Copy_upto+0xf8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f62:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	61bb      	str	r3, [r7, #24]
			while (!IsDataAvailable(uart));
 8003f6c:	bf00      	nop
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff ff46 	bl	8003e00 <IsDataAvailable>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f9      	beq.n	8003f6e <Copy_upto+0x62>
	while (Uart_peek(uart) != string[so_far])
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff fe2e 	bl	8003bdc <Uart_peek>
 8003f80:	4601      	mov	r1, r0
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	4299      	cmp	r1, r3
 8003f8c:	d1d5      	bne.n	8003f3a <Copy_upto+0x2e>

		}
	while (Uart_peek(uart) == string [so_far])
 8003f8e:	e01b      	b.n	8003fc8 <Copy_upto+0xbc>
	{
		so_far++;
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	3301      	adds	r3, #1
 8003f94:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = Uart_read(uart);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff fe66 	bl	8003c68 <Uart_read>
 8003f9c:	4601      	mov	r1, r0
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	61ba      	str	r2, [r7, #24]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	4413      	add	r3, r2
 8003faa:	b2ca      	uxtb	r2, r1
 8003fac:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8003fae:	69fa      	ldr	r2, [r7, #28]
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d101      	bne.n	8003fba <Copy_upto+0xae>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e01f      	b.n	8003ffa <Copy_upto+0xee>
		while (!IsDataAvailable(uart));
 8003fba:	bf00      	nop
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ff1f 	bl	8003e00 <IsDataAvailable>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0f9      	beq.n	8003fbc <Copy_upto+0xb0>
	while (Uart_peek(uart) == string [so_far])
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff fe07 	bl	8003bdc <Uart_peek>
 8003fce:	4601      	mov	r1, r0
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	4299      	cmp	r1, r3
 8003fda:	d0d9      	beq.n	8003f90 <Copy_upto+0x84>
	}

	if (so_far != len)
 8003fdc:	69fa      	ldr	r2, [r7, #28]
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d002      	beq.n	8003fea <Copy_upto+0xde>
	{
		so_far = 0;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61fb      	str	r3, [r7, #28]
		goto again;
 8003fe8:	e79f      	b.n	8003f2a <Copy_upto+0x1e>
	}

	if (so_far == len) return 1;
 8003fea:	69fa      	ldr	r2, [r7, #28]
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d101      	bne.n	8003ff6 <Copy_upto+0xea>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e001      	b.n	8003ffa <Copy_upto+0xee>
	else return -1;
 8003ff6:	f04f 33ff 	mov.w	r3, #4294967295

}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3720      	adds	r7, #32
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	20000bcc 	.word	0x20000bcc

08004008 <Wait_for>:


int Wait_for (char *string,UART_HandleTypeDef *uart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8004012:	2300      	movs	r3, #0
 8004014:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7fc f8ec 	bl	80001f4 <strlen>
 800401c:	4603      	mov	r3, r0
 800401e:	60bb      	str	r3, [r7, #8]

again_device:
	while (!IsDataAvailable(uart));
 8004020:	bf00      	nop
 8004022:	6838      	ldr	r0, [r7, #0]
 8004024:	f7ff feec 	bl	8003e00 <IsDataAvailable>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f9      	beq.n	8004022 <Wait_for+0x1a>
	if (Uart_peek(uart) != string[so_far])
 800402e:	6838      	ldr	r0, [r7, #0]
 8004030:	f7ff fdd4 	bl	8003bdc <Uart_peek>
 8004034:	4601      	mov	r1, r0
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	4413      	add	r3, r2
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	4299      	cmp	r1, r3
 8004040:	d01e      	beq.n	8004080 <Wait_for+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 8004042:	4b1e      	ldr	r3, [pc, #120]	; (80040bc <Wait_for+0xb4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <Wait_for+0xb4>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004054:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8004058:	e7e2      	b.n	8004020 <Wait_for+0x18>

	}
	while (Uart_peek(uart) == string [so_far])
	{
		so_far++;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3301      	adds	r3, #1
 800405e:	60fb      	str	r3, [r7, #12]
		Uart_read(uart);
 8004060:	6838      	ldr	r0, [r7, #0]
 8004062:	f7ff fe01 	bl	8003c68 <Uart_read>
		if (so_far == len) return 1;
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	d101      	bne.n	8004072 <Wait_for+0x6a>
 800406e:	2301      	movs	r3, #1
 8004070:	e01f      	b.n	80040b2 <Wait_for+0xaa>
		while (!IsDataAvailable(uart));
 8004072:	bf00      	nop
 8004074:	6838      	ldr	r0, [r7, #0]
 8004076:	f7ff fec3 	bl	8003e00 <IsDataAvailable>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f9      	beq.n	8004074 <Wait_for+0x6c>
	while (Uart_peek(uart) == string [so_far])
 8004080:	6838      	ldr	r0, [r7, #0]
 8004082:	f7ff fdab 	bl	8003bdc <Uart_peek>
 8004086:	4601      	mov	r1, r0
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	4413      	add	r3, r2
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	4299      	cmp	r1, r3
 8004092:	d0e2      	beq.n	800405a <Wait_for+0x52>
	}

	if (so_far != len)
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	429a      	cmp	r2, r3
 800409a:	d002      	beq.n	80040a2 <Wait_for+0x9a>
	{
		so_far = 0;
 800409c:	2300      	movs	r3, #0
 800409e:	60fb      	str	r3, [r7, #12]
		goto again_device;
 80040a0:	e7be      	b.n	8004020 <Wait_for+0x18>
	}

	if (so_far == len) return 1;
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d101      	bne.n	80040ae <Wait_for+0xa6>
 80040aa:	2301      	movs	r3, #1
 80040ac:	e001      	b.n	80040b2 <Wait_for+0xaa>
	else return -1;
 80040ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20000bcc 	.word	0x20000bcc

080040c0 <Uart_isr>:

void Uart_isr (UART_HandleTypeDef *huart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d023      	beq.n	800412a <Uart_isr+0x6a>
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f003 0320 	and.w	r3, r3, #32
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01e      	beq.n	800412a <Uart_isr+0x6a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	73fb      	strb	r3, [r7, #15]
        if (huart == device_uart)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a3f      	ldr	r2, [pc, #252]	; (80041fc <Uart_isr+0x13c>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d107      	bne.n	8004112 <Uart_isr+0x52>
        {
        	store_char (c, _rx_buffer1);  // store data in buffer
 8004102:	4b3f      	ldr	r3, [pc, #252]	; (8004200 <Uart_isr+0x140>)
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	4611      	mov	r1, r2
 800410a:	4618      	mov	r0, r3
 800410c:	f7ff fcbe 	bl	8003a8c <store_char>
        else if (huart == pc_uart)
        {
           	store_char (c, _rx_buffer2);  // store data in buffer
        }

        return;
 8004110:	e06d      	b.n	80041ee <Uart_isr+0x12e>
        else if (huart == pc_uart)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a3b      	ldr	r2, [pc, #236]	; (8004204 <Uart_isr+0x144>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d169      	bne.n	80041ee <Uart_isr+0x12e>
           	store_char (c, _rx_buffer2);  // store data in buffer
 800411a:	4b3b      	ldr	r3, [pc, #236]	; (8004208 <Uart_isr+0x148>)
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	7bfb      	ldrb	r3, [r7, #15]
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff fcb2 	bl	8003a8c <store_char>
        return;
 8004128:	e061      	b.n	80041ee <Uart_isr+0x12e>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004130:	2b00      	cmp	r3, #0
 8004132:	d05f      	beq.n	80041f4 <Uart_isr+0x134>
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800413a:	2b00      	cmp	r3, #0
 800413c:	d05a      	beq.n	80041f4 <Uart_isr+0x134>
    {
    	if (huart == device_uart){
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a2e      	ldr	r2, [pc, #184]	; (80041fc <Uart_isr+0x13c>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d127      	bne.n	8004196 <Uart_isr+0xd6>
    	if(tx_buffer1.head == tx_buffer1.tail)
 8004146:	4b31      	ldr	r3, [pc, #196]	; (800420c <Uart_isr+0x14c>)
 8004148:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800414c:	4b2f      	ldr	r3, [pc, #188]	; (800420c <Uart_isr+0x14c>)
 800414e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004152:	429a      	cmp	r2, r3
 8004154:	d108      	bne.n	8004168 <Uart_isr+0xa8>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004164:	60da      	str	r2, [r3, #12]
        	      huart->Instance->SR;
        	      huart->Instance->DR = c;

        	    }
        	}
    	return;
 8004166:	e044      	b.n	80041f2 <Uart_isr+0x132>
    	      unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8004168:	4b28      	ldr	r3, [pc, #160]	; (800420c <Uart_isr+0x14c>)
 800416a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800416e:	4a27      	ldr	r2, [pc, #156]	; (800420c <Uart_isr+0x14c>)
 8004170:	5cd3      	ldrb	r3, [r2, r3]
 8004172:	737b      	strb	r3, [r7, #13]
    	      tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8004174:	4b25      	ldr	r3, [pc, #148]	; (800420c <Uart_isr+0x14c>)
 8004176:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800417a:	3301      	adds	r3, #1
 800417c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004180:	4a22      	ldr	r2, [pc, #136]	; (800420c <Uart_isr+0x14c>)
 8004182:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	7b7a      	ldrb	r2, [r7, #13]
 8004192:	605a      	str	r2, [r3, #4]
    	return;
 8004194:	e02d      	b.n	80041f2 <Uart_isr+0x132>
    	else if (huart == pc_uart){
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a1a      	ldr	r2, [pc, #104]	; (8004204 <Uart_isr+0x144>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d129      	bne.n	80041f2 <Uart_isr+0x132>
        	if(tx_buffer2.head == tx_buffer2.tail)
 800419e:	4b1c      	ldr	r3, [pc, #112]	; (8004210 <Uart_isr+0x150>)
 80041a0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80041a4:	4b1a      	ldr	r3, [pc, #104]	; (8004210 <Uart_isr+0x150>)
 80041a6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d108      	bne.n	80041c0 <Uart_isr+0x100>
        	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68da      	ldr	r2, [r3, #12]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041bc:	60da      	str	r2, [r3, #12]
    	return;
 80041be:	e018      	b.n	80041f2 <Uart_isr+0x132>
        	      unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 80041c0:	4b13      	ldr	r3, [pc, #76]	; (8004210 <Uart_isr+0x150>)
 80041c2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80041c6:	4a12      	ldr	r2, [pc, #72]	; (8004210 <Uart_isr+0x150>)
 80041c8:	5cd3      	ldrb	r3, [r2, r3]
 80041ca:	73bb      	strb	r3, [r7, #14]
        	      tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 80041cc:	4b10      	ldr	r3, [pc, #64]	; (8004210 <Uart_isr+0x150>)
 80041ce:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80041d2:	3301      	adds	r3, #1
 80041d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d8:	4a0d      	ldr	r2, [pc, #52]	; (8004210 <Uart_isr+0x150>)
 80041da:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	      huart->Instance->SR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
        	      huart->Instance->DR = c;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	7bba      	ldrb	r2, [r7, #14]
 80041ea:	605a      	str	r2, [r3, #4]
    	return;
 80041ec:	e001      	b.n	80041f2 <Uart_isr+0x132>
        return;
 80041ee:	bf00      	nop
 80041f0:	e000      	b.n	80041f4 <Uart_isr+0x134>
    	return;
 80041f2:	bf00      	nop
    }
}
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	2000024c 	.word	0x2000024c
 8004200:	20000bcc 	.word	0x20000bcc
 8004204:	20000208 	.word	0x20000208
 8004208:	20000bd4 	.word	0x20000bd4
 800420c:	200005b4 	.word	0x200005b4
 8004210:	200009c4 	.word	0x200009c4

08004214 <__errno>:
 8004214:	4b01      	ldr	r3, [pc, #4]	; (800421c <__errno+0x8>)
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	2000001c 	.word	0x2000001c

08004220 <__libc_init_array>:
 8004220:	b570      	push	{r4, r5, r6, lr}
 8004222:	4d0d      	ldr	r5, [pc, #52]	; (8004258 <__libc_init_array+0x38>)
 8004224:	4c0d      	ldr	r4, [pc, #52]	; (800425c <__libc_init_array+0x3c>)
 8004226:	1b64      	subs	r4, r4, r5
 8004228:	10a4      	asrs	r4, r4, #2
 800422a:	2600      	movs	r6, #0
 800422c:	42a6      	cmp	r6, r4
 800422e:	d109      	bne.n	8004244 <__libc_init_array+0x24>
 8004230:	4d0b      	ldr	r5, [pc, #44]	; (8004260 <__libc_init_array+0x40>)
 8004232:	4c0c      	ldr	r4, [pc, #48]	; (8004264 <__libc_init_array+0x44>)
 8004234:	f002 ff4c 	bl	80070d0 <_init>
 8004238:	1b64      	subs	r4, r4, r5
 800423a:	10a4      	asrs	r4, r4, #2
 800423c:	2600      	movs	r6, #0
 800423e:	42a6      	cmp	r6, r4
 8004240:	d105      	bne.n	800424e <__libc_init_array+0x2e>
 8004242:	bd70      	pop	{r4, r5, r6, pc}
 8004244:	f855 3b04 	ldr.w	r3, [r5], #4
 8004248:	4798      	blx	r3
 800424a:	3601      	adds	r6, #1
 800424c:	e7ee      	b.n	800422c <__libc_init_array+0xc>
 800424e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004252:	4798      	blx	r3
 8004254:	3601      	adds	r6, #1
 8004256:	e7f2      	b.n	800423e <__libc_init_array+0x1e>
 8004258:	08007ac4 	.word	0x08007ac4
 800425c:	08007ac4 	.word	0x08007ac4
 8004260:	08007ac4 	.word	0x08007ac4
 8004264:	08007ac8 	.word	0x08007ac8

08004268 <memset>:
 8004268:	4402      	add	r2, r0
 800426a:	4603      	mov	r3, r0
 800426c:	4293      	cmp	r3, r2
 800426e:	d100      	bne.n	8004272 <memset+0xa>
 8004270:	4770      	bx	lr
 8004272:	f803 1b01 	strb.w	r1, [r3], #1
 8004276:	e7f9      	b.n	800426c <memset+0x4>

08004278 <__cvt>:
 8004278:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800427c:	ec55 4b10 	vmov	r4, r5, d0
 8004280:	2d00      	cmp	r5, #0
 8004282:	460e      	mov	r6, r1
 8004284:	4619      	mov	r1, r3
 8004286:	462b      	mov	r3, r5
 8004288:	bfbb      	ittet	lt
 800428a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800428e:	461d      	movlt	r5, r3
 8004290:	2300      	movge	r3, #0
 8004292:	232d      	movlt	r3, #45	; 0x2d
 8004294:	700b      	strb	r3, [r1, #0]
 8004296:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004298:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800429c:	4691      	mov	r9, r2
 800429e:	f023 0820 	bic.w	r8, r3, #32
 80042a2:	bfbc      	itt	lt
 80042a4:	4622      	movlt	r2, r4
 80042a6:	4614      	movlt	r4, r2
 80042a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80042ac:	d005      	beq.n	80042ba <__cvt+0x42>
 80042ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80042b2:	d100      	bne.n	80042b6 <__cvt+0x3e>
 80042b4:	3601      	adds	r6, #1
 80042b6:	2102      	movs	r1, #2
 80042b8:	e000      	b.n	80042bc <__cvt+0x44>
 80042ba:	2103      	movs	r1, #3
 80042bc:	ab03      	add	r3, sp, #12
 80042be:	9301      	str	r3, [sp, #4]
 80042c0:	ab02      	add	r3, sp, #8
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	ec45 4b10 	vmov	d0, r4, r5
 80042c8:	4653      	mov	r3, sl
 80042ca:	4632      	mov	r2, r6
 80042cc:	f000 fd34 	bl	8004d38 <_dtoa_r>
 80042d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80042d4:	4607      	mov	r7, r0
 80042d6:	d102      	bne.n	80042de <__cvt+0x66>
 80042d8:	f019 0f01 	tst.w	r9, #1
 80042dc:	d022      	beq.n	8004324 <__cvt+0xac>
 80042de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80042e2:	eb07 0906 	add.w	r9, r7, r6
 80042e6:	d110      	bne.n	800430a <__cvt+0x92>
 80042e8:	783b      	ldrb	r3, [r7, #0]
 80042ea:	2b30      	cmp	r3, #48	; 0x30
 80042ec:	d10a      	bne.n	8004304 <__cvt+0x8c>
 80042ee:	2200      	movs	r2, #0
 80042f0:	2300      	movs	r3, #0
 80042f2:	4620      	mov	r0, r4
 80042f4:	4629      	mov	r1, r5
 80042f6:	f7fc fbff 	bl	8000af8 <__aeabi_dcmpeq>
 80042fa:	b918      	cbnz	r0, 8004304 <__cvt+0x8c>
 80042fc:	f1c6 0601 	rsb	r6, r6, #1
 8004300:	f8ca 6000 	str.w	r6, [sl]
 8004304:	f8da 3000 	ldr.w	r3, [sl]
 8004308:	4499      	add	r9, r3
 800430a:	2200      	movs	r2, #0
 800430c:	2300      	movs	r3, #0
 800430e:	4620      	mov	r0, r4
 8004310:	4629      	mov	r1, r5
 8004312:	f7fc fbf1 	bl	8000af8 <__aeabi_dcmpeq>
 8004316:	b108      	cbz	r0, 800431c <__cvt+0xa4>
 8004318:	f8cd 900c 	str.w	r9, [sp, #12]
 800431c:	2230      	movs	r2, #48	; 0x30
 800431e:	9b03      	ldr	r3, [sp, #12]
 8004320:	454b      	cmp	r3, r9
 8004322:	d307      	bcc.n	8004334 <__cvt+0xbc>
 8004324:	9b03      	ldr	r3, [sp, #12]
 8004326:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004328:	1bdb      	subs	r3, r3, r7
 800432a:	4638      	mov	r0, r7
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	b004      	add	sp, #16
 8004330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004334:	1c59      	adds	r1, r3, #1
 8004336:	9103      	str	r1, [sp, #12]
 8004338:	701a      	strb	r2, [r3, #0]
 800433a:	e7f0      	b.n	800431e <__cvt+0xa6>

0800433c <__exponent>:
 800433c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800433e:	4603      	mov	r3, r0
 8004340:	2900      	cmp	r1, #0
 8004342:	bfb8      	it	lt
 8004344:	4249      	neglt	r1, r1
 8004346:	f803 2b02 	strb.w	r2, [r3], #2
 800434a:	bfb4      	ite	lt
 800434c:	222d      	movlt	r2, #45	; 0x2d
 800434e:	222b      	movge	r2, #43	; 0x2b
 8004350:	2909      	cmp	r1, #9
 8004352:	7042      	strb	r2, [r0, #1]
 8004354:	dd2a      	ble.n	80043ac <__exponent+0x70>
 8004356:	f10d 0407 	add.w	r4, sp, #7
 800435a:	46a4      	mov	ip, r4
 800435c:	270a      	movs	r7, #10
 800435e:	46a6      	mov	lr, r4
 8004360:	460a      	mov	r2, r1
 8004362:	fb91 f6f7 	sdiv	r6, r1, r7
 8004366:	fb07 1516 	mls	r5, r7, r6, r1
 800436a:	3530      	adds	r5, #48	; 0x30
 800436c:	2a63      	cmp	r2, #99	; 0x63
 800436e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004372:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004376:	4631      	mov	r1, r6
 8004378:	dcf1      	bgt.n	800435e <__exponent+0x22>
 800437a:	3130      	adds	r1, #48	; 0x30
 800437c:	f1ae 0502 	sub.w	r5, lr, #2
 8004380:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004384:	1c44      	adds	r4, r0, #1
 8004386:	4629      	mov	r1, r5
 8004388:	4561      	cmp	r1, ip
 800438a:	d30a      	bcc.n	80043a2 <__exponent+0x66>
 800438c:	f10d 0209 	add.w	r2, sp, #9
 8004390:	eba2 020e 	sub.w	r2, r2, lr
 8004394:	4565      	cmp	r5, ip
 8004396:	bf88      	it	hi
 8004398:	2200      	movhi	r2, #0
 800439a:	4413      	add	r3, r2
 800439c:	1a18      	subs	r0, r3, r0
 800439e:	b003      	add	sp, #12
 80043a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80043aa:	e7ed      	b.n	8004388 <__exponent+0x4c>
 80043ac:	2330      	movs	r3, #48	; 0x30
 80043ae:	3130      	adds	r1, #48	; 0x30
 80043b0:	7083      	strb	r3, [r0, #2]
 80043b2:	70c1      	strb	r1, [r0, #3]
 80043b4:	1d03      	adds	r3, r0, #4
 80043b6:	e7f1      	b.n	800439c <__exponent+0x60>

080043b8 <_printf_float>:
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043bc:	ed2d 8b02 	vpush	{d8}
 80043c0:	b08d      	sub	sp, #52	; 0x34
 80043c2:	460c      	mov	r4, r1
 80043c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80043c8:	4616      	mov	r6, r2
 80043ca:	461f      	mov	r7, r3
 80043cc:	4605      	mov	r5, r0
 80043ce:	f001 faa1 	bl	8005914 <_localeconv_r>
 80043d2:	f8d0 a000 	ldr.w	sl, [r0]
 80043d6:	4650      	mov	r0, sl
 80043d8:	f7fb ff0c 	bl	80001f4 <strlen>
 80043dc:	2300      	movs	r3, #0
 80043de:	930a      	str	r3, [sp, #40]	; 0x28
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	9305      	str	r3, [sp, #20]
 80043e4:	f8d8 3000 	ldr.w	r3, [r8]
 80043e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80043ec:	3307      	adds	r3, #7
 80043ee:	f023 0307 	bic.w	r3, r3, #7
 80043f2:	f103 0208 	add.w	r2, r3, #8
 80043f6:	f8c8 2000 	str.w	r2, [r8]
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004402:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004406:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800440a:	9307      	str	r3, [sp, #28]
 800440c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004410:	ee08 0a10 	vmov	s16, r0
 8004414:	4b9f      	ldr	r3, [pc, #636]	; (8004694 <_printf_float+0x2dc>)
 8004416:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800441a:	f04f 32ff 	mov.w	r2, #4294967295
 800441e:	f7fc fb9d 	bl	8000b5c <__aeabi_dcmpun>
 8004422:	bb88      	cbnz	r0, 8004488 <_printf_float+0xd0>
 8004424:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004428:	4b9a      	ldr	r3, [pc, #616]	; (8004694 <_printf_float+0x2dc>)
 800442a:	f04f 32ff 	mov.w	r2, #4294967295
 800442e:	f7fc fb77 	bl	8000b20 <__aeabi_dcmple>
 8004432:	bb48      	cbnz	r0, 8004488 <_printf_float+0xd0>
 8004434:	2200      	movs	r2, #0
 8004436:	2300      	movs	r3, #0
 8004438:	4640      	mov	r0, r8
 800443a:	4649      	mov	r1, r9
 800443c:	f7fc fb66 	bl	8000b0c <__aeabi_dcmplt>
 8004440:	b110      	cbz	r0, 8004448 <_printf_float+0x90>
 8004442:	232d      	movs	r3, #45	; 0x2d
 8004444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004448:	4b93      	ldr	r3, [pc, #588]	; (8004698 <_printf_float+0x2e0>)
 800444a:	4894      	ldr	r0, [pc, #592]	; (800469c <_printf_float+0x2e4>)
 800444c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004450:	bf94      	ite	ls
 8004452:	4698      	movls	r8, r3
 8004454:	4680      	movhi	r8, r0
 8004456:	2303      	movs	r3, #3
 8004458:	6123      	str	r3, [r4, #16]
 800445a:	9b05      	ldr	r3, [sp, #20]
 800445c:	f023 0204 	bic.w	r2, r3, #4
 8004460:	6022      	str	r2, [r4, #0]
 8004462:	f04f 0900 	mov.w	r9, #0
 8004466:	9700      	str	r7, [sp, #0]
 8004468:	4633      	mov	r3, r6
 800446a:	aa0b      	add	r2, sp, #44	; 0x2c
 800446c:	4621      	mov	r1, r4
 800446e:	4628      	mov	r0, r5
 8004470:	f000 f9d8 	bl	8004824 <_printf_common>
 8004474:	3001      	adds	r0, #1
 8004476:	f040 8090 	bne.w	800459a <_printf_float+0x1e2>
 800447a:	f04f 30ff 	mov.w	r0, #4294967295
 800447e:	b00d      	add	sp, #52	; 0x34
 8004480:	ecbd 8b02 	vpop	{d8}
 8004484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004488:	4642      	mov	r2, r8
 800448a:	464b      	mov	r3, r9
 800448c:	4640      	mov	r0, r8
 800448e:	4649      	mov	r1, r9
 8004490:	f7fc fb64 	bl	8000b5c <__aeabi_dcmpun>
 8004494:	b140      	cbz	r0, 80044a8 <_printf_float+0xf0>
 8004496:	464b      	mov	r3, r9
 8004498:	2b00      	cmp	r3, #0
 800449a:	bfbc      	itt	lt
 800449c:	232d      	movlt	r3, #45	; 0x2d
 800449e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80044a2:	487f      	ldr	r0, [pc, #508]	; (80046a0 <_printf_float+0x2e8>)
 80044a4:	4b7f      	ldr	r3, [pc, #508]	; (80046a4 <_printf_float+0x2ec>)
 80044a6:	e7d1      	b.n	800444c <_printf_float+0x94>
 80044a8:	6863      	ldr	r3, [r4, #4]
 80044aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80044ae:	9206      	str	r2, [sp, #24]
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	d13f      	bne.n	8004534 <_printf_float+0x17c>
 80044b4:	2306      	movs	r3, #6
 80044b6:	6063      	str	r3, [r4, #4]
 80044b8:	9b05      	ldr	r3, [sp, #20]
 80044ba:	6861      	ldr	r1, [r4, #4]
 80044bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80044c0:	2300      	movs	r3, #0
 80044c2:	9303      	str	r3, [sp, #12]
 80044c4:	ab0a      	add	r3, sp, #40	; 0x28
 80044c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80044ca:	ab09      	add	r3, sp, #36	; 0x24
 80044cc:	ec49 8b10 	vmov	d0, r8, r9
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	6022      	str	r2, [r4, #0]
 80044d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80044d8:	4628      	mov	r0, r5
 80044da:	f7ff fecd 	bl	8004278 <__cvt>
 80044de:	9b06      	ldr	r3, [sp, #24]
 80044e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044e2:	2b47      	cmp	r3, #71	; 0x47
 80044e4:	4680      	mov	r8, r0
 80044e6:	d108      	bne.n	80044fa <_printf_float+0x142>
 80044e8:	1cc8      	adds	r0, r1, #3
 80044ea:	db02      	blt.n	80044f2 <_printf_float+0x13a>
 80044ec:	6863      	ldr	r3, [r4, #4]
 80044ee:	4299      	cmp	r1, r3
 80044f0:	dd41      	ble.n	8004576 <_printf_float+0x1be>
 80044f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80044f6:	fa5f fb8b 	uxtb.w	fp, fp
 80044fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80044fe:	d820      	bhi.n	8004542 <_printf_float+0x18a>
 8004500:	3901      	subs	r1, #1
 8004502:	465a      	mov	r2, fp
 8004504:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004508:	9109      	str	r1, [sp, #36]	; 0x24
 800450a:	f7ff ff17 	bl	800433c <__exponent>
 800450e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004510:	1813      	adds	r3, r2, r0
 8004512:	2a01      	cmp	r2, #1
 8004514:	4681      	mov	r9, r0
 8004516:	6123      	str	r3, [r4, #16]
 8004518:	dc02      	bgt.n	8004520 <_printf_float+0x168>
 800451a:	6822      	ldr	r2, [r4, #0]
 800451c:	07d2      	lsls	r2, r2, #31
 800451e:	d501      	bpl.n	8004524 <_printf_float+0x16c>
 8004520:	3301      	adds	r3, #1
 8004522:	6123      	str	r3, [r4, #16]
 8004524:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004528:	2b00      	cmp	r3, #0
 800452a:	d09c      	beq.n	8004466 <_printf_float+0xae>
 800452c:	232d      	movs	r3, #45	; 0x2d
 800452e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004532:	e798      	b.n	8004466 <_printf_float+0xae>
 8004534:	9a06      	ldr	r2, [sp, #24]
 8004536:	2a47      	cmp	r2, #71	; 0x47
 8004538:	d1be      	bne.n	80044b8 <_printf_float+0x100>
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1bc      	bne.n	80044b8 <_printf_float+0x100>
 800453e:	2301      	movs	r3, #1
 8004540:	e7b9      	b.n	80044b6 <_printf_float+0xfe>
 8004542:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004546:	d118      	bne.n	800457a <_printf_float+0x1c2>
 8004548:	2900      	cmp	r1, #0
 800454a:	6863      	ldr	r3, [r4, #4]
 800454c:	dd0b      	ble.n	8004566 <_printf_float+0x1ae>
 800454e:	6121      	str	r1, [r4, #16]
 8004550:	b913      	cbnz	r3, 8004558 <_printf_float+0x1a0>
 8004552:	6822      	ldr	r2, [r4, #0]
 8004554:	07d0      	lsls	r0, r2, #31
 8004556:	d502      	bpl.n	800455e <_printf_float+0x1a6>
 8004558:	3301      	adds	r3, #1
 800455a:	440b      	add	r3, r1
 800455c:	6123      	str	r3, [r4, #16]
 800455e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004560:	f04f 0900 	mov.w	r9, #0
 8004564:	e7de      	b.n	8004524 <_printf_float+0x16c>
 8004566:	b913      	cbnz	r3, 800456e <_printf_float+0x1b6>
 8004568:	6822      	ldr	r2, [r4, #0]
 800456a:	07d2      	lsls	r2, r2, #31
 800456c:	d501      	bpl.n	8004572 <_printf_float+0x1ba>
 800456e:	3302      	adds	r3, #2
 8004570:	e7f4      	b.n	800455c <_printf_float+0x1a4>
 8004572:	2301      	movs	r3, #1
 8004574:	e7f2      	b.n	800455c <_printf_float+0x1a4>
 8004576:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800457a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800457c:	4299      	cmp	r1, r3
 800457e:	db05      	blt.n	800458c <_printf_float+0x1d4>
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	6121      	str	r1, [r4, #16]
 8004584:	07d8      	lsls	r0, r3, #31
 8004586:	d5ea      	bpl.n	800455e <_printf_float+0x1a6>
 8004588:	1c4b      	adds	r3, r1, #1
 800458a:	e7e7      	b.n	800455c <_printf_float+0x1a4>
 800458c:	2900      	cmp	r1, #0
 800458e:	bfd4      	ite	le
 8004590:	f1c1 0202 	rsble	r2, r1, #2
 8004594:	2201      	movgt	r2, #1
 8004596:	4413      	add	r3, r2
 8004598:	e7e0      	b.n	800455c <_printf_float+0x1a4>
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	055a      	lsls	r2, r3, #21
 800459e:	d407      	bmi.n	80045b0 <_printf_float+0x1f8>
 80045a0:	6923      	ldr	r3, [r4, #16]
 80045a2:	4642      	mov	r2, r8
 80045a4:	4631      	mov	r1, r6
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b8      	blx	r7
 80045aa:	3001      	adds	r0, #1
 80045ac:	d12c      	bne.n	8004608 <_printf_float+0x250>
 80045ae:	e764      	b.n	800447a <_printf_float+0xc2>
 80045b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80045b4:	f240 80e0 	bls.w	8004778 <_printf_float+0x3c0>
 80045b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045bc:	2200      	movs	r2, #0
 80045be:	2300      	movs	r3, #0
 80045c0:	f7fc fa9a 	bl	8000af8 <__aeabi_dcmpeq>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	d034      	beq.n	8004632 <_printf_float+0x27a>
 80045c8:	4a37      	ldr	r2, [pc, #220]	; (80046a8 <_printf_float+0x2f0>)
 80045ca:	2301      	movs	r3, #1
 80045cc:	4631      	mov	r1, r6
 80045ce:	4628      	mov	r0, r5
 80045d0:	47b8      	blx	r7
 80045d2:	3001      	adds	r0, #1
 80045d4:	f43f af51 	beq.w	800447a <_printf_float+0xc2>
 80045d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045dc:	429a      	cmp	r2, r3
 80045de:	db02      	blt.n	80045e6 <_printf_float+0x22e>
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	07d8      	lsls	r0, r3, #31
 80045e4:	d510      	bpl.n	8004608 <_printf_float+0x250>
 80045e6:	ee18 3a10 	vmov	r3, s16
 80045ea:	4652      	mov	r2, sl
 80045ec:	4631      	mov	r1, r6
 80045ee:	4628      	mov	r0, r5
 80045f0:	47b8      	blx	r7
 80045f2:	3001      	adds	r0, #1
 80045f4:	f43f af41 	beq.w	800447a <_printf_float+0xc2>
 80045f8:	f04f 0800 	mov.w	r8, #0
 80045fc:	f104 091a 	add.w	r9, r4, #26
 8004600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004602:	3b01      	subs	r3, #1
 8004604:	4543      	cmp	r3, r8
 8004606:	dc09      	bgt.n	800461c <_printf_float+0x264>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	079b      	lsls	r3, r3, #30
 800460c:	f100 8105 	bmi.w	800481a <_printf_float+0x462>
 8004610:	68e0      	ldr	r0, [r4, #12]
 8004612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004614:	4298      	cmp	r0, r3
 8004616:	bfb8      	it	lt
 8004618:	4618      	movlt	r0, r3
 800461a:	e730      	b.n	800447e <_printf_float+0xc6>
 800461c:	2301      	movs	r3, #1
 800461e:	464a      	mov	r2, r9
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	f43f af27 	beq.w	800447a <_printf_float+0xc2>
 800462c:	f108 0801 	add.w	r8, r8, #1
 8004630:	e7e6      	b.n	8004600 <_printf_float+0x248>
 8004632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004634:	2b00      	cmp	r3, #0
 8004636:	dc39      	bgt.n	80046ac <_printf_float+0x2f4>
 8004638:	4a1b      	ldr	r2, [pc, #108]	; (80046a8 <_printf_float+0x2f0>)
 800463a:	2301      	movs	r3, #1
 800463c:	4631      	mov	r1, r6
 800463e:	4628      	mov	r0, r5
 8004640:	47b8      	blx	r7
 8004642:	3001      	adds	r0, #1
 8004644:	f43f af19 	beq.w	800447a <_printf_float+0xc2>
 8004648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800464c:	4313      	orrs	r3, r2
 800464e:	d102      	bne.n	8004656 <_printf_float+0x29e>
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	07d9      	lsls	r1, r3, #31
 8004654:	d5d8      	bpl.n	8004608 <_printf_float+0x250>
 8004656:	ee18 3a10 	vmov	r3, s16
 800465a:	4652      	mov	r2, sl
 800465c:	4631      	mov	r1, r6
 800465e:	4628      	mov	r0, r5
 8004660:	47b8      	blx	r7
 8004662:	3001      	adds	r0, #1
 8004664:	f43f af09 	beq.w	800447a <_printf_float+0xc2>
 8004668:	f04f 0900 	mov.w	r9, #0
 800466c:	f104 0a1a 	add.w	sl, r4, #26
 8004670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004672:	425b      	negs	r3, r3
 8004674:	454b      	cmp	r3, r9
 8004676:	dc01      	bgt.n	800467c <_printf_float+0x2c4>
 8004678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800467a:	e792      	b.n	80045a2 <_printf_float+0x1ea>
 800467c:	2301      	movs	r3, #1
 800467e:	4652      	mov	r2, sl
 8004680:	4631      	mov	r1, r6
 8004682:	4628      	mov	r0, r5
 8004684:	47b8      	blx	r7
 8004686:	3001      	adds	r0, #1
 8004688:	f43f aef7 	beq.w	800447a <_printf_float+0xc2>
 800468c:	f109 0901 	add.w	r9, r9, #1
 8004690:	e7ee      	b.n	8004670 <_printf_float+0x2b8>
 8004692:	bf00      	nop
 8004694:	7fefffff 	.word	0x7fefffff
 8004698:	080076e4 	.word	0x080076e4
 800469c:	080076e8 	.word	0x080076e8
 80046a0:	080076f0 	.word	0x080076f0
 80046a4:	080076ec 	.word	0x080076ec
 80046a8:	080076f4 	.word	0x080076f4
 80046ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046b0:	429a      	cmp	r2, r3
 80046b2:	bfa8      	it	ge
 80046b4:	461a      	movge	r2, r3
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	4691      	mov	r9, r2
 80046ba:	dc37      	bgt.n	800472c <_printf_float+0x374>
 80046bc:	f04f 0b00 	mov.w	fp, #0
 80046c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046c4:	f104 021a 	add.w	r2, r4, #26
 80046c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046ca:	9305      	str	r3, [sp, #20]
 80046cc:	eba3 0309 	sub.w	r3, r3, r9
 80046d0:	455b      	cmp	r3, fp
 80046d2:	dc33      	bgt.n	800473c <_printf_float+0x384>
 80046d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046d8:	429a      	cmp	r2, r3
 80046da:	db3b      	blt.n	8004754 <_printf_float+0x39c>
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	07da      	lsls	r2, r3, #31
 80046e0:	d438      	bmi.n	8004754 <_printf_float+0x39c>
 80046e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046e4:	9a05      	ldr	r2, [sp, #20]
 80046e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046e8:	1a9a      	subs	r2, r3, r2
 80046ea:	eba3 0901 	sub.w	r9, r3, r1
 80046ee:	4591      	cmp	r9, r2
 80046f0:	bfa8      	it	ge
 80046f2:	4691      	movge	r9, r2
 80046f4:	f1b9 0f00 	cmp.w	r9, #0
 80046f8:	dc35      	bgt.n	8004766 <_printf_float+0x3ae>
 80046fa:	f04f 0800 	mov.w	r8, #0
 80046fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004702:	f104 0a1a 	add.w	sl, r4, #26
 8004706:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800470a:	1a9b      	subs	r3, r3, r2
 800470c:	eba3 0309 	sub.w	r3, r3, r9
 8004710:	4543      	cmp	r3, r8
 8004712:	f77f af79 	ble.w	8004608 <_printf_float+0x250>
 8004716:	2301      	movs	r3, #1
 8004718:	4652      	mov	r2, sl
 800471a:	4631      	mov	r1, r6
 800471c:	4628      	mov	r0, r5
 800471e:	47b8      	blx	r7
 8004720:	3001      	adds	r0, #1
 8004722:	f43f aeaa 	beq.w	800447a <_printf_float+0xc2>
 8004726:	f108 0801 	add.w	r8, r8, #1
 800472a:	e7ec      	b.n	8004706 <_printf_float+0x34e>
 800472c:	4613      	mov	r3, r2
 800472e:	4631      	mov	r1, r6
 8004730:	4642      	mov	r2, r8
 8004732:	4628      	mov	r0, r5
 8004734:	47b8      	blx	r7
 8004736:	3001      	adds	r0, #1
 8004738:	d1c0      	bne.n	80046bc <_printf_float+0x304>
 800473a:	e69e      	b.n	800447a <_printf_float+0xc2>
 800473c:	2301      	movs	r3, #1
 800473e:	4631      	mov	r1, r6
 8004740:	4628      	mov	r0, r5
 8004742:	9205      	str	r2, [sp, #20]
 8004744:	47b8      	blx	r7
 8004746:	3001      	adds	r0, #1
 8004748:	f43f ae97 	beq.w	800447a <_printf_float+0xc2>
 800474c:	9a05      	ldr	r2, [sp, #20]
 800474e:	f10b 0b01 	add.w	fp, fp, #1
 8004752:	e7b9      	b.n	80046c8 <_printf_float+0x310>
 8004754:	ee18 3a10 	vmov	r3, s16
 8004758:	4652      	mov	r2, sl
 800475a:	4631      	mov	r1, r6
 800475c:	4628      	mov	r0, r5
 800475e:	47b8      	blx	r7
 8004760:	3001      	adds	r0, #1
 8004762:	d1be      	bne.n	80046e2 <_printf_float+0x32a>
 8004764:	e689      	b.n	800447a <_printf_float+0xc2>
 8004766:	9a05      	ldr	r2, [sp, #20]
 8004768:	464b      	mov	r3, r9
 800476a:	4442      	add	r2, r8
 800476c:	4631      	mov	r1, r6
 800476e:	4628      	mov	r0, r5
 8004770:	47b8      	blx	r7
 8004772:	3001      	adds	r0, #1
 8004774:	d1c1      	bne.n	80046fa <_printf_float+0x342>
 8004776:	e680      	b.n	800447a <_printf_float+0xc2>
 8004778:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800477a:	2a01      	cmp	r2, #1
 800477c:	dc01      	bgt.n	8004782 <_printf_float+0x3ca>
 800477e:	07db      	lsls	r3, r3, #31
 8004780:	d538      	bpl.n	80047f4 <_printf_float+0x43c>
 8004782:	2301      	movs	r3, #1
 8004784:	4642      	mov	r2, r8
 8004786:	4631      	mov	r1, r6
 8004788:	4628      	mov	r0, r5
 800478a:	47b8      	blx	r7
 800478c:	3001      	adds	r0, #1
 800478e:	f43f ae74 	beq.w	800447a <_printf_float+0xc2>
 8004792:	ee18 3a10 	vmov	r3, s16
 8004796:	4652      	mov	r2, sl
 8004798:	4631      	mov	r1, r6
 800479a:	4628      	mov	r0, r5
 800479c:	47b8      	blx	r7
 800479e:	3001      	adds	r0, #1
 80047a0:	f43f ae6b 	beq.w	800447a <_printf_float+0xc2>
 80047a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047a8:	2200      	movs	r2, #0
 80047aa:	2300      	movs	r3, #0
 80047ac:	f7fc f9a4 	bl	8000af8 <__aeabi_dcmpeq>
 80047b0:	b9d8      	cbnz	r0, 80047ea <_printf_float+0x432>
 80047b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047b4:	f108 0201 	add.w	r2, r8, #1
 80047b8:	3b01      	subs	r3, #1
 80047ba:	4631      	mov	r1, r6
 80047bc:	4628      	mov	r0, r5
 80047be:	47b8      	blx	r7
 80047c0:	3001      	adds	r0, #1
 80047c2:	d10e      	bne.n	80047e2 <_printf_float+0x42a>
 80047c4:	e659      	b.n	800447a <_printf_float+0xc2>
 80047c6:	2301      	movs	r3, #1
 80047c8:	4652      	mov	r2, sl
 80047ca:	4631      	mov	r1, r6
 80047cc:	4628      	mov	r0, r5
 80047ce:	47b8      	blx	r7
 80047d0:	3001      	adds	r0, #1
 80047d2:	f43f ae52 	beq.w	800447a <_printf_float+0xc2>
 80047d6:	f108 0801 	add.w	r8, r8, #1
 80047da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047dc:	3b01      	subs	r3, #1
 80047de:	4543      	cmp	r3, r8
 80047e0:	dcf1      	bgt.n	80047c6 <_printf_float+0x40e>
 80047e2:	464b      	mov	r3, r9
 80047e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80047e8:	e6dc      	b.n	80045a4 <_printf_float+0x1ec>
 80047ea:	f04f 0800 	mov.w	r8, #0
 80047ee:	f104 0a1a 	add.w	sl, r4, #26
 80047f2:	e7f2      	b.n	80047da <_printf_float+0x422>
 80047f4:	2301      	movs	r3, #1
 80047f6:	4642      	mov	r2, r8
 80047f8:	e7df      	b.n	80047ba <_printf_float+0x402>
 80047fa:	2301      	movs	r3, #1
 80047fc:	464a      	mov	r2, r9
 80047fe:	4631      	mov	r1, r6
 8004800:	4628      	mov	r0, r5
 8004802:	47b8      	blx	r7
 8004804:	3001      	adds	r0, #1
 8004806:	f43f ae38 	beq.w	800447a <_printf_float+0xc2>
 800480a:	f108 0801 	add.w	r8, r8, #1
 800480e:	68e3      	ldr	r3, [r4, #12]
 8004810:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004812:	1a5b      	subs	r3, r3, r1
 8004814:	4543      	cmp	r3, r8
 8004816:	dcf0      	bgt.n	80047fa <_printf_float+0x442>
 8004818:	e6fa      	b.n	8004610 <_printf_float+0x258>
 800481a:	f04f 0800 	mov.w	r8, #0
 800481e:	f104 0919 	add.w	r9, r4, #25
 8004822:	e7f4      	b.n	800480e <_printf_float+0x456>

08004824 <_printf_common>:
 8004824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004828:	4616      	mov	r6, r2
 800482a:	4699      	mov	r9, r3
 800482c:	688a      	ldr	r2, [r1, #8]
 800482e:	690b      	ldr	r3, [r1, #16]
 8004830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004834:	4293      	cmp	r3, r2
 8004836:	bfb8      	it	lt
 8004838:	4613      	movlt	r3, r2
 800483a:	6033      	str	r3, [r6, #0]
 800483c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004840:	4607      	mov	r7, r0
 8004842:	460c      	mov	r4, r1
 8004844:	b10a      	cbz	r2, 800484a <_printf_common+0x26>
 8004846:	3301      	adds	r3, #1
 8004848:	6033      	str	r3, [r6, #0]
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	0699      	lsls	r1, r3, #26
 800484e:	bf42      	ittt	mi
 8004850:	6833      	ldrmi	r3, [r6, #0]
 8004852:	3302      	addmi	r3, #2
 8004854:	6033      	strmi	r3, [r6, #0]
 8004856:	6825      	ldr	r5, [r4, #0]
 8004858:	f015 0506 	ands.w	r5, r5, #6
 800485c:	d106      	bne.n	800486c <_printf_common+0x48>
 800485e:	f104 0a19 	add.w	sl, r4, #25
 8004862:	68e3      	ldr	r3, [r4, #12]
 8004864:	6832      	ldr	r2, [r6, #0]
 8004866:	1a9b      	subs	r3, r3, r2
 8004868:	42ab      	cmp	r3, r5
 800486a:	dc26      	bgt.n	80048ba <_printf_common+0x96>
 800486c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004870:	1e13      	subs	r3, r2, #0
 8004872:	6822      	ldr	r2, [r4, #0]
 8004874:	bf18      	it	ne
 8004876:	2301      	movne	r3, #1
 8004878:	0692      	lsls	r2, r2, #26
 800487a:	d42b      	bmi.n	80048d4 <_printf_common+0xb0>
 800487c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004880:	4649      	mov	r1, r9
 8004882:	4638      	mov	r0, r7
 8004884:	47c0      	blx	r8
 8004886:	3001      	adds	r0, #1
 8004888:	d01e      	beq.n	80048c8 <_printf_common+0xa4>
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	68e5      	ldr	r5, [r4, #12]
 800488e:	6832      	ldr	r2, [r6, #0]
 8004890:	f003 0306 	and.w	r3, r3, #6
 8004894:	2b04      	cmp	r3, #4
 8004896:	bf08      	it	eq
 8004898:	1aad      	subeq	r5, r5, r2
 800489a:	68a3      	ldr	r3, [r4, #8]
 800489c:	6922      	ldr	r2, [r4, #16]
 800489e:	bf0c      	ite	eq
 80048a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048a4:	2500      	movne	r5, #0
 80048a6:	4293      	cmp	r3, r2
 80048a8:	bfc4      	itt	gt
 80048aa:	1a9b      	subgt	r3, r3, r2
 80048ac:	18ed      	addgt	r5, r5, r3
 80048ae:	2600      	movs	r6, #0
 80048b0:	341a      	adds	r4, #26
 80048b2:	42b5      	cmp	r5, r6
 80048b4:	d11a      	bne.n	80048ec <_printf_common+0xc8>
 80048b6:	2000      	movs	r0, #0
 80048b8:	e008      	b.n	80048cc <_printf_common+0xa8>
 80048ba:	2301      	movs	r3, #1
 80048bc:	4652      	mov	r2, sl
 80048be:	4649      	mov	r1, r9
 80048c0:	4638      	mov	r0, r7
 80048c2:	47c0      	blx	r8
 80048c4:	3001      	adds	r0, #1
 80048c6:	d103      	bne.n	80048d0 <_printf_common+0xac>
 80048c8:	f04f 30ff 	mov.w	r0, #4294967295
 80048cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d0:	3501      	adds	r5, #1
 80048d2:	e7c6      	b.n	8004862 <_printf_common+0x3e>
 80048d4:	18e1      	adds	r1, r4, r3
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	2030      	movs	r0, #48	; 0x30
 80048da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048de:	4422      	add	r2, r4
 80048e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048e8:	3302      	adds	r3, #2
 80048ea:	e7c7      	b.n	800487c <_printf_common+0x58>
 80048ec:	2301      	movs	r3, #1
 80048ee:	4622      	mov	r2, r4
 80048f0:	4649      	mov	r1, r9
 80048f2:	4638      	mov	r0, r7
 80048f4:	47c0      	blx	r8
 80048f6:	3001      	adds	r0, #1
 80048f8:	d0e6      	beq.n	80048c8 <_printf_common+0xa4>
 80048fa:	3601      	adds	r6, #1
 80048fc:	e7d9      	b.n	80048b2 <_printf_common+0x8e>
	...

08004900 <_printf_i>:
 8004900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004904:	7e0f      	ldrb	r7, [r1, #24]
 8004906:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004908:	2f78      	cmp	r7, #120	; 0x78
 800490a:	4691      	mov	r9, r2
 800490c:	4680      	mov	r8, r0
 800490e:	460c      	mov	r4, r1
 8004910:	469a      	mov	sl, r3
 8004912:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004916:	d807      	bhi.n	8004928 <_printf_i+0x28>
 8004918:	2f62      	cmp	r7, #98	; 0x62
 800491a:	d80a      	bhi.n	8004932 <_printf_i+0x32>
 800491c:	2f00      	cmp	r7, #0
 800491e:	f000 80d8 	beq.w	8004ad2 <_printf_i+0x1d2>
 8004922:	2f58      	cmp	r7, #88	; 0x58
 8004924:	f000 80a3 	beq.w	8004a6e <_printf_i+0x16e>
 8004928:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800492c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004930:	e03a      	b.n	80049a8 <_printf_i+0xa8>
 8004932:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004936:	2b15      	cmp	r3, #21
 8004938:	d8f6      	bhi.n	8004928 <_printf_i+0x28>
 800493a:	a101      	add	r1, pc, #4	; (adr r1, 8004940 <_printf_i+0x40>)
 800493c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004940:	08004999 	.word	0x08004999
 8004944:	080049ad 	.word	0x080049ad
 8004948:	08004929 	.word	0x08004929
 800494c:	08004929 	.word	0x08004929
 8004950:	08004929 	.word	0x08004929
 8004954:	08004929 	.word	0x08004929
 8004958:	080049ad 	.word	0x080049ad
 800495c:	08004929 	.word	0x08004929
 8004960:	08004929 	.word	0x08004929
 8004964:	08004929 	.word	0x08004929
 8004968:	08004929 	.word	0x08004929
 800496c:	08004ab9 	.word	0x08004ab9
 8004970:	080049dd 	.word	0x080049dd
 8004974:	08004a9b 	.word	0x08004a9b
 8004978:	08004929 	.word	0x08004929
 800497c:	08004929 	.word	0x08004929
 8004980:	08004adb 	.word	0x08004adb
 8004984:	08004929 	.word	0x08004929
 8004988:	080049dd 	.word	0x080049dd
 800498c:	08004929 	.word	0x08004929
 8004990:	08004929 	.word	0x08004929
 8004994:	08004aa3 	.word	0x08004aa3
 8004998:	682b      	ldr	r3, [r5, #0]
 800499a:	1d1a      	adds	r2, r3, #4
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	602a      	str	r2, [r5, #0]
 80049a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0a3      	b.n	8004af4 <_printf_i+0x1f4>
 80049ac:	6820      	ldr	r0, [r4, #0]
 80049ae:	6829      	ldr	r1, [r5, #0]
 80049b0:	0606      	lsls	r6, r0, #24
 80049b2:	f101 0304 	add.w	r3, r1, #4
 80049b6:	d50a      	bpl.n	80049ce <_printf_i+0xce>
 80049b8:	680e      	ldr	r6, [r1, #0]
 80049ba:	602b      	str	r3, [r5, #0]
 80049bc:	2e00      	cmp	r6, #0
 80049be:	da03      	bge.n	80049c8 <_printf_i+0xc8>
 80049c0:	232d      	movs	r3, #45	; 0x2d
 80049c2:	4276      	negs	r6, r6
 80049c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049c8:	485e      	ldr	r0, [pc, #376]	; (8004b44 <_printf_i+0x244>)
 80049ca:	230a      	movs	r3, #10
 80049cc:	e019      	b.n	8004a02 <_printf_i+0x102>
 80049ce:	680e      	ldr	r6, [r1, #0]
 80049d0:	602b      	str	r3, [r5, #0]
 80049d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80049d6:	bf18      	it	ne
 80049d8:	b236      	sxthne	r6, r6
 80049da:	e7ef      	b.n	80049bc <_printf_i+0xbc>
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	6820      	ldr	r0, [r4, #0]
 80049e0:	1d19      	adds	r1, r3, #4
 80049e2:	6029      	str	r1, [r5, #0]
 80049e4:	0601      	lsls	r1, r0, #24
 80049e6:	d501      	bpl.n	80049ec <_printf_i+0xec>
 80049e8:	681e      	ldr	r6, [r3, #0]
 80049ea:	e002      	b.n	80049f2 <_printf_i+0xf2>
 80049ec:	0646      	lsls	r6, r0, #25
 80049ee:	d5fb      	bpl.n	80049e8 <_printf_i+0xe8>
 80049f0:	881e      	ldrh	r6, [r3, #0]
 80049f2:	4854      	ldr	r0, [pc, #336]	; (8004b44 <_printf_i+0x244>)
 80049f4:	2f6f      	cmp	r7, #111	; 0x6f
 80049f6:	bf0c      	ite	eq
 80049f8:	2308      	moveq	r3, #8
 80049fa:	230a      	movne	r3, #10
 80049fc:	2100      	movs	r1, #0
 80049fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a02:	6865      	ldr	r5, [r4, #4]
 8004a04:	60a5      	str	r5, [r4, #8]
 8004a06:	2d00      	cmp	r5, #0
 8004a08:	bfa2      	ittt	ge
 8004a0a:	6821      	ldrge	r1, [r4, #0]
 8004a0c:	f021 0104 	bicge.w	r1, r1, #4
 8004a10:	6021      	strge	r1, [r4, #0]
 8004a12:	b90e      	cbnz	r6, 8004a18 <_printf_i+0x118>
 8004a14:	2d00      	cmp	r5, #0
 8004a16:	d04d      	beq.n	8004ab4 <_printf_i+0x1b4>
 8004a18:	4615      	mov	r5, r2
 8004a1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a1e:	fb03 6711 	mls	r7, r3, r1, r6
 8004a22:	5dc7      	ldrb	r7, [r0, r7]
 8004a24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004a28:	4637      	mov	r7, r6
 8004a2a:	42bb      	cmp	r3, r7
 8004a2c:	460e      	mov	r6, r1
 8004a2e:	d9f4      	bls.n	8004a1a <_printf_i+0x11a>
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d10b      	bne.n	8004a4c <_printf_i+0x14c>
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	07de      	lsls	r6, r3, #31
 8004a38:	d508      	bpl.n	8004a4c <_printf_i+0x14c>
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	6861      	ldr	r1, [r4, #4]
 8004a3e:	4299      	cmp	r1, r3
 8004a40:	bfde      	ittt	le
 8004a42:	2330      	movle	r3, #48	; 0x30
 8004a44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a4c:	1b52      	subs	r2, r2, r5
 8004a4e:	6122      	str	r2, [r4, #16]
 8004a50:	f8cd a000 	str.w	sl, [sp]
 8004a54:	464b      	mov	r3, r9
 8004a56:	aa03      	add	r2, sp, #12
 8004a58:	4621      	mov	r1, r4
 8004a5a:	4640      	mov	r0, r8
 8004a5c:	f7ff fee2 	bl	8004824 <_printf_common>
 8004a60:	3001      	adds	r0, #1
 8004a62:	d14c      	bne.n	8004afe <_printf_i+0x1fe>
 8004a64:	f04f 30ff 	mov.w	r0, #4294967295
 8004a68:	b004      	add	sp, #16
 8004a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a6e:	4835      	ldr	r0, [pc, #212]	; (8004b44 <_printf_i+0x244>)
 8004a70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a74:	6829      	ldr	r1, [r5, #0]
 8004a76:	6823      	ldr	r3, [r4, #0]
 8004a78:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a7c:	6029      	str	r1, [r5, #0]
 8004a7e:	061d      	lsls	r5, r3, #24
 8004a80:	d514      	bpl.n	8004aac <_printf_i+0x1ac>
 8004a82:	07df      	lsls	r7, r3, #31
 8004a84:	bf44      	itt	mi
 8004a86:	f043 0320 	orrmi.w	r3, r3, #32
 8004a8a:	6023      	strmi	r3, [r4, #0]
 8004a8c:	b91e      	cbnz	r6, 8004a96 <_printf_i+0x196>
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	f023 0320 	bic.w	r3, r3, #32
 8004a94:	6023      	str	r3, [r4, #0]
 8004a96:	2310      	movs	r3, #16
 8004a98:	e7b0      	b.n	80049fc <_printf_i+0xfc>
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	f043 0320 	orr.w	r3, r3, #32
 8004aa0:	6023      	str	r3, [r4, #0]
 8004aa2:	2378      	movs	r3, #120	; 0x78
 8004aa4:	4828      	ldr	r0, [pc, #160]	; (8004b48 <_printf_i+0x248>)
 8004aa6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004aaa:	e7e3      	b.n	8004a74 <_printf_i+0x174>
 8004aac:	0659      	lsls	r1, r3, #25
 8004aae:	bf48      	it	mi
 8004ab0:	b2b6      	uxthmi	r6, r6
 8004ab2:	e7e6      	b.n	8004a82 <_printf_i+0x182>
 8004ab4:	4615      	mov	r5, r2
 8004ab6:	e7bb      	b.n	8004a30 <_printf_i+0x130>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	6826      	ldr	r6, [r4, #0]
 8004abc:	6961      	ldr	r1, [r4, #20]
 8004abe:	1d18      	adds	r0, r3, #4
 8004ac0:	6028      	str	r0, [r5, #0]
 8004ac2:	0635      	lsls	r5, r6, #24
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	d501      	bpl.n	8004acc <_printf_i+0x1cc>
 8004ac8:	6019      	str	r1, [r3, #0]
 8004aca:	e002      	b.n	8004ad2 <_printf_i+0x1d2>
 8004acc:	0670      	lsls	r0, r6, #25
 8004ace:	d5fb      	bpl.n	8004ac8 <_printf_i+0x1c8>
 8004ad0:	8019      	strh	r1, [r3, #0]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	6123      	str	r3, [r4, #16]
 8004ad6:	4615      	mov	r5, r2
 8004ad8:	e7ba      	b.n	8004a50 <_printf_i+0x150>
 8004ada:	682b      	ldr	r3, [r5, #0]
 8004adc:	1d1a      	adds	r2, r3, #4
 8004ade:	602a      	str	r2, [r5, #0]
 8004ae0:	681d      	ldr	r5, [r3, #0]
 8004ae2:	6862      	ldr	r2, [r4, #4]
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	f7fb fb92 	bl	8000210 <memchr>
 8004aec:	b108      	cbz	r0, 8004af2 <_printf_i+0x1f2>
 8004aee:	1b40      	subs	r0, r0, r5
 8004af0:	6060      	str	r0, [r4, #4]
 8004af2:	6863      	ldr	r3, [r4, #4]
 8004af4:	6123      	str	r3, [r4, #16]
 8004af6:	2300      	movs	r3, #0
 8004af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004afc:	e7a8      	b.n	8004a50 <_printf_i+0x150>
 8004afe:	6923      	ldr	r3, [r4, #16]
 8004b00:	462a      	mov	r2, r5
 8004b02:	4649      	mov	r1, r9
 8004b04:	4640      	mov	r0, r8
 8004b06:	47d0      	blx	sl
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d0ab      	beq.n	8004a64 <_printf_i+0x164>
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	079b      	lsls	r3, r3, #30
 8004b10:	d413      	bmi.n	8004b3a <_printf_i+0x23a>
 8004b12:	68e0      	ldr	r0, [r4, #12]
 8004b14:	9b03      	ldr	r3, [sp, #12]
 8004b16:	4298      	cmp	r0, r3
 8004b18:	bfb8      	it	lt
 8004b1a:	4618      	movlt	r0, r3
 8004b1c:	e7a4      	b.n	8004a68 <_printf_i+0x168>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	4632      	mov	r2, r6
 8004b22:	4649      	mov	r1, r9
 8004b24:	4640      	mov	r0, r8
 8004b26:	47d0      	blx	sl
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d09b      	beq.n	8004a64 <_printf_i+0x164>
 8004b2c:	3501      	adds	r5, #1
 8004b2e:	68e3      	ldr	r3, [r4, #12]
 8004b30:	9903      	ldr	r1, [sp, #12]
 8004b32:	1a5b      	subs	r3, r3, r1
 8004b34:	42ab      	cmp	r3, r5
 8004b36:	dcf2      	bgt.n	8004b1e <_printf_i+0x21e>
 8004b38:	e7eb      	b.n	8004b12 <_printf_i+0x212>
 8004b3a:	2500      	movs	r5, #0
 8004b3c:	f104 0619 	add.w	r6, r4, #25
 8004b40:	e7f5      	b.n	8004b2e <_printf_i+0x22e>
 8004b42:	bf00      	nop
 8004b44:	080076f6 	.word	0x080076f6
 8004b48:	08007707 	.word	0x08007707

08004b4c <siprintf>:
 8004b4c:	b40e      	push	{r1, r2, r3}
 8004b4e:	b500      	push	{lr}
 8004b50:	b09c      	sub	sp, #112	; 0x70
 8004b52:	ab1d      	add	r3, sp, #116	; 0x74
 8004b54:	9002      	str	r0, [sp, #8]
 8004b56:	9006      	str	r0, [sp, #24]
 8004b58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b5c:	4809      	ldr	r0, [pc, #36]	; (8004b84 <siprintf+0x38>)
 8004b5e:	9107      	str	r1, [sp, #28]
 8004b60:	9104      	str	r1, [sp, #16]
 8004b62:	4909      	ldr	r1, [pc, #36]	; (8004b88 <siprintf+0x3c>)
 8004b64:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b68:	9105      	str	r1, [sp, #20]
 8004b6a:	6800      	ldr	r0, [r0, #0]
 8004b6c:	9301      	str	r3, [sp, #4]
 8004b6e:	a902      	add	r1, sp, #8
 8004b70:	f001 fbc0 	bl	80062f4 <_svfiprintf_r>
 8004b74:	9b02      	ldr	r3, [sp, #8]
 8004b76:	2200      	movs	r2, #0
 8004b78:	701a      	strb	r2, [r3, #0]
 8004b7a:	b01c      	add	sp, #112	; 0x70
 8004b7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b80:	b003      	add	sp, #12
 8004b82:	4770      	bx	lr
 8004b84:	2000001c 	.word	0x2000001c
 8004b88:	ffff0208 	.word	0xffff0208

08004b8c <strcat>:
 8004b8c:	b510      	push	{r4, lr}
 8004b8e:	4602      	mov	r2, r0
 8004b90:	7814      	ldrb	r4, [r2, #0]
 8004b92:	4613      	mov	r3, r2
 8004b94:	3201      	adds	r2, #1
 8004b96:	2c00      	cmp	r4, #0
 8004b98:	d1fa      	bne.n	8004b90 <strcat+0x4>
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ba0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ba4:	2a00      	cmp	r2, #0
 8004ba6:	d1f9      	bne.n	8004b9c <strcat+0x10>
 8004ba8:	bd10      	pop	{r4, pc}

08004baa <_vsniprintf_r>:
 8004baa:	b530      	push	{r4, r5, lr}
 8004bac:	4614      	mov	r4, r2
 8004bae:	2c00      	cmp	r4, #0
 8004bb0:	b09b      	sub	sp, #108	; 0x6c
 8004bb2:	4605      	mov	r5, r0
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	da05      	bge.n	8004bc4 <_vsniprintf_r+0x1a>
 8004bb8:	238b      	movs	r3, #139	; 0x8b
 8004bba:	6003      	str	r3, [r0, #0]
 8004bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc0:	b01b      	add	sp, #108	; 0x6c
 8004bc2:	bd30      	pop	{r4, r5, pc}
 8004bc4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004bc8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004bcc:	bf14      	ite	ne
 8004bce:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004bd2:	4623      	moveq	r3, r4
 8004bd4:	9302      	str	r3, [sp, #8]
 8004bd6:	9305      	str	r3, [sp, #20]
 8004bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bdc:	9100      	str	r1, [sp, #0]
 8004bde:	9104      	str	r1, [sp, #16]
 8004be0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004be4:	4669      	mov	r1, sp
 8004be6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004be8:	f001 fb84 	bl	80062f4 <_svfiprintf_r>
 8004bec:	1c43      	adds	r3, r0, #1
 8004bee:	bfbc      	itt	lt
 8004bf0:	238b      	movlt	r3, #139	; 0x8b
 8004bf2:	602b      	strlt	r3, [r5, #0]
 8004bf4:	2c00      	cmp	r4, #0
 8004bf6:	d0e3      	beq.n	8004bc0 <_vsniprintf_r+0x16>
 8004bf8:	9b00      	ldr	r3, [sp, #0]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e7df      	b.n	8004bc0 <_vsniprintf_r+0x16>

08004c00 <vsniprintf>:
 8004c00:	b507      	push	{r0, r1, r2, lr}
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	4613      	mov	r3, r2
 8004c06:	460a      	mov	r2, r1
 8004c08:	4601      	mov	r1, r0
 8004c0a:	4803      	ldr	r0, [pc, #12]	; (8004c18 <vsniprintf+0x18>)
 8004c0c:	6800      	ldr	r0, [r0, #0]
 8004c0e:	f7ff ffcc 	bl	8004baa <_vsniprintf_r>
 8004c12:	b003      	add	sp, #12
 8004c14:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c18:	2000001c 	.word	0x2000001c

08004c1c <quorem>:
 8004c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	6903      	ldr	r3, [r0, #16]
 8004c22:	690c      	ldr	r4, [r1, #16]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	4607      	mov	r7, r0
 8004c28:	f2c0 8081 	blt.w	8004d2e <quorem+0x112>
 8004c2c:	3c01      	subs	r4, #1
 8004c2e:	f101 0814 	add.w	r8, r1, #20
 8004c32:	f100 0514 	add.w	r5, r0, #20
 8004c36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c3a:	9301      	str	r3, [sp, #4]
 8004c3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c44:	3301      	adds	r3, #1
 8004c46:	429a      	cmp	r2, r3
 8004c48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c50:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c54:	d331      	bcc.n	8004cba <quorem+0x9e>
 8004c56:	f04f 0e00 	mov.w	lr, #0
 8004c5a:	4640      	mov	r0, r8
 8004c5c:	46ac      	mov	ip, r5
 8004c5e:	46f2      	mov	sl, lr
 8004c60:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c64:	b293      	uxth	r3, r2
 8004c66:	fb06 e303 	mla	r3, r6, r3, lr
 8004c6a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	ebaa 0303 	sub.w	r3, sl, r3
 8004c74:	f8dc a000 	ldr.w	sl, [ip]
 8004c78:	0c12      	lsrs	r2, r2, #16
 8004c7a:	fa13 f38a 	uxtah	r3, r3, sl
 8004c7e:	fb06 e202 	mla	r2, r6, r2, lr
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	9b00      	ldr	r3, [sp, #0]
 8004c86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c8a:	b292      	uxth	r2, r2
 8004c8c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c94:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c98:	4581      	cmp	r9, r0
 8004c9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c9e:	f84c 3b04 	str.w	r3, [ip], #4
 8004ca2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ca6:	d2db      	bcs.n	8004c60 <quorem+0x44>
 8004ca8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004cac:	b92b      	cbnz	r3, 8004cba <quorem+0x9e>
 8004cae:	9b01      	ldr	r3, [sp, #4]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	429d      	cmp	r5, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	d32e      	bcc.n	8004d16 <quorem+0xfa>
 8004cb8:	613c      	str	r4, [r7, #16]
 8004cba:	4638      	mov	r0, r7
 8004cbc:	f001 f8c6 	bl	8005e4c <__mcmp>
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	db24      	blt.n	8004d0e <quorem+0xf2>
 8004cc4:	3601      	adds	r6, #1
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	f04f 0c00 	mov.w	ip, #0
 8004ccc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004cd0:	f8d0 e000 	ldr.w	lr, [r0]
 8004cd4:	b293      	uxth	r3, r2
 8004cd6:	ebac 0303 	sub.w	r3, ip, r3
 8004cda:	0c12      	lsrs	r2, r2, #16
 8004cdc:	fa13 f38e 	uxtah	r3, r3, lr
 8004ce0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004ce4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cee:	45c1      	cmp	r9, r8
 8004cf0:	f840 3b04 	str.w	r3, [r0], #4
 8004cf4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004cf8:	d2e8      	bcs.n	8004ccc <quorem+0xb0>
 8004cfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d02:	b922      	cbnz	r2, 8004d0e <quorem+0xf2>
 8004d04:	3b04      	subs	r3, #4
 8004d06:	429d      	cmp	r5, r3
 8004d08:	461a      	mov	r2, r3
 8004d0a:	d30a      	bcc.n	8004d22 <quorem+0x106>
 8004d0c:	613c      	str	r4, [r7, #16]
 8004d0e:	4630      	mov	r0, r6
 8004d10:	b003      	add	sp, #12
 8004d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	3b04      	subs	r3, #4
 8004d1a:	2a00      	cmp	r2, #0
 8004d1c:	d1cc      	bne.n	8004cb8 <quorem+0x9c>
 8004d1e:	3c01      	subs	r4, #1
 8004d20:	e7c7      	b.n	8004cb2 <quorem+0x96>
 8004d22:	6812      	ldr	r2, [r2, #0]
 8004d24:	3b04      	subs	r3, #4
 8004d26:	2a00      	cmp	r2, #0
 8004d28:	d1f0      	bne.n	8004d0c <quorem+0xf0>
 8004d2a:	3c01      	subs	r4, #1
 8004d2c:	e7eb      	b.n	8004d06 <quorem+0xea>
 8004d2e:	2000      	movs	r0, #0
 8004d30:	e7ee      	b.n	8004d10 <quorem+0xf4>
 8004d32:	0000      	movs	r0, r0
 8004d34:	0000      	movs	r0, r0
	...

08004d38 <_dtoa_r>:
 8004d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d3c:	ed2d 8b04 	vpush	{d8-d9}
 8004d40:	ec57 6b10 	vmov	r6, r7, d0
 8004d44:	b093      	sub	sp, #76	; 0x4c
 8004d46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004d48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004d4c:	9106      	str	r1, [sp, #24]
 8004d4e:	ee10 aa10 	vmov	sl, s0
 8004d52:	4604      	mov	r4, r0
 8004d54:	9209      	str	r2, [sp, #36]	; 0x24
 8004d56:	930c      	str	r3, [sp, #48]	; 0x30
 8004d58:	46bb      	mov	fp, r7
 8004d5a:	b975      	cbnz	r5, 8004d7a <_dtoa_r+0x42>
 8004d5c:	2010      	movs	r0, #16
 8004d5e:	f000 fddd 	bl	800591c <malloc>
 8004d62:	4602      	mov	r2, r0
 8004d64:	6260      	str	r0, [r4, #36]	; 0x24
 8004d66:	b920      	cbnz	r0, 8004d72 <_dtoa_r+0x3a>
 8004d68:	4ba7      	ldr	r3, [pc, #668]	; (8005008 <_dtoa_r+0x2d0>)
 8004d6a:	21ea      	movs	r1, #234	; 0xea
 8004d6c:	48a7      	ldr	r0, [pc, #668]	; (800500c <_dtoa_r+0x2d4>)
 8004d6e:	f001 fbd1 	bl	8006514 <__assert_func>
 8004d72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d76:	6005      	str	r5, [r0, #0]
 8004d78:	60c5      	str	r5, [r0, #12]
 8004d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d7c:	6819      	ldr	r1, [r3, #0]
 8004d7e:	b151      	cbz	r1, 8004d96 <_dtoa_r+0x5e>
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	604a      	str	r2, [r1, #4]
 8004d84:	2301      	movs	r3, #1
 8004d86:	4093      	lsls	r3, r2
 8004d88:	608b      	str	r3, [r1, #8]
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	f000 fe1c 	bl	80059c8 <_Bfree>
 8004d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	1e3b      	subs	r3, r7, #0
 8004d98:	bfaa      	itet	ge
 8004d9a:	2300      	movge	r3, #0
 8004d9c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004da0:	f8c8 3000 	strge.w	r3, [r8]
 8004da4:	4b9a      	ldr	r3, [pc, #616]	; (8005010 <_dtoa_r+0x2d8>)
 8004da6:	bfbc      	itt	lt
 8004da8:	2201      	movlt	r2, #1
 8004daa:	f8c8 2000 	strlt.w	r2, [r8]
 8004dae:	ea33 030b 	bics.w	r3, r3, fp
 8004db2:	d11b      	bne.n	8004dec <_dtoa_r+0xb4>
 8004db4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004db6:	f242 730f 	movw	r3, #9999	; 0x270f
 8004dba:	6013      	str	r3, [r2, #0]
 8004dbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004dc0:	4333      	orrs	r3, r6
 8004dc2:	f000 8592 	beq.w	80058ea <_dtoa_r+0xbb2>
 8004dc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dc8:	b963      	cbnz	r3, 8004de4 <_dtoa_r+0xac>
 8004dca:	4b92      	ldr	r3, [pc, #584]	; (8005014 <_dtoa_r+0x2dc>)
 8004dcc:	e022      	b.n	8004e14 <_dtoa_r+0xdc>
 8004dce:	4b92      	ldr	r3, [pc, #584]	; (8005018 <_dtoa_r+0x2e0>)
 8004dd0:	9301      	str	r3, [sp, #4]
 8004dd2:	3308      	adds	r3, #8
 8004dd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	9801      	ldr	r0, [sp, #4]
 8004dda:	b013      	add	sp, #76	; 0x4c
 8004ddc:	ecbd 8b04 	vpop	{d8-d9}
 8004de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de4:	4b8b      	ldr	r3, [pc, #556]	; (8005014 <_dtoa_r+0x2dc>)
 8004de6:	9301      	str	r3, [sp, #4]
 8004de8:	3303      	adds	r3, #3
 8004dea:	e7f3      	b.n	8004dd4 <_dtoa_r+0x9c>
 8004dec:	2200      	movs	r2, #0
 8004dee:	2300      	movs	r3, #0
 8004df0:	4650      	mov	r0, sl
 8004df2:	4659      	mov	r1, fp
 8004df4:	f7fb fe80 	bl	8000af8 <__aeabi_dcmpeq>
 8004df8:	ec4b ab19 	vmov	d9, sl, fp
 8004dfc:	4680      	mov	r8, r0
 8004dfe:	b158      	cbz	r0, 8004e18 <_dtoa_r+0xe0>
 8004e00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e02:	2301      	movs	r3, #1
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f000 856b 	beq.w	80058e4 <_dtoa_r+0xbac>
 8004e0e:	4883      	ldr	r0, [pc, #524]	; (800501c <_dtoa_r+0x2e4>)
 8004e10:	6018      	str	r0, [r3, #0]
 8004e12:	1e43      	subs	r3, r0, #1
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	e7df      	b.n	8004dd8 <_dtoa_r+0xa0>
 8004e18:	ec4b ab10 	vmov	d0, sl, fp
 8004e1c:	aa10      	add	r2, sp, #64	; 0x40
 8004e1e:	a911      	add	r1, sp, #68	; 0x44
 8004e20:	4620      	mov	r0, r4
 8004e22:	f001 f8b9 	bl	8005f98 <__d2b>
 8004e26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004e2a:	ee08 0a10 	vmov	s16, r0
 8004e2e:	2d00      	cmp	r5, #0
 8004e30:	f000 8084 	beq.w	8004f3c <_dtoa_r+0x204>
 8004e34:	ee19 3a90 	vmov	r3, s19
 8004e38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004e40:	4656      	mov	r6, sl
 8004e42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004e46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004e4e:	4b74      	ldr	r3, [pc, #464]	; (8005020 <_dtoa_r+0x2e8>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	4630      	mov	r0, r6
 8004e54:	4639      	mov	r1, r7
 8004e56:	f7fb fa2f 	bl	80002b8 <__aeabi_dsub>
 8004e5a:	a365      	add	r3, pc, #404	; (adr r3, 8004ff0 <_dtoa_r+0x2b8>)
 8004e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e60:	f7fb fbe2 	bl	8000628 <__aeabi_dmul>
 8004e64:	a364      	add	r3, pc, #400	; (adr r3, 8004ff8 <_dtoa_r+0x2c0>)
 8004e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6a:	f7fb fa27 	bl	80002bc <__adddf3>
 8004e6e:	4606      	mov	r6, r0
 8004e70:	4628      	mov	r0, r5
 8004e72:	460f      	mov	r7, r1
 8004e74:	f7fb fb6e 	bl	8000554 <__aeabi_i2d>
 8004e78:	a361      	add	r3, pc, #388	; (adr r3, 8005000 <_dtoa_r+0x2c8>)
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	f7fb fbd3 	bl	8000628 <__aeabi_dmul>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4630      	mov	r0, r6
 8004e88:	4639      	mov	r1, r7
 8004e8a:	f7fb fa17 	bl	80002bc <__adddf3>
 8004e8e:	4606      	mov	r6, r0
 8004e90:	460f      	mov	r7, r1
 8004e92:	f7fb fe79 	bl	8000b88 <__aeabi_d2iz>
 8004e96:	2200      	movs	r2, #0
 8004e98:	9000      	str	r0, [sp, #0]
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	4639      	mov	r1, r7
 8004ea0:	f7fb fe34 	bl	8000b0c <__aeabi_dcmplt>
 8004ea4:	b150      	cbz	r0, 8004ebc <_dtoa_r+0x184>
 8004ea6:	9800      	ldr	r0, [sp, #0]
 8004ea8:	f7fb fb54 	bl	8000554 <__aeabi_i2d>
 8004eac:	4632      	mov	r2, r6
 8004eae:	463b      	mov	r3, r7
 8004eb0:	f7fb fe22 	bl	8000af8 <__aeabi_dcmpeq>
 8004eb4:	b910      	cbnz	r0, 8004ebc <_dtoa_r+0x184>
 8004eb6:	9b00      	ldr	r3, [sp, #0]
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	9b00      	ldr	r3, [sp, #0]
 8004ebe:	2b16      	cmp	r3, #22
 8004ec0:	d85a      	bhi.n	8004f78 <_dtoa_r+0x240>
 8004ec2:	9a00      	ldr	r2, [sp, #0]
 8004ec4:	4b57      	ldr	r3, [pc, #348]	; (8005024 <_dtoa_r+0x2ec>)
 8004ec6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ece:	ec51 0b19 	vmov	r0, r1, d9
 8004ed2:	f7fb fe1b 	bl	8000b0c <__aeabi_dcmplt>
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d050      	beq.n	8004f7c <_dtoa_r+0x244>
 8004eda:	9b00      	ldr	r3, [sp, #0]
 8004edc:	3b01      	subs	r3, #1
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ee6:	1b5d      	subs	r5, r3, r5
 8004ee8:	1e6b      	subs	r3, r5, #1
 8004eea:	9305      	str	r3, [sp, #20]
 8004eec:	bf45      	ittet	mi
 8004eee:	f1c5 0301 	rsbmi	r3, r5, #1
 8004ef2:	9304      	strmi	r3, [sp, #16]
 8004ef4:	2300      	movpl	r3, #0
 8004ef6:	2300      	movmi	r3, #0
 8004ef8:	bf4c      	ite	mi
 8004efa:	9305      	strmi	r3, [sp, #20]
 8004efc:	9304      	strpl	r3, [sp, #16]
 8004efe:	9b00      	ldr	r3, [sp, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	db3d      	blt.n	8004f80 <_dtoa_r+0x248>
 8004f04:	9b05      	ldr	r3, [sp, #20]
 8004f06:	9a00      	ldr	r2, [sp, #0]
 8004f08:	920a      	str	r2, [sp, #40]	; 0x28
 8004f0a:	4413      	add	r3, r2
 8004f0c:	9305      	str	r3, [sp, #20]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9307      	str	r3, [sp, #28]
 8004f12:	9b06      	ldr	r3, [sp, #24]
 8004f14:	2b09      	cmp	r3, #9
 8004f16:	f200 8089 	bhi.w	800502c <_dtoa_r+0x2f4>
 8004f1a:	2b05      	cmp	r3, #5
 8004f1c:	bfc4      	itt	gt
 8004f1e:	3b04      	subgt	r3, #4
 8004f20:	9306      	strgt	r3, [sp, #24]
 8004f22:	9b06      	ldr	r3, [sp, #24]
 8004f24:	f1a3 0302 	sub.w	r3, r3, #2
 8004f28:	bfcc      	ite	gt
 8004f2a:	2500      	movgt	r5, #0
 8004f2c:	2501      	movle	r5, #1
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	f200 8087 	bhi.w	8005042 <_dtoa_r+0x30a>
 8004f34:	e8df f003 	tbb	[pc, r3]
 8004f38:	59383a2d 	.word	0x59383a2d
 8004f3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004f40:	441d      	add	r5, r3
 8004f42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	bfc1      	itttt	gt
 8004f4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004f52:	fa0b f303 	lslgt.w	r3, fp, r3
 8004f56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004f5a:	bfda      	itte	le
 8004f5c:	f1c3 0320 	rsble	r3, r3, #32
 8004f60:	fa06 f003 	lslle.w	r0, r6, r3
 8004f64:	4318      	orrgt	r0, r3
 8004f66:	f7fb fae5 	bl	8000534 <__aeabi_ui2d>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	4606      	mov	r6, r0
 8004f6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004f72:	3d01      	subs	r5, #1
 8004f74:	930e      	str	r3, [sp, #56]	; 0x38
 8004f76:	e76a      	b.n	8004e4e <_dtoa_r+0x116>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e7b2      	b.n	8004ee2 <_dtoa_r+0x1aa>
 8004f7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8004f7e:	e7b1      	b.n	8004ee4 <_dtoa_r+0x1ac>
 8004f80:	9b04      	ldr	r3, [sp, #16]
 8004f82:	9a00      	ldr	r2, [sp, #0]
 8004f84:	1a9b      	subs	r3, r3, r2
 8004f86:	9304      	str	r3, [sp, #16]
 8004f88:	4253      	negs	r3, r2
 8004f8a:	9307      	str	r3, [sp, #28]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f90:	e7bf      	b.n	8004f12 <_dtoa_r+0x1da>
 8004f92:	2300      	movs	r3, #0
 8004f94:	9308      	str	r3, [sp, #32]
 8004f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dc55      	bgt.n	8005048 <_dtoa_r+0x310>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	9209      	str	r2, [sp, #36]	; 0x24
 8004fa6:	e00c      	b.n	8004fc2 <_dtoa_r+0x28a>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e7f3      	b.n	8004f94 <_dtoa_r+0x25c>
 8004fac:	2300      	movs	r3, #0
 8004fae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fb0:	9308      	str	r3, [sp, #32]
 8004fb2:	9b00      	ldr	r3, [sp, #0]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	9302      	str	r3, [sp, #8]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	9303      	str	r3, [sp, #12]
 8004fbe:	bfb8      	it	lt
 8004fc0:	2301      	movlt	r3, #1
 8004fc2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	6042      	str	r2, [r0, #4]
 8004fc8:	2204      	movs	r2, #4
 8004fca:	f102 0614 	add.w	r6, r2, #20
 8004fce:	429e      	cmp	r6, r3
 8004fd0:	6841      	ldr	r1, [r0, #4]
 8004fd2:	d93d      	bls.n	8005050 <_dtoa_r+0x318>
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	f000 fcb7 	bl	8005948 <_Balloc>
 8004fda:	9001      	str	r0, [sp, #4]
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d13b      	bne.n	8005058 <_dtoa_r+0x320>
 8004fe0:	4b11      	ldr	r3, [pc, #68]	; (8005028 <_dtoa_r+0x2f0>)
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004fe8:	e6c0      	b.n	8004d6c <_dtoa_r+0x34>
 8004fea:	2301      	movs	r3, #1
 8004fec:	e7df      	b.n	8004fae <_dtoa_r+0x276>
 8004fee:	bf00      	nop
 8004ff0:	636f4361 	.word	0x636f4361
 8004ff4:	3fd287a7 	.word	0x3fd287a7
 8004ff8:	8b60c8b3 	.word	0x8b60c8b3
 8004ffc:	3fc68a28 	.word	0x3fc68a28
 8005000:	509f79fb 	.word	0x509f79fb
 8005004:	3fd34413 	.word	0x3fd34413
 8005008:	08007725 	.word	0x08007725
 800500c:	0800773c 	.word	0x0800773c
 8005010:	7ff00000 	.word	0x7ff00000
 8005014:	08007721 	.word	0x08007721
 8005018:	08007718 	.word	0x08007718
 800501c:	080076f5 	.word	0x080076f5
 8005020:	3ff80000 	.word	0x3ff80000
 8005024:	08007830 	.word	0x08007830
 8005028:	08007797 	.word	0x08007797
 800502c:	2501      	movs	r5, #1
 800502e:	2300      	movs	r3, #0
 8005030:	9306      	str	r3, [sp, #24]
 8005032:	9508      	str	r5, [sp, #32]
 8005034:	f04f 33ff 	mov.w	r3, #4294967295
 8005038:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800503c:	2200      	movs	r2, #0
 800503e:	2312      	movs	r3, #18
 8005040:	e7b0      	b.n	8004fa4 <_dtoa_r+0x26c>
 8005042:	2301      	movs	r3, #1
 8005044:	9308      	str	r3, [sp, #32]
 8005046:	e7f5      	b.n	8005034 <_dtoa_r+0x2fc>
 8005048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800504a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800504e:	e7b8      	b.n	8004fc2 <_dtoa_r+0x28a>
 8005050:	3101      	adds	r1, #1
 8005052:	6041      	str	r1, [r0, #4]
 8005054:	0052      	lsls	r2, r2, #1
 8005056:	e7b8      	b.n	8004fca <_dtoa_r+0x292>
 8005058:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800505a:	9a01      	ldr	r2, [sp, #4]
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	9b03      	ldr	r3, [sp, #12]
 8005060:	2b0e      	cmp	r3, #14
 8005062:	f200 809d 	bhi.w	80051a0 <_dtoa_r+0x468>
 8005066:	2d00      	cmp	r5, #0
 8005068:	f000 809a 	beq.w	80051a0 <_dtoa_r+0x468>
 800506c:	9b00      	ldr	r3, [sp, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	dd32      	ble.n	80050d8 <_dtoa_r+0x3a0>
 8005072:	4ab7      	ldr	r2, [pc, #732]	; (8005350 <_dtoa_r+0x618>)
 8005074:	f003 030f 	and.w	r3, r3, #15
 8005078:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800507c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005080:	9b00      	ldr	r3, [sp, #0]
 8005082:	05d8      	lsls	r0, r3, #23
 8005084:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005088:	d516      	bpl.n	80050b8 <_dtoa_r+0x380>
 800508a:	4bb2      	ldr	r3, [pc, #712]	; (8005354 <_dtoa_r+0x61c>)
 800508c:	ec51 0b19 	vmov	r0, r1, d9
 8005090:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005094:	f7fb fbf2 	bl	800087c <__aeabi_ddiv>
 8005098:	f007 070f 	and.w	r7, r7, #15
 800509c:	4682      	mov	sl, r0
 800509e:	468b      	mov	fp, r1
 80050a0:	2503      	movs	r5, #3
 80050a2:	4eac      	ldr	r6, [pc, #688]	; (8005354 <_dtoa_r+0x61c>)
 80050a4:	b957      	cbnz	r7, 80050bc <_dtoa_r+0x384>
 80050a6:	4642      	mov	r2, r8
 80050a8:	464b      	mov	r3, r9
 80050aa:	4650      	mov	r0, sl
 80050ac:	4659      	mov	r1, fp
 80050ae:	f7fb fbe5 	bl	800087c <__aeabi_ddiv>
 80050b2:	4682      	mov	sl, r0
 80050b4:	468b      	mov	fp, r1
 80050b6:	e028      	b.n	800510a <_dtoa_r+0x3d2>
 80050b8:	2502      	movs	r5, #2
 80050ba:	e7f2      	b.n	80050a2 <_dtoa_r+0x36a>
 80050bc:	07f9      	lsls	r1, r7, #31
 80050be:	d508      	bpl.n	80050d2 <_dtoa_r+0x39a>
 80050c0:	4640      	mov	r0, r8
 80050c2:	4649      	mov	r1, r9
 80050c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80050c8:	f7fb faae 	bl	8000628 <__aeabi_dmul>
 80050cc:	3501      	adds	r5, #1
 80050ce:	4680      	mov	r8, r0
 80050d0:	4689      	mov	r9, r1
 80050d2:	107f      	asrs	r7, r7, #1
 80050d4:	3608      	adds	r6, #8
 80050d6:	e7e5      	b.n	80050a4 <_dtoa_r+0x36c>
 80050d8:	f000 809b 	beq.w	8005212 <_dtoa_r+0x4da>
 80050dc:	9b00      	ldr	r3, [sp, #0]
 80050de:	4f9d      	ldr	r7, [pc, #628]	; (8005354 <_dtoa_r+0x61c>)
 80050e0:	425e      	negs	r6, r3
 80050e2:	4b9b      	ldr	r3, [pc, #620]	; (8005350 <_dtoa_r+0x618>)
 80050e4:	f006 020f 	and.w	r2, r6, #15
 80050e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	ec51 0b19 	vmov	r0, r1, d9
 80050f4:	f7fb fa98 	bl	8000628 <__aeabi_dmul>
 80050f8:	1136      	asrs	r6, r6, #4
 80050fa:	4682      	mov	sl, r0
 80050fc:	468b      	mov	fp, r1
 80050fe:	2300      	movs	r3, #0
 8005100:	2502      	movs	r5, #2
 8005102:	2e00      	cmp	r6, #0
 8005104:	d17a      	bne.n	80051fc <_dtoa_r+0x4c4>
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1d3      	bne.n	80050b2 <_dtoa_r+0x37a>
 800510a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 8082 	beq.w	8005216 <_dtoa_r+0x4de>
 8005112:	4b91      	ldr	r3, [pc, #580]	; (8005358 <_dtoa_r+0x620>)
 8005114:	2200      	movs	r2, #0
 8005116:	4650      	mov	r0, sl
 8005118:	4659      	mov	r1, fp
 800511a:	f7fb fcf7 	bl	8000b0c <__aeabi_dcmplt>
 800511e:	2800      	cmp	r0, #0
 8005120:	d079      	beq.n	8005216 <_dtoa_r+0x4de>
 8005122:	9b03      	ldr	r3, [sp, #12]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d076      	beq.n	8005216 <_dtoa_r+0x4de>
 8005128:	9b02      	ldr	r3, [sp, #8]
 800512a:	2b00      	cmp	r3, #0
 800512c:	dd36      	ble.n	800519c <_dtoa_r+0x464>
 800512e:	9b00      	ldr	r3, [sp, #0]
 8005130:	4650      	mov	r0, sl
 8005132:	4659      	mov	r1, fp
 8005134:	1e5f      	subs	r7, r3, #1
 8005136:	2200      	movs	r2, #0
 8005138:	4b88      	ldr	r3, [pc, #544]	; (800535c <_dtoa_r+0x624>)
 800513a:	f7fb fa75 	bl	8000628 <__aeabi_dmul>
 800513e:	9e02      	ldr	r6, [sp, #8]
 8005140:	4682      	mov	sl, r0
 8005142:	468b      	mov	fp, r1
 8005144:	3501      	adds	r5, #1
 8005146:	4628      	mov	r0, r5
 8005148:	f7fb fa04 	bl	8000554 <__aeabi_i2d>
 800514c:	4652      	mov	r2, sl
 800514e:	465b      	mov	r3, fp
 8005150:	f7fb fa6a 	bl	8000628 <__aeabi_dmul>
 8005154:	4b82      	ldr	r3, [pc, #520]	; (8005360 <_dtoa_r+0x628>)
 8005156:	2200      	movs	r2, #0
 8005158:	f7fb f8b0 	bl	80002bc <__adddf3>
 800515c:	46d0      	mov	r8, sl
 800515e:	46d9      	mov	r9, fp
 8005160:	4682      	mov	sl, r0
 8005162:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005166:	2e00      	cmp	r6, #0
 8005168:	d158      	bne.n	800521c <_dtoa_r+0x4e4>
 800516a:	4b7e      	ldr	r3, [pc, #504]	; (8005364 <_dtoa_r+0x62c>)
 800516c:	2200      	movs	r2, #0
 800516e:	4640      	mov	r0, r8
 8005170:	4649      	mov	r1, r9
 8005172:	f7fb f8a1 	bl	80002b8 <__aeabi_dsub>
 8005176:	4652      	mov	r2, sl
 8005178:	465b      	mov	r3, fp
 800517a:	4680      	mov	r8, r0
 800517c:	4689      	mov	r9, r1
 800517e:	f7fb fce3 	bl	8000b48 <__aeabi_dcmpgt>
 8005182:	2800      	cmp	r0, #0
 8005184:	f040 8295 	bne.w	80056b2 <_dtoa_r+0x97a>
 8005188:	4652      	mov	r2, sl
 800518a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800518e:	4640      	mov	r0, r8
 8005190:	4649      	mov	r1, r9
 8005192:	f7fb fcbb 	bl	8000b0c <__aeabi_dcmplt>
 8005196:	2800      	cmp	r0, #0
 8005198:	f040 8289 	bne.w	80056ae <_dtoa_r+0x976>
 800519c:	ec5b ab19 	vmov	sl, fp, d9
 80051a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f2c0 8148 	blt.w	8005438 <_dtoa_r+0x700>
 80051a8:	9a00      	ldr	r2, [sp, #0]
 80051aa:	2a0e      	cmp	r2, #14
 80051ac:	f300 8144 	bgt.w	8005438 <_dtoa_r+0x700>
 80051b0:	4b67      	ldr	r3, [pc, #412]	; (8005350 <_dtoa_r+0x618>)
 80051b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f280 80d5 	bge.w	800536c <_dtoa_r+0x634>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f300 80d1 	bgt.w	800536c <_dtoa_r+0x634>
 80051ca:	f040 826f 	bne.w	80056ac <_dtoa_r+0x974>
 80051ce:	4b65      	ldr	r3, [pc, #404]	; (8005364 <_dtoa_r+0x62c>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	4640      	mov	r0, r8
 80051d4:	4649      	mov	r1, r9
 80051d6:	f7fb fa27 	bl	8000628 <__aeabi_dmul>
 80051da:	4652      	mov	r2, sl
 80051dc:	465b      	mov	r3, fp
 80051de:	f7fb fca9 	bl	8000b34 <__aeabi_dcmpge>
 80051e2:	9e03      	ldr	r6, [sp, #12]
 80051e4:	4637      	mov	r7, r6
 80051e6:	2800      	cmp	r0, #0
 80051e8:	f040 8245 	bne.w	8005676 <_dtoa_r+0x93e>
 80051ec:	9d01      	ldr	r5, [sp, #4]
 80051ee:	2331      	movs	r3, #49	; 0x31
 80051f0:	f805 3b01 	strb.w	r3, [r5], #1
 80051f4:	9b00      	ldr	r3, [sp, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	e240      	b.n	800567e <_dtoa_r+0x946>
 80051fc:	07f2      	lsls	r2, r6, #31
 80051fe:	d505      	bpl.n	800520c <_dtoa_r+0x4d4>
 8005200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005204:	f7fb fa10 	bl	8000628 <__aeabi_dmul>
 8005208:	3501      	adds	r5, #1
 800520a:	2301      	movs	r3, #1
 800520c:	1076      	asrs	r6, r6, #1
 800520e:	3708      	adds	r7, #8
 8005210:	e777      	b.n	8005102 <_dtoa_r+0x3ca>
 8005212:	2502      	movs	r5, #2
 8005214:	e779      	b.n	800510a <_dtoa_r+0x3d2>
 8005216:	9f00      	ldr	r7, [sp, #0]
 8005218:	9e03      	ldr	r6, [sp, #12]
 800521a:	e794      	b.n	8005146 <_dtoa_r+0x40e>
 800521c:	9901      	ldr	r1, [sp, #4]
 800521e:	4b4c      	ldr	r3, [pc, #304]	; (8005350 <_dtoa_r+0x618>)
 8005220:	4431      	add	r1, r6
 8005222:	910d      	str	r1, [sp, #52]	; 0x34
 8005224:	9908      	ldr	r1, [sp, #32]
 8005226:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800522a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800522e:	2900      	cmp	r1, #0
 8005230:	d043      	beq.n	80052ba <_dtoa_r+0x582>
 8005232:	494d      	ldr	r1, [pc, #308]	; (8005368 <_dtoa_r+0x630>)
 8005234:	2000      	movs	r0, #0
 8005236:	f7fb fb21 	bl	800087c <__aeabi_ddiv>
 800523a:	4652      	mov	r2, sl
 800523c:	465b      	mov	r3, fp
 800523e:	f7fb f83b 	bl	80002b8 <__aeabi_dsub>
 8005242:	9d01      	ldr	r5, [sp, #4]
 8005244:	4682      	mov	sl, r0
 8005246:	468b      	mov	fp, r1
 8005248:	4649      	mov	r1, r9
 800524a:	4640      	mov	r0, r8
 800524c:	f7fb fc9c 	bl	8000b88 <__aeabi_d2iz>
 8005250:	4606      	mov	r6, r0
 8005252:	f7fb f97f 	bl	8000554 <__aeabi_i2d>
 8005256:	4602      	mov	r2, r0
 8005258:	460b      	mov	r3, r1
 800525a:	4640      	mov	r0, r8
 800525c:	4649      	mov	r1, r9
 800525e:	f7fb f82b 	bl	80002b8 <__aeabi_dsub>
 8005262:	3630      	adds	r6, #48	; 0x30
 8005264:	f805 6b01 	strb.w	r6, [r5], #1
 8005268:	4652      	mov	r2, sl
 800526a:	465b      	mov	r3, fp
 800526c:	4680      	mov	r8, r0
 800526e:	4689      	mov	r9, r1
 8005270:	f7fb fc4c 	bl	8000b0c <__aeabi_dcmplt>
 8005274:	2800      	cmp	r0, #0
 8005276:	d163      	bne.n	8005340 <_dtoa_r+0x608>
 8005278:	4642      	mov	r2, r8
 800527a:	464b      	mov	r3, r9
 800527c:	4936      	ldr	r1, [pc, #216]	; (8005358 <_dtoa_r+0x620>)
 800527e:	2000      	movs	r0, #0
 8005280:	f7fb f81a 	bl	80002b8 <__aeabi_dsub>
 8005284:	4652      	mov	r2, sl
 8005286:	465b      	mov	r3, fp
 8005288:	f7fb fc40 	bl	8000b0c <__aeabi_dcmplt>
 800528c:	2800      	cmp	r0, #0
 800528e:	f040 80b5 	bne.w	80053fc <_dtoa_r+0x6c4>
 8005292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005294:	429d      	cmp	r5, r3
 8005296:	d081      	beq.n	800519c <_dtoa_r+0x464>
 8005298:	4b30      	ldr	r3, [pc, #192]	; (800535c <_dtoa_r+0x624>)
 800529a:	2200      	movs	r2, #0
 800529c:	4650      	mov	r0, sl
 800529e:	4659      	mov	r1, fp
 80052a0:	f7fb f9c2 	bl	8000628 <__aeabi_dmul>
 80052a4:	4b2d      	ldr	r3, [pc, #180]	; (800535c <_dtoa_r+0x624>)
 80052a6:	4682      	mov	sl, r0
 80052a8:	468b      	mov	fp, r1
 80052aa:	4640      	mov	r0, r8
 80052ac:	4649      	mov	r1, r9
 80052ae:	2200      	movs	r2, #0
 80052b0:	f7fb f9ba 	bl	8000628 <__aeabi_dmul>
 80052b4:	4680      	mov	r8, r0
 80052b6:	4689      	mov	r9, r1
 80052b8:	e7c6      	b.n	8005248 <_dtoa_r+0x510>
 80052ba:	4650      	mov	r0, sl
 80052bc:	4659      	mov	r1, fp
 80052be:	f7fb f9b3 	bl	8000628 <__aeabi_dmul>
 80052c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052c4:	9d01      	ldr	r5, [sp, #4]
 80052c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80052c8:	4682      	mov	sl, r0
 80052ca:	468b      	mov	fp, r1
 80052cc:	4649      	mov	r1, r9
 80052ce:	4640      	mov	r0, r8
 80052d0:	f7fb fc5a 	bl	8000b88 <__aeabi_d2iz>
 80052d4:	4606      	mov	r6, r0
 80052d6:	f7fb f93d 	bl	8000554 <__aeabi_i2d>
 80052da:	3630      	adds	r6, #48	; 0x30
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4640      	mov	r0, r8
 80052e2:	4649      	mov	r1, r9
 80052e4:	f7fa ffe8 	bl	80002b8 <__aeabi_dsub>
 80052e8:	f805 6b01 	strb.w	r6, [r5], #1
 80052ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052ee:	429d      	cmp	r5, r3
 80052f0:	4680      	mov	r8, r0
 80052f2:	4689      	mov	r9, r1
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	d124      	bne.n	8005344 <_dtoa_r+0x60c>
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <_dtoa_r+0x630>)
 80052fc:	4650      	mov	r0, sl
 80052fe:	4659      	mov	r1, fp
 8005300:	f7fa ffdc 	bl	80002bc <__adddf3>
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	4640      	mov	r0, r8
 800530a:	4649      	mov	r1, r9
 800530c:	f7fb fc1c 	bl	8000b48 <__aeabi_dcmpgt>
 8005310:	2800      	cmp	r0, #0
 8005312:	d173      	bne.n	80053fc <_dtoa_r+0x6c4>
 8005314:	4652      	mov	r2, sl
 8005316:	465b      	mov	r3, fp
 8005318:	4913      	ldr	r1, [pc, #76]	; (8005368 <_dtoa_r+0x630>)
 800531a:	2000      	movs	r0, #0
 800531c:	f7fa ffcc 	bl	80002b8 <__aeabi_dsub>
 8005320:	4602      	mov	r2, r0
 8005322:	460b      	mov	r3, r1
 8005324:	4640      	mov	r0, r8
 8005326:	4649      	mov	r1, r9
 8005328:	f7fb fbf0 	bl	8000b0c <__aeabi_dcmplt>
 800532c:	2800      	cmp	r0, #0
 800532e:	f43f af35 	beq.w	800519c <_dtoa_r+0x464>
 8005332:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005334:	1e6b      	subs	r3, r5, #1
 8005336:	930f      	str	r3, [sp, #60]	; 0x3c
 8005338:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800533c:	2b30      	cmp	r3, #48	; 0x30
 800533e:	d0f8      	beq.n	8005332 <_dtoa_r+0x5fa>
 8005340:	9700      	str	r7, [sp, #0]
 8005342:	e049      	b.n	80053d8 <_dtoa_r+0x6a0>
 8005344:	4b05      	ldr	r3, [pc, #20]	; (800535c <_dtoa_r+0x624>)
 8005346:	f7fb f96f 	bl	8000628 <__aeabi_dmul>
 800534a:	4680      	mov	r8, r0
 800534c:	4689      	mov	r9, r1
 800534e:	e7bd      	b.n	80052cc <_dtoa_r+0x594>
 8005350:	08007830 	.word	0x08007830
 8005354:	08007808 	.word	0x08007808
 8005358:	3ff00000 	.word	0x3ff00000
 800535c:	40240000 	.word	0x40240000
 8005360:	401c0000 	.word	0x401c0000
 8005364:	40140000 	.word	0x40140000
 8005368:	3fe00000 	.word	0x3fe00000
 800536c:	9d01      	ldr	r5, [sp, #4]
 800536e:	4656      	mov	r6, sl
 8005370:	465f      	mov	r7, fp
 8005372:	4642      	mov	r2, r8
 8005374:	464b      	mov	r3, r9
 8005376:	4630      	mov	r0, r6
 8005378:	4639      	mov	r1, r7
 800537a:	f7fb fa7f 	bl	800087c <__aeabi_ddiv>
 800537e:	f7fb fc03 	bl	8000b88 <__aeabi_d2iz>
 8005382:	4682      	mov	sl, r0
 8005384:	f7fb f8e6 	bl	8000554 <__aeabi_i2d>
 8005388:	4642      	mov	r2, r8
 800538a:	464b      	mov	r3, r9
 800538c:	f7fb f94c 	bl	8000628 <__aeabi_dmul>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4630      	mov	r0, r6
 8005396:	4639      	mov	r1, r7
 8005398:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800539c:	f7fa ff8c 	bl	80002b8 <__aeabi_dsub>
 80053a0:	f805 6b01 	strb.w	r6, [r5], #1
 80053a4:	9e01      	ldr	r6, [sp, #4]
 80053a6:	9f03      	ldr	r7, [sp, #12]
 80053a8:	1bae      	subs	r6, r5, r6
 80053aa:	42b7      	cmp	r7, r6
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	d135      	bne.n	800541e <_dtoa_r+0x6e6>
 80053b2:	f7fa ff83 	bl	80002bc <__adddf3>
 80053b6:	4642      	mov	r2, r8
 80053b8:	464b      	mov	r3, r9
 80053ba:	4606      	mov	r6, r0
 80053bc:	460f      	mov	r7, r1
 80053be:	f7fb fbc3 	bl	8000b48 <__aeabi_dcmpgt>
 80053c2:	b9d0      	cbnz	r0, 80053fa <_dtoa_r+0x6c2>
 80053c4:	4642      	mov	r2, r8
 80053c6:	464b      	mov	r3, r9
 80053c8:	4630      	mov	r0, r6
 80053ca:	4639      	mov	r1, r7
 80053cc:	f7fb fb94 	bl	8000af8 <__aeabi_dcmpeq>
 80053d0:	b110      	cbz	r0, 80053d8 <_dtoa_r+0x6a0>
 80053d2:	f01a 0f01 	tst.w	sl, #1
 80053d6:	d110      	bne.n	80053fa <_dtoa_r+0x6c2>
 80053d8:	4620      	mov	r0, r4
 80053da:	ee18 1a10 	vmov	r1, s16
 80053de:	f000 faf3 	bl	80059c8 <_Bfree>
 80053e2:	2300      	movs	r3, #0
 80053e4:	9800      	ldr	r0, [sp, #0]
 80053e6:	702b      	strb	r3, [r5, #0]
 80053e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053ea:	3001      	adds	r0, #1
 80053ec:	6018      	str	r0, [r3, #0]
 80053ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f43f acf1 	beq.w	8004dd8 <_dtoa_r+0xa0>
 80053f6:	601d      	str	r5, [r3, #0]
 80053f8:	e4ee      	b.n	8004dd8 <_dtoa_r+0xa0>
 80053fa:	9f00      	ldr	r7, [sp, #0]
 80053fc:	462b      	mov	r3, r5
 80053fe:	461d      	mov	r5, r3
 8005400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005404:	2a39      	cmp	r2, #57	; 0x39
 8005406:	d106      	bne.n	8005416 <_dtoa_r+0x6de>
 8005408:	9a01      	ldr	r2, [sp, #4]
 800540a:	429a      	cmp	r2, r3
 800540c:	d1f7      	bne.n	80053fe <_dtoa_r+0x6c6>
 800540e:	9901      	ldr	r1, [sp, #4]
 8005410:	2230      	movs	r2, #48	; 0x30
 8005412:	3701      	adds	r7, #1
 8005414:	700a      	strb	r2, [r1, #0]
 8005416:	781a      	ldrb	r2, [r3, #0]
 8005418:	3201      	adds	r2, #1
 800541a:	701a      	strb	r2, [r3, #0]
 800541c:	e790      	b.n	8005340 <_dtoa_r+0x608>
 800541e:	4ba6      	ldr	r3, [pc, #664]	; (80056b8 <_dtoa_r+0x980>)
 8005420:	2200      	movs	r2, #0
 8005422:	f7fb f901 	bl	8000628 <__aeabi_dmul>
 8005426:	2200      	movs	r2, #0
 8005428:	2300      	movs	r3, #0
 800542a:	4606      	mov	r6, r0
 800542c:	460f      	mov	r7, r1
 800542e:	f7fb fb63 	bl	8000af8 <__aeabi_dcmpeq>
 8005432:	2800      	cmp	r0, #0
 8005434:	d09d      	beq.n	8005372 <_dtoa_r+0x63a>
 8005436:	e7cf      	b.n	80053d8 <_dtoa_r+0x6a0>
 8005438:	9a08      	ldr	r2, [sp, #32]
 800543a:	2a00      	cmp	r2, #0
 800543c:	f000 80d7 	beq.w	80055ee <_dtoa_r+0x8b6>
 8005440:	9a06      	ldr	r2, [sp, #24]
 8005442:	2a01      	cmp	r2, #1
 8005444:	f300 80ba 	bgt.w	80055bc <_dtoa_r+0x884>
 8005448:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800544a:	2a00      	cmp	r2, #0
 800544c:	f000 80b2 	beq.w	80055b4 <_dtoa_r+0x87c>
 8005450:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005454:	9e07      	ldr	r6, [sp, #28]
 8005456:	9d04      	ldr	r5, [sp, #16]
 8005458:	9a04      	ldr	r2, [sp, #16]
 800545a:	441a      	add	r2, r3
 800545c:	9204      	str	r2, [sp, #16]
 800545e:	9a05      	ldr	r2, [sp, #20]
 8005460:	2101      	movs	r1, #1
 8005462:	441a      	add	r2, r3
 8005464:	4620      	mov	r0, r4
 8005466:	9205      	str	r2, [sp, #20]
 8005468:	f000 fb66 	bl	8005b38 <__i2b>
 800546c:	4607      	mov	r7, r0
 800546e:	2d00      	cmp	r5, #0
 8005470:	dd0c      	ble.n	800548c <_dtoa_r+0x754>
 8005472:	9b05      	ldr	r3, [sp, #20]
 8005474:	2b00      	cmp	r3, #0
 8005476:	dd09      	ble.n	800548c <_dtoa_r+0x754>
 8005478:	42ab      	cmp	r3, r5
 800547a:	9a04      	ldr	r2, [sp, #16]
 800547c:	bfa8      	it	ge
 800547e:	462b      	movge	r3, r5
 8005480:	1ad2      	subs	r2, r2, r3
 8005482:	9204      	str	r2, [sp, #16]
 8005484:	9a05      	ldr	r2, [sp, #20]
 8005486:	1aed      	subs	r5, r5, r3
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	9305      	str	r3, [sp, #20]
 800548c:	9b07      	ldr	r3, [sp, #28]
 800548e:	b31b      	cbz	r3, 80054d8 <_dtoa_r+0x7a0>
 8005490:	9b08      	ldr	r3, [sp, #32]
 8005492:	2b00      	cmp	r3, #0
 8005494:	f000 80af 	beq.w	80055f6 <_dtoa_r+0x8be>
 8005498:	2e00      	cmp	r6, #0
 800549a:	dd13      	ble.n	80054c4 <_dtoa_r+0x78c>
 800549c:	4639      	mov	r1, r7
 800549e:	4632      	mov	r2, r6
 80054a0:	4620      	mov	r0, r4
 80054a2:	f000 fc09 	bl	8005cb8 <__pow5mult>
 80054a6:	ee18 2a10 	vmov	r2, s16
 80054aa:	4601      	mov	r1, r0
 80054ac:	4607      	mov	r7, r0
 80054ae:	4620      	mov	r0, r4
 80054b0:	f000 fb58 	bl	8005b64 <__multiply>
 80054b4:	ee18 1a10 	vmov	r1, s16
 80054b8:	4680      	mov	r8, r0
 80054ba:	4620      	mov	r0, r4
 80054bc:	f000 fa84 	bl	80059c8 <_Bfree>
 80054c0:	ee08 8a10 	vmov	s16, r8
 80054c4:	9b07      	ldr	r3, [sp, #28]
 80054c6:	1b9a      	subs	r2, r3, r6
 80054c8:	d006      	beq.n	80054d8 <_dtoa_r+0x7a0>
 80054ca:	ee18 1a10 	vmov	r1, s16
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fbf2 	bl	8005cb8 <__pow5mult>
 80054d4:	ee08 0a10 	vmov	s16, r0
 80054d8:	2101      	movs	r1, #1
 80054da:	4620      	mov	r0, r4
 80054dc:	f000 fb2c 	bl	8005b38 <__i2b>
 80054e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	4606      	mov	r6, r0
 80054e6:	f340 8088 	ble.w	80055fa <_dtoa_r+0x8c2>
 80054ea:	461a      	mov	r2, r3
 80054ec:	4601      	mov	r1, r0
 80054ee:	4620      	mov	r0, r4
 80054f0:	f000 fbe2 	bl	8005cb8 <__pow5mult>
 80054f4:	9b06      	ldr	r3, [sp, #24]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	4606      	mov	r6, r0
 80054fa:	f340 8081 	ble.w	8005600 <_dtoa_r+0x8c8>
 80054fe:	f04f 0800 	mov.w	r8, #0
 8005502:	6933      	ldr	r3, [r6, #16]
 8005504:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005508:	6918      	ldr	r0, [r3, #16]
 800550a:	f000 fac5 	bl	8005a98 <__hi0bits>
 800550e:	f1c0 0020 	rsb	r0, r0, #32
 8005512:	9b05      	ldr	r3, [sp, #20]
 8005514:	4418      	add	r0, r3
 8005516:	f010 001f 	ands.w	r0, r0, #31
 800551a:	f000 8092 	beq.w	8005642 <_dtoa_r+0x90a>
 800551e:	f1c0 0320 	rsb	r3, r0, #32
 8005522:	2b04      	cmp	r3, #4
 8005524:	f340 808a 	ble.w	800563c <_dtoa_r+0x904>
 8005528:	f1c0 001c 	rsb	r0, r0, #28
 800552c:	9b04      	ldr	r3, [sp, #16]
 800552e:	4403      	add	r3, r0
 8005530:	9304      	str	r3, [sp, #16]
 8005532:	9b05      	ldr	r3, [sp, #20]
 8005534:	4403      	add	r3, r0
 8005536:	4405      	add	r5, r0
 8005538:	9305      	str	r3, [sp, #20]
 800553a:	9b04      	ldr	r3, [sp, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	dd07      	ble.n	8005550 <_dtoa_r+0x818>
 8005540:	ee18 1a10 	vmov	r1, s16
 8005544:	461a      	mov	r2, r3
 8005546:	4620      	mov	r0, r4
 8005548:	f000 fc10 	bl	8005d6c <__lshift>
 800554c:	ee08 0a10 	vmov	s16, r0
 8005550:	9b05      	ldr	r3, [sp, #20]
 8005552:	2b00      	cmp	r3, #0
 8005554:	dd05      	ble.n	8005562 <_dtoa_r+0x82a>
 8005556:	4631      	mov	r1, r6
 8005558:	461a      	mov	r2, r3
 800555a:	4620      	mov	r0, r4
 800555c:	f000 fc06 	bl	8005d6c <__lshift>
 8005560:	4606      	mov	r6, r0
 8005562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005564:	2b00      	cmp	r3, #0
 8005566:	d06e      	beq.n	8005646 <_dtoa_r+0x90e>
 8005568:	ee18 0a10 	vmov	r0, s16
 800556c:	4631      	mov	r1, r6
 800556e:	f000 fc6d 	bl	8005e4c <__mcmp>
 8005572:	2800      	cmp	r0, #0
 8005574:	da67      	bge.n	8005646 <_dtoa_r+0x90e>
 8005576:	9b00      	ldr	r3, [sp, #0]
 8005578:	3b01      	subs	r3, #1
 800557a:	ee18 1a10 	vmov	r1, s16
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	220a      	movs	r2, #10
 8005582:	2300      	movs	r3, #0
 8005584:	4620      	mov	r0, r4
 8005586:	f000 fa41 	bl	8005a0c <__multadd>
 800558a:	9b08      	ldr	r3, [sp, #32]
 800558c:	ee08 0a10 	vmov	s16, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 81b1 	beq.w	80058f8 <_dtoa_r+0xbc0>
 8005596:	2300      	movs	r3, #0
 8005598:	4639      	mov	r1, r7
 800559a:	220a      	movs	r2, #10
 800559c:	4620      	mov	r0, r4
 800559e:	f000 fa35 	bl	8005a0c <__multadd>
 80055a2:	9b02      	ldr	r3, [sp, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	4607      	mov	r7, r0
 80055a8:	f300 808e 	bgt.w	80056c8 <_dtoa_r+0x990>
 80055ac:	9b06      	ldr	r3, [sp, #24]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	dc51      	bgt.n	8005656 <_dtoa_r+0x91e>
 80055b2:	e089      	b.n	80056c8 <_dtoa_r+0x990>
 80055b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055ba:	e74b      	b.n	8005454 <_dtoa_r+0x71c>
 80055bc:	9b03      	ldr	r3, [sp, #12]
 80055be:	1e5e      	subs	r6, r3, #1
 80055c0:	9b07      	ldr	r3, [sp, #28]
 80055c2:	42b3      	cmp	r3, r6
 80055c4:	bfbf      	itttt	lt
 80055c6:	9b07      	ldrlt	r3, [sp, #28]
 80055c8:	9607      	strlt	r6, [sp, #28]
 80055ca:	1af2      	sublt	r2, r6, r3
 80055cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80055ce:	bfb6      	itet	lt
 80055d0:	189b      	addlt	r3, r3, r2
 80055d2:	1b9e      	subge	r6, r3, r6
 80055d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80055d6:	9b03      	ldr	r3, [sp, #12]
 80055d8:	bfb8      	it	lt
 80055da:	2600      	movlt	r6, #0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	bfb7      	itett	lt
 80055e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80055e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80055e8:	1a9d      	sublt	r5, r3, r2
 80055ea:	2300      	movlt	r3, #0
 80055ec:	e734      	b.n	8005458 <_dtoa_r+0x720>
 80055ee:	9e07      	ldr	r6, [sp, #28]
 80055f0:	9d04      	ldr	r5, [sp, #16]
 80055f2:	9f08      	ldr	r7, [sp, #32]
 80055f4:	e73b      	b.n	800546e <_dtoa_r+0x736>
 80055f6:	9a07      	ldr	r2, [sp, #28]
 80055f8:	e767      	b.n	80054ca <_dtoa_r+0x792>
 80055fa:	9b06      	ldr	r3, [sp, #24]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	dc18      	bgt.n	8005632 <_dtoa_r+0x8fa>
 8005600:	f1ba 0f00 	cmp.w	sl, #0
 8005604:	d115      	bne.n	8005632 <_dtoa_r+0x8fa>
 8005606:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800560a:	b993      	cbnz	r3, 8005632 <_dtoa_r+0x8fa>
 800560c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005610:	0d1b      	lsrs	r3, r3, #20
 8005612:	051b      	lsls	r3, r3, #20
 8005614:	b183      	cbz	r3, 8005638 <_dtoa_r+0x900>
 8005616:	9b04      	ldr	r3, [sp, #16]
 8005618:	3301      	adds	r3, #1
 800561a:	9304      	str	r3, [sp, #16]
 800561c:	9b05      	ldr	r3, [sp, #20]
 800561e:	3301      	adds	r3, #1
 8005620:	9305      	str	r3, [sp, #20]
 8005622:	f04f 0801 	mov.w	r8, #1
 8005626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005628:	2b00      	cmp	r3, #0
 800562a:	f47f af6a 	bne.w	8005502 <_dtoa_r+0x7ca>
 800562e:	2001      	movs	r0, #1
 8005630:	e76f      	b.n	8005512 <_dtoa_r+0x7da>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	e7f6      	b.n	8005626 <_dtoa_r+0x8ee>
 8005638:	4698      	mov	r8, r3
 800563a:	e7f4      	b.n	8005626 <_dtoa_r+0x8ee>
 800563c:	f43f af7d 	beq.w	800553a <_dtoa_r+0x802>
 8005640:	4618      	mov	r0, r3
 8005642:	301c      	adds	r0, #28
 8005644:	e772      	b.n	800552c <_dtoa_r+0x7f4>
 8005646:	9b03      	ldr	r3, [sp, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	dc37      	bgt.n	80056bc <_dtoa_r+0x984>
 800564c:	9b06      	ldr	r3, [sp, #24]
 800564e:	2b02      	cmp	r3, #2
 8005650:	dd34      	ble.n	80056bc <_dtoa_r+0x984>
 8005652:	9b03      	ldr	r3, [sp, #12]
 8005654:	9302      	str	r3, [sp, #8]
 8005656:	9b02      	ldr	r3, [sp, #8]
 8005658:	b96b      	cbnz	r3, 8005676 <_dtoa_r+0x93e>
 800565a:	4631      	mov	r1, r6
 800565c:	2205      	movs	r2, #5
 800565e:	4620      	mov	r0, r4
 8005660:	f000 f9d4 	bl	8005a0c <__multadd>
 8005664:	4601      	mov	r1, r0
 8005666:	4606      	mov	r6, r0
 8005668:	ee18 0a10 	vmov	r0, s16
 800566c:	f000 fbee 	bl	8005e4c <__mcmp>
 8005670:	2800      	cmp	r0, #0
 8005672:	f73f adbb 	bgt.w	80051ec <_dtoa_r+0x4b4>
 8005676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005678:	9d01      	ldr	r5, [sp, #4]
 800567a:	43db      	mvns	r3, r3
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	f04f 0800 	mov.w	r8, #0
 8005682:	4631      	mov	r1, r6
 8005684:	4620      	mov	r0, r4
 8005686:	f000 f99f 	bl	80059c8 <_Bfree>
 800568a:	2f00      	cmp	r7, #0
 800568c:	f43f aea4 	beq.w	80053d8 <_dtoa_r+0x6a0>
 8005690:	f1b8 0f00 	cmp.w	r8, #0
 8005694:	d005      	beq.n	80056a2 <_dtoa_r+0x96a>
 8005696:	45b8      	cmp	r8, r7
 8005698:	d003      	beq.n	80056a2 <_dtoa_r+0x96a>
 800569a:	4641      	mov	r1, r8
 800569c:	4620      	mov	r0, r4
 800569e:	f000 f993 	bl	80059c8 <_Bfree>
 80056a2:	4639      	mov	r1, r7
 80056a4:	4620      	mov	r0, r4
 80056a6:	f000 f98f 	bl	80059c8 <_Bfree>
 80056aa:	e695      	b.n	80053d8 <_dtoa_r+0x6a0>
 80056ac:	2600      	movs	r6, #0
 80056ae:	4637      	mov	r7, r6
 80056b0:	e7e1      	b.n	8005676 <_dtoa_r+0x93e>
 80056b2:	9700      	str	r7, [sp, #0]
 80056b4:	4637      	mov	r7, r6
 80056b6:	e599      	b.n	80051ec <_dtoa_r+0x4b4>
 80056b8:	40240000 	.word	0x40240000
 80056bc:	9b08      	ldr	r3, [sp, #32]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 80ca 	beq.w	8005858 <_dtoa_r+0xb20>
 80056c4:	9b03      	ldr	r3, [sp, #12]
 80056c6:	9302      	str	r3, [sp, #8]
 80056c8:	2d00      	cmp	r5, #0
 80056ca:	dd05      	ble.n	80056d8 <_dtoa_r+0x9a0>
 80056cc:	4639      	mov	r1, r7
 80056ce:	462a      	mov	r2, r5
 80056d0:	4620      	mov	r0, r4
 80056d2:	f000 fb4b 	bl	8005d6c <__lshift>
 80056d6:	4607      	mov	r7, r0
 80056d8:	f1b8 0f00 	cmp.w	r8, #0
 80056dc:	d05b      	beq.n	8005796 <_dtoa_r+0xa5e>
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	4620      	mov	r0, r4
 80056e2:	f000 f931 	bl	8005948 <_Balloc>
 80056e6:	4605      	mov	r5, r0
 80056e8:	b928      	cbnz	r0, 80056f6 <_dtoa_r+0x9be>
 80056ea:	4b87      	ldr	r3, [pc, #540]	; (8005908 <_dtoa_r+0xbd0>)
 80056ec:	4602      	mov	r2, r0
 80056ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80056f2:	f7ff bb3b 	b.w	8004d6c <_dtoa_r+0x34>
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	3202      	adds	r2, #2
 80056fa:	0092      	lsls	r2, r2, #2
 80056fc:	f107 010c 	add.w	r1, r7, #12
 8005700:	300c      	adds	r0, #12
 8005702:	f000 f913 	bl	800592c <memcpy>
 8005706:	2201      	movs	r2, #1
 8005708:	4629      	mov	r1, r5
 800570a:	4620      	mov	r0, r4
 800570c:	f000 fb2e 	bl	8005d6c <__lshift>
 8005710:	9b01      	ldr	r3, [sp, #4]
 8005712:	f103 0901 	add.w	r9, r3, #1
 8005716:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800571a:	4413      	add	r3, r2
 800571c:	9305      	str	r3, [sp, #20]
 800571e:	f00a 0301 	and.w	r3, sl, #1
 8005722:	46b8      	mov	r8, r7
 8005724:	9304      	str	r3, [sp, #16]
 8005726:	4607      	mov	r7, r0
 8005728:	4631      	mov	r1, r6
 800572a:	ee18 0a10 	vmov	r0, s16
 800572e:	f7ff fa75 	bl	8004c1c <quorem>
 8005732:	4641      	mov	r1, r8
 8005734:	9002      	str	r0, [sp, #8]
 8005736:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800573a:	ee18 0a10 	vmov	r0, s16
 800573e:	f000 fb85 	bl	8005e4c <__mcmp>
 8005742:	463a      	mov	r2, r7
 8005744:	9003      	str	r0, [sp, #12]
 8005746:	4631      	mov	r1, r6
 8005748:	4620      	mov	r0, r4
 800574a:	f000 fb9b 	bl	8005e84 <__mdiff>
 800574e:	68c2      	ldr	r2, [r0, #12]
 8005750:	f109 3bff 	add.w	fp, r9, #4294967295
 8005754:	4605      	mov	r5, r0
 8005756:	bb02      	cbnz	r2, 800579a <_dtoa_r+0xa62>
 8005758:	4601      	mov	r1, r0
 800575a:	ee18 0a10 	vmov	r0, s16
 800575e:	f000 fb75 	bl	8005e4c <__mcmp>
 8005762:	4602      	mov	r2, r0
 8005764:	4629      	mov	r1, r5
 8005766:	4620      	mov	r0, r4
 8005768:	9207      	str	r2, [sp, #28]
 800576a:	f000 f92d 	bl	80059c8 <_Bfree>
 800576e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005772:	ea43 0102 	orr.w	r1, r3, r2
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	430b      	orrs	r3, r1
 800577a:	464d      	mov	r5, r9
 800577c:	d10f      	bne.n	800579e <_dtoa_r+0xa66>
 800577e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005782:	d02a      	beq.n	80057da <_dtoa_r+0xaa2>
 8005784:	9b03      	ldr	r3, [sp, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	dd02      	ble.n	8005790 <_dtoa_r+0xa58>
 800578a:	9b02      	ldr	r3, [sp, #8]
 800578c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005790:	f88b a000 	strb.w	sl, [fp]
 8005794:	e775      	b.n	8005682 <_dtoa_r+0x94a>
 8005796:	4638      	mov	r0, r7
 8005798:	e7ba      	b.n	8005710 <_dtoa_r+0x9d8>
 800579a:	2201      	movs	r2, #1
 800579c:	e7e2      	b.n	8005764 <_dtoa_r+0xa2c>
 800579e:	9b03      	ldr	r3, [sp, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	db04      	blt.n	80057ae <_dtoa_r+0xa76>
 80057a4:	9906      	ldr	r1, [sp, #24]
 80057a6:	430b      	orrs	r3, r1
 80057a8:	9904      	ldr	r1, [sp, #16]
 80057aa:	430b      	orrs	r3, r1
 80057ac:	d122      	bne.n	80057f4 <_dtoa_r+0xabc>
 80057ae:	2a00      	cmp	r2, #0
 80057b0:	ddee      	ble.n	8005790 <_dtoa_r+0xa58>
 80057b2:	ee18 1a10 	vmov	r1, s16
 80057b6:	2201      	movs	r2, #1
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 fad7 	bl	8005d6c <__lshift>
 80057be:	4631      	mov	r1, r6
 80057c0:	ee08 0a10 	vmov	s16, r0
 80057c4:	f000 fb42 	bl	8005e4c <__mcmp>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	dc03      	bgt.n	80057d4 <_dtoa_r+0xa9c>
 80057cc:	d1e0      	bne.n	8005790 <_dtoa_r+0xa58>
 80057ce:	f01a 0f01 	tst.w	sl, #1
 80057d2:	d0dd      	beq.n	8005790 <_dtoa_r+0xa58>
 80057d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80057d8:	d1d7      	bne.n	800578a <_dtoa_r+0xa52>
 80057da:	2339      	movs	r3, #57	; 0x39
 80057dc:	f88b 3000 	strb.w	r3, [fp]
 80057e0:	462b      	mov	r3, r5
 80057e2:	461d      	mov	r5, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80057ea:	2a39      	cmp	r2, #57	; 0x39
 80057ec:	d071      	beq.n	80058d2 <_dtoa_r+0xb9a>
 80057ee:	3201      	adds	r2, #1
 80057f0:	701a      	strb	r2, [r3, #0]
 80057f2:	e746      	b.n	8005682 <_dtoa_r+0x94a>
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	dd07      	ble.n	8005808 <_dtoa_r+0xad0>
 80057f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80057fc:	d0ed      	beq.n	80057da <_dtoa_r+0xaa2>
 80057fe:	f10a 0301 	add.w	r3, sl, #1
 8005802:	f88b 3000 	strb.w	r3, [fp]
 8005806:	e73c      	b.n	8005682 <_dtoa_r+0x94a>
 8005808:	9b05      	ldr	r3, [sp, #20]
 800580a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800580e:	4599      	cmp	r9, r3
 8005810:	d047      	beq.n	80058a2 <_dtoa_r+0xb6a>
 8005812:	ee18 1a10 	vmov	r1, s16
 8005816:	2300      	movs	r3, #0
 8005818:	220a      	movs	r2, #10
 800581a:	4620      	mov	r0, r4
 800581c:	f000 f8f6 	bl	8005a0c <__multadd>
 8005820:	45b8      	cmp	r8, r7
 8005822:	ee08 0a10 	vmov	s16, r0
 8005826:	f04f 0300 	mov.w	r3, #0
 800582a:	f04f 020a 	mov.w	r2, #10
 800582e:	4641      	mov	r1, r8
 8005830:	4620      	mov	r0, r4
 8005832:	d106      	bne.n	8005842 <_dtoa_r+0xb0a>
 8005834:	f000 f8ea 	bl	8005a0c <__multadd>
 8005838:	4680      	mov	r8, r0
 800583a:	4607      	mov	r7, r0
 800583c:	f109 0901 	add.w	r9, r9, #1
 8005840:	e772      	b.n	8005728 <_dtoa_r+0x9f0>
 8005842:	f000 f8e3 	bl	8005a0c <__multadd>
 8005846:	4639      	mov	r1, r7
 8005848:	4680      	mov	r8, r0
 800584a:	2300      	movs	r3, #0
 800584c:	220a      	movs	r2, #10
 800584e:	4620      	mov	r0, r4
 8005850:	f000 f8dc 	bl	8005a0c <__multadd>
 8005854:	4607      	mov	r7, r0
 8005856:	e7f1      	b.n	800583c <_dtoa_r+0xb04>
 8005858:	9b03      	ldr	r3, [sp, #12]
 800585a:	9302      	str	r3, [sp, #8]
 800585c:	9d01      	ldr	r5, [sp, #4]
 800585e:	ee18 0a10 	vmov	r0, s16
 8005862:	4631      	mov	r1, r6
 8005864:	f7ff f9da 	bl	8004c1c <quorem>
 8005868:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800586c:	9b01      	ldr	r3, [sp, #4]
 800586e:	f805 ab01 	strb.w	sl, [r5], #1
 8005872:	1aea      	subs	r2, r5, r3
 8005874:	9b02      	ldr	r3, [sp, #8]
 8005876:	4293      	cmp	r3, r2
 8005878:	dd09      	ble.n	800588e <_dtoa_r+0xb56>
 800587a:	ee18 1a10 	vmov	r1, s16
 800587e:	2300      	movs	r3, #0
 8005880:	220a      	movs	r2, #10
 8005882:	4620      	mov	r0, r4
 8005884:	f000 f8c2 	bl	8005a0c <__multadd>
 8005888:	ee08 0a10 	vmov	s16, r0
 800588c:	e7e7      	b.n	800585e <_dtoa_r+0xb26>
 800588e:	9b02      	ldr	r3, [sp, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	bfc8      	it	gt
 8005894:	461d      	movgt	r5, r3
 8005896:	9b01      	ldr	r3, [sp, #4]
 8005898:	bfd8      	it	le
 800589a:	2501      	movle	r5, #1
 800589c:	441d      	add	r5, r3
 800589e:	f04f 0800 	mov.w	r8, #0
 80058a2:	ee18 1a10 	vmov	r1, s16
 80058a6:	2201      	movs	r2, #1
 80058a8:	4620      	mov	r0, r4
 80058aa:	f000 fa5f 	bl	8005d6c <__lshift>
 80058ae:	4631      	mov	r1, r6
 80058b0:	ee08 0a10 	vmov	s16, r0
 80058b4:	f000 faca 	bl	8005e4c <__mcmp>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	dc91      	bgt.n	80057e0 <_dtoa_r+0xaa8>
 80058bc:	d102      	bne.n	80058c4 <_dtoa_r+0xb8c>
 80058be:	f01a 0f01 	tst.w	sl, #1
 80058c2:	d18d      	bne.n	80057e0 <_dtoa_r+0xaa8>
 80058c4:	462b      	mov	r3, r5
 80058c6:	461d      	mov	r5, r3
 80058c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058cc:	2a30      	cmp	r2, #48	; 0x30
 80058ce:	d0fa      	beq.n	80058c6 <_dtoa_r+0xb8e>
 80058d0:	e6d7      	b.n	8005682 <_dtoa_r+0x94a>
 80058d2:	9a01      	ldr	r2, [sp, #4]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d184      	bne.n	80057e2 <_dtoa_r+0xaaa>
 80058d8:	9b00      	ldr	r3, [sp, #0]
 80058da:	3301      	adds	r3, #1
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	2331      	movs	r3, #49	; 0x31
 80058e0:	7013      	strb	r3, [r2, #0]
 80058e2:	e6ce      	b.n	8005682 <_dtoa_r+0x94a>
 80058e4:	4b09      	ldr	r3, [pc, #36]	; (800590c <_dtoa_r+0xbd4>)
 80058e6:	f7ff ba95 	b.w	8004e14 <_dtoa_r+0xdc>
 80058ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f47f aa6e 	bne.w	8004dce <_dtoa_r+0x96>
 80058f2:	4b07      	ldr	r3, [pc, #28]	; (8005910 <_dtoa_r+0xbd8>)
 80058f4:	f7ff ba8e 	b.w	8004e14 <_dtoa_r+0xdc>
 80058f8:	9b02      	ldr	r3, [sp, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	dcae      	bgt.n	800585c <_dtoa_r+0xb24>
 80058fe:	9b06      	ldr	r3, [sp, #24]
 8005900:	2b02      	cmp	r3, #2
 8005902:	f73f aea8 	bgt.w	8005656 <_dtoa_r+0x91e>
 8005906:	e7a9      	b.n	800585c <_dtoa_r+0xb24>
 8005908:	08007797 	.word	0x08007797
 800590c:	080076f4 	.word	0x080076f4
 8005910:	08007718 	.word	0x08007718

08005914 <_localeconv_r>:
 8005914:	4800      	ldr	r0, [pc, #0]	; (8005918 <_localeconv_r+0x4>)
 8005916:	4770      	bx	lr
 8005918:	20000170 	.word	0x20000170

0800591c <malloc>:
 800591c:	4b02      	ldr	r3, [pc, #8]	; (8005928 <malloc+0xc>)
 800591e:	4601      	mov	r1, r0
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	f000 bc17 	b.w	8006154 <_malloc_r>
 8005926:	bf00      	nop
 8005928:	2000001c 	.word	0x2000001c

0800592c <memcpy>:
 800592c:	440a      	add	r2, r1
 800592e:	4291      	cmp	r1, r2
 8005930:	f100 33ff 	add.w	r3, r0, #4294967295
 8005934:	d100      	bne.n	8005938 <memcpy+0xc>
 8005936:	4770      	bx	lr
 8005938:	b510      	push	{r4, lr}
 800593a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800593e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005942:	4291      	cmp	r1, r2
 8005944:	d1f9      	bne.n	800593a <memcpy+0xe>
 8005946:	bd10      	pop	{r4, pc}

08005948 <_Balloc>:
 8005948:	b570      	push	{r4, r5, r6, lr}
 800594a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800594c:	4604      	mov	r4, r0
 800594e:	460d      	mov	r5, r1
 8005950:	b976      	cbnz	r6, 8005970 <_Balloc+0x28>
 8005952:	2010      	movs	r0, #16
 8005954:	f7ff ffe2 	bl	800591c <malloc>
 8005958:	4602      	mov	r2, r0
 800595a:	6260      	str	r0, [r4, #36]	; 0x24
 800595c:	b920      	cbnz	r0, 8005968 <_Balloc+0x20>
 800595e:	4b18      	ldr	r3, [pc, #96]	; (80059c0 <_Balloc+0x78>)
 8005960:	4818      	ldr	r0, [pc, #96]	; (80059c4 <_Balloc+0x7c>)
 8005962:	2166      	movs	r1, #102	; 0x66
 8005964:	f000 fdd6 	bl	8006514 <__assert_func>
 8005968:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800596c:	6006      	str	r6, [r0, #0]
 800596e:	60c6      	str	r6, [r0, #12]
 8005970:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005972:	68f3      	ldr	r3, [r6, #12]
 8005974:	b183      	cbz	r3, 8005998 <_Balloc+0x50>
 8005976:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800597e:	b9b8      	cbnz	r0, 80059b0 <_Balloc+0x68>
 8005980:	2101      	movs	r1, #1
 8005982:	fa01 f605 	lsl.w	r6, r1, r5
 8005986:	1d72      	adds	r2, r6, #5
 8005988:	0092      	lsls	r2, r2, #2
 800598a:	4620      	mov	r0, r4
 800598c:	f000 fb60 	bl	8006050 <_calloc_r>
 8005990:	b160      	cbz	r0, 80059ac <_Balloc+0x64>
 8005992:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005996:	e00e      	b.n	80059b6 <_Balloc+0x6e>
 8005998:	2221      	movs	r2, #33	; 0x21
 800599a:	2104      	movs	r1, #4
 800599c:	4620      	mov	r0, r4
 800599e:	f000 fb57 	bl	8006050 <_calloc_r>
 80059a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059a4:	60f0      	str	r0, [r6, #12]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e4      	bne.n	8005976 <_Balloc+0x2e>
 80059ac:	2000      	movs	r0, #0
 80059ae:	bd70      	pop	{r4, r5, r6, pc}
 80059b0:	6802      	ldr	r2, [r0, #0]
 80059b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059b6:	2300      	movs	r3, #0
 80059b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059bc:	e7f7      	b.n	80059ae <_Balloc+0x66>
 80059be:	bf00      	nop
 80059c0:	08007725 	.word	0x08007725
 80059c4:	080077a8 	.word	0x080077a8

080059c8 <_Bfree>:
 80059c8:	b570      	push	{r4, r5, r6, lr}
 80059ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80059cc:	4605      	mov	r5, r0
 80059ce:	460c      	mov	r4, r1
 80059d0:	b976      	cbnz	r6, 80059f0 <_Bfree+0x28>
 80059d2:	2010      	movs	r0, #16
 80059d4:	f7ff ffa2 	bl	800591c <malloc>
 80059d8:	4602      	mov	r2, r0
 80059da:	6268      	str	r0, [r5, #36]	; 0x24
 80059dc:	b920      	cbnz	r0, 80059e8 <_Bfree+0x20>
 80059de:	4b09      	ldr	r3, [pc, #36]	; (8005a04 <_Bfree+0x3c>)
 80059e0:	4809      	ldr	r0, [pc, #36]	; (8005a08 <_Bfree+0x40>)
 80059e2:	218a      	movs	r1, #138	; 0x8a
 80059e4:	f000 fd96 	bl	8006514 <__assert_func>
 80059e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059ec:	6006      	str	r6, [r0, #0]
 80059ee:	60c6      	str	r6, [r0, #12]
 80059f0:	b13c      	cbz	r4, 8005a02 <_Bfree+0x3a>
 80059f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80059f4:	6862      	ldr	r2, [r4, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059fc:	6021      	str	r1, [r4, #0]
 80059fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	08007725 	.word	0x08007725
 8005a08:	080077a8 	.word	0x080077a8

08005a0c <__multadd>:
 8005a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a10:	690d      	ldr	r5, [r1, #16]
 8005a12:	4607      	mov	r7, r0
 8005a14:	460c      	mov	r4, r1
 8005a16:	461e      	mov	r6, r3
 8005a18:	f101 0c14 	add.w	ip, r1, #20
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	f8dc 3000 	ldr.w	r3, [ip]
 8005a22:	b299      	uxth	r1, r3
 8005a24:	fb02 6101 	mla	r1, r2, r1, r6
 8005a28:	0c1e      	lsrs	r6, r3, #16
 8005a2a:	0c0b      	lsrs	r3, r1, #16
 8005a2c:	fb02 3306 	mla	r3, r2, r6, r3
 8005a30:	b289      	uxth	r1, r1
 8005a32:	3001      	adds	r0, #1
 8005a34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a38:	4285      	cmp	r5, r0
 8005a3a:	f84c 1b04 	str.w	r1, [ip], #4
 8005a3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a42:	dcec      	bgt.n	8005a1e <__multadd+0x12>
 8005a44:	b30e      	cbz	r6, 8005a8a <__multadd+0x7e>
 8005a46:	68a3      	ldr	r3, [r4, #8]
 8005a48:	42ab      	cmp	r3, r5
 8005a4a:	dc19      	bgt.n	8005a80 <__multadd+0x74>
 8005a4c:	6861      	ldr	r1, [r4, #4]
 8005a4e:	4638      	mov	r0, r7
 8005a50:	3101      	adds	r1, #1
 8005a52:	f7ff ff79 	bl	8005948 <_Balloc>
 8005a56:	4680      	mov	r8, r0
 8005a58:	b928      	cbnz	r0, 8005a66 <__multadd+0x5a>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	4b0c      	ldr	r3, [pc, #48]	; (8005a90 <__multadd+0x84>)
 8005a5e:	480d      	ldr	r0, [pc, #52]	; (8005a94 <__multadd+0x88>)
 8005a60:	21b5      	movs	r1, #181	; 0xb5
 8005a62:	f000 fd57 	bl	8006514 <__assert_func>
 8005a66:	6922      	ldr	r2, [r4, #16]
 8005a68:	3202      	adds	r2, #2
 8005a6a:	f104 010c 	add.w	r1, r4, #12
 8005a6e:	0092      	lsls	r2, r2, #2
 8005a70:	300c      	adds	r0, #12
 8005a72:	f7ff ff5b 	bl	800592c <memcpy>
 8005a76:	4621      	mov	r1, r4
 8005a78:	4638      	mov	r0, r7
 8005a7a:	f7ff ffa5 	bl	80059c8 <_Bfree>
 8005a7e:	4644      	mov	r4, r8
 8005a80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a84:	3501      	adds	r5, #1
 8005a86:	615e      	str	r6, [r3, #20]
 8005a88:	6125      	str	r5, [r4, #16]
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a90:	08007797 	.word	0x08007797
 8005a94:	080077a8 	.word	0x080077a8

08005a98 <__hi0bits>:
 8005a98:	0c03      	lsrs	r3, r0, #16
 8005a9a:	041b      	lsls	r3, r3, #16
 8005a9c:	b9d3      	cbnz	r3, 8005ad4 <__hi0bits+0x3c>
 8005a9e:	0400      	lsls	r0, r0, #16
 8005aa0:	2310      	movs	r3, #16
 8005aa2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005aa6:	bf04      	itt	eq
 8005aa8:	0200      	lsleq	r0, r0, #8
 8005aaa:	3308      	addeq	r3, #8
 8005aac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005ab0:	bf04      	itt	eq
 8005ab2:	0100      	lsleq	r0, r0, #4
 8005ab4:	3304      	addeq	r3, #4
 8005ab6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005aba:	bf04      	itt	eq
 8005abc:	0080      	lsleq	r0, r0, #2
 8005abe:	3302      	addeq	r3, #2
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	db05      	blt.n	8005ad0 <__hi0bits+0x38>
 8005ac4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005ac8:	f103 0301 	add.w	r3, r3, #1
 8005acc:	bf08      	it	eq
 8005ace:	2320      	moveq	r3, #32
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	4770      	bx	lr
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	e7e4      	b.n	8005aa2 <__hi0bits+0xa>

08005ad8 <__lo0bits>:
 8005ad8:	6803      	ldr	r3, [r0, #0]
 8005ada:	f013 0207 	ands.w	r2, r3, #7
 8005ade:	4601      	mov	r1, r0
 8005ae0:	d00b      	beq.n	8005afa <__lo0bits+0x22>
 8005ae2:	07da      	lsls	r2, r3, #31
 8005ae4:	d423      	bmi.n	8005b2e <__lo0bits+0x56>
 8005ae6:	0798      	lsls	r0, r3, #30
 8005ae8:	bf49      	itett	mi
 8005aea:	085b      	lsrmi	r3, r3, #1
 8005aec:	089b      	lsrpl	r3, r3, #2
 8005aee:	2001      	movmi	r0, #1
 8005af0:	600b      	strmi	r3, [r1, #0]
 8005af2:	bf5c      	itt	pl
 8005af4:	600b      	strpl	r3, [r1, #0]
 8005af6:	2002      	movpl	r0, #2
 8005af8:	4770      	bx	lr
 8005afa:	b298      	uxth	r0, r3
 8005afc:	b9a8      	cbnz	r0, 8005b2a <__lo0bits+0x52>
 8005afe:	0c1b      	lsrs	r3, r3, #16
 8005b00:	2010      	movs	r0, #16
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	b90a      	cbnz	r2, 8005b0a <__lo0bits+0x32>
 8005b06:	3008      	adds	r0, #8
 8005b08:	0a1b      	lsrs	r3, r3, #8
 8005b0a:	071a      	lsls	r2, r3, #28
 8005b0c:	bf04      	itt	eq
 8005b0e:	091b      	lsreq	r3, r3, #4
 8005b10:	3004      	addeq	r0, #4
 8005b12:	079a      	lsls	r2, r3, #30
 8005b14:	bf04      	itt	eq
 8005b16:	089b      	lsreq	r3, r3, #2
 8005b18:	3002      	addeq	r0, #2
 8005b1a:	07da      	lsls	r2, r3, #31
 8005b1c:	d403      	bmi.n	8005b26 <__lo0bits+0x4e>
 8005b1e:	085b      	lsrs	r3, r3, #1
 8005b20:	f100 0001 	add.w	r0, r0, #1
 8005b24:	d005      	beq.n	8005b32 <__lo0bits+0x5a>
 8005b26:	600b      	str	r3, [r1, #0]
 8005b28:	4770      	bx	lr
 8005b2a:	4610      	mov	r0, r2
 8005b2c:	e7e9      	b.n	8005b02 <__lo0bits+0x2a>
 8005b2e:	2000      	movs	r0, #0
 8005b30:	4770      	bx	lr
 8005b32:	2020      	movs	r0, #32
 8005b34:	4770      	bx	lr
	...

08005b38 <__i2b>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	f7ff ff03 	bl	8005948 <_Balloc>
 8005b42:	4602      	mov	r2, r0
 8005b44:	b928      	cbnz	r0, 8005b52 <__i2b+0x1a>
 8005b46:	4b05      	ldr	r3, [pc, #20]	; (8005b5c <__i2b+0x24>)
 8005b48:	4805      	ldr	r0, [pc, #20]	; (8005b60 <__i2b+0x28>)
 8005b4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005b4e:	f000 fce1 	bl	8006514 <__assert_func>
 8005b52:	2301      	movs	r3, #1
 8005b54:	6144      	str	r4, [r0, #20]
 8005b56:	6103      	str	r3, [r0, #16]
 8005b58:	bd10      	pop	{r4, pc}
 8005b5a:	bf00      	nop
 8005b5c:	08007797 	.word	0x08007797
 8005b60:	080077a8 	.word	0x080077a8

08005b64 <__multiply>:
 8005b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b68:	4691      	mov	r9, r2
 8005b6a:	690a      	ldr	r2, [r1, #16]
 8005b6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	bfb8      	it	lt
 8005b74:	460b      	movlt	r3, r1
 8005b76:	460c      	mov	r4, r1
 8005b78:	bfbc      	itt	lt
 8005b7a:	464c      	movlt	r4, r9
 8005b7c:	4699      	movlt	r9, r3
 8005b7e:	6927      	ldr	r7, [r4, #16]
 8005b80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b84:	68a3      	ldr	r3, [r4, #8]
 8005b86:	6861      	ldr	r1, [r4, #4]
 8005b88:	eb07 060a 	add.w	r6, r7, sl
 8005b8c:	42b3      	cmp	r3, r6
 8005b8e:	b085      	sub	sp, #20
 8005b90:	bfb8      	it	lt
 8005b92:	3101      	addlt	r1, #1
 8005b94:	f7ff fed8 	bl	8005948 <_Balloc>
 8005b98:	b930      	cbnz	r0, 8005ba8 <__multiply+0x44>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	4b44      	ldr	r3, [pc, #272]	; (8005cb0 <__multiply+0x14c>)
 8005b9e:	4845      	ldr	r0, [pc, #276]	; (8005cb4 <__multiply+0x150>)
 8005ba0:	f240 115d 	movw	r1, #349	; 0x15d
 8005ba4:	f000 fcb6 	bl	8006514 <__assert_func>
 8005ba8:	f100 0514 	add.w	r5, r0, #20
 8005bac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bb0:	462b      	mov	r3, r5
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	4543      	cmp	r3, r8
 8005bb6:	d321      	bcc.n	8005bfc <__multiply+0x98>
 8005bb8:	f104 0314 	add.w	r3, r4, #20
 8005bbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005bc0:	f109 0314 	add.w	r3, r9, #20
 8005bc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005bc8:	9202      	str	r2, [sp, #8]
 8005bca:	1b3a      	subs	r2, r7, r4
 8005bcc:	3a15      	subs	r2, #21
 8005bce:	f022 0203 	bic.w	r2, r2, #3
 8005bd2:	3204      	adds	r2, #4
 8005bd4:	f104 0115 	add.w	r1, r4, #21
 8005bd8:	428f      	cmp	r7, r1
 8005bda:	bf38      	it	cc
 8005bdc:	2204      	movcc	r2, #4
 8005bde:	9201      	str	r2, [sp, #4]
 8005be0:	9a02      	ldr	r2, [sp, #8]
 8005be2:	9303      	str	r3, [sp, #12]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d80c      	bhi.n	8005c02 <__multiply+0x9e>
 8005be8:	2e00      	cmp	r6, #0
 8005bea:	dd03      	ble.n	8005bf4 <__multiply+0x90>
 8005bec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d05a      	beq.n	8005caa <__multiply+0x146>
 8005bf4:	6106      	str	r6, [r0, #16]
 8005bf6:	b005      	add	sp, #20
 8005bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bfc:	f843 2b04 	str.w	r2, [r3], #4
 8005c00:	e7d8      	b.n	8005bb4 <__multiply+0x50>
 8005c02:	f8b3 a000 	ldrh.w	sl, [r3]
 8005c06:	f1ba 0f00 	cmp.w	sl, #0
 8005c0a:	d024      	beq.n	8005c56 <__multiply+0xf2>
 8005c0c:	f104 0e14 	add.w	lr, r4, #20
 8005c10:	46a9      	mov	r9, r5
 8005c12:	f04f 0c00 	mov.w	ip, #0
 8005c16:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c1a:	f8d9 1000 	ldr.w	r1, [r9]
 8005c1e:	fa1f fb82 	uxth.w	fp, r2
 8005c22:	b289      	uxth	r1, r1
 8005c24:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005c2c:	f8d9 2000 	ldr.w	r2, [r9]
 8005c30:	4461      	add	r1, ip
 8005c32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c36:	fb0a c20b 	mla	r2, sl, fp, ip
 8005c3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c3e:	b289      	uxth	r1, r1
 8005c40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c44:	4577      	cmp	r7, lr
 8005c46:	f849 1b04 	str.w	r1, [r9], #4
 8005c4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c4e:	d8e2      	bhi.n	8005c16 <__multiply+0xb2>
 8005c50:	9a01      	ldr	r2, [sp, #4]
 8005c52:	f845 c002 	str.w	ip, [r5, r2]
 8005c56:	9a03      	ldr	r2, [sp, #12]
 8005c58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005c5c:	3304      	adds	r3, #4
 8005c5e:	f1b9 0f00 	cmp.w	r9, #0
 8005c62:	d020      	beq.n	8005ca6 <__multiply+0x142>
 8005c64:	6829      	ldr	r1, [r5, #0]
 8005c66:	f104 0c14 	add.w	ip, r4, #20
 8005c6a:	46ae      	mov	lr, r5
 8005c6c:	f04f 0a00 	mov.w	sl, #0
 8005c70:	f8bc b000 	ldrh.w	fp, [ip]
 8005c74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005c78:	fb09 220b 	mla	r2, r9, fp, r2
 8005c7c:	4492      	add	sl, r2
 8005c7e:	b289      	uxth	r1, r1
 8005c80:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005c84:	f84e 1b04 	str.w	r1, [lr], #4
 8005c88:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005c8c:	f8be 1000 	ldrh.w	r1, [lr]
 8005c90:	0c12      	lsrs	r2, r2, #16
 8005c92:	fb09 1102 	mla	r1, r9, r2, r1
 8005c96:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005c9a:	4567      	cmp	r7, ip
 8005c9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005ca0:	d8e6      	bhi.n	8005c70 <__multiply+0x10c>
 8005ca2:	9a01      	ldr	r2, [sp, #4]
 8005ca4:	50a9      	str	r1, [r5, r2]
 8005ca6:	3504      	adds	r5, #4
 8005ca8:	e79a      	b.n	8005be0 <__multiply+0x7c>
 8005caa:	3e01      	subs	r6, #1
 8005cac:	e79c      	b.n	8005be8 <__multiply+0x84>
 8005cae:	bf00      	nop
 8005cb0:	08007797 	.word	0x08007797
 8005cb4:	080077a8 	.word	0x080077a8

08005cb8 <__pow5mult>:
 8005cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cbc:	4615      	mov	r5, r2
 8005cbe:	f012 0203 	ands.w	r2, r2, #3
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	460f      	mov	r7, r1
 8005cc6:	d007      	beq.n	8005cd8 <__pow5mult+0x20>
 8005cc8:	4c25      	ldr	r4, [pc, #148]	; (8005d60 <__pow5mult+0xa8>)
 8005cca:	3a01      	subs	r2, #1
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cd2:	f7ff fe9b 	bl	8005a0c <__multadd>
 8005cd6:	4607      	mov	r7, r0
 8005cd8:	10ad      	asrs	r5, r5, #2
 8005cda:	d03d      	beq.n	8005d58 <__pow5mult+0xa0>
 8005cdc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005cde:	b97c      	cbnz	r4, 8005d00 <__pow5mult+0x48>
 8005ce0:	2010      	movs	r0, #16
 8005ce2:	f7ff fe1b 	bl	800591c <malloc>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	6270      	str	r0, [r6, #36]	; 0x24
 8005cea:	b928      	cbnz	r0, 8005cf8 <__pow5mult+0x40>
 8005cec:	4b1d      	ldr	r3, [pc, #116]	; (8005d64 <__pow5mult+0xac>)
 8005cee:	481e      	ldr	r0, [pc, #120]	; (8005d68 <__pow5mult+0xb0>)
 8005cf0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005cf4:	f000 fc0e 	bl	8006514 <__assert_func>
 8005cf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005cfc:	6004      	str	r4, [r0, #0]
 8005cfe:	60c4      	str	r4, [r0, #12]
 8005d00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005d04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d08:	b94c      	cbnz	r4, 8005d1e <__pow5mult+0x66>
 8005d0a:	f240 2171 	movw	r1, #625	; 0x271
 8005d0e:	4630      	mov	r0, r6
 8005d10:	f7ff ff12 	bl	8005b38 <__i2b>
 8005d14:	2300      	movs	r3, #0
 8005d16:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	6003      	str	r3, [r0, #0]
 8005d1e:	f04f 0900 	mov.w	r9, #0
 8005d22:	07eb      	lsls	r3, r5, #31
 8005d24:	d50a      	bpl.n	8005d3c <__pow5mult+0x84>
 8005d26:	4639      	mov	r1, r7
 8005d28:	4622      	mov	r2, r4
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	f7ff ff1a 	bl	8005b64 <__multiply>
 8005d30:	4639      	mov	r1, r7
 8005d32:	4680      	mov	r8, r0
 8005d34:	4630      	mov	r0, r6
 8005d36:	f7ff fe47 	bl	80059c8 <_Bfree>
 8005d3a:	4647      	mov	r7, r8
 8005d3c:	106d      	asrs	r5, r5, #1
 8005d3e:	d00b      	beq.n	8005d58 <__pow5mult+0xa0>
 8005d40:	6820      	ldr	r0, [r4, #0]
 8005d42:	b938      	cbnz	r0, 8005d54 <__pow5mult+0x9c>
 8005d44:	4622      	mov	r2, r4
 8005d46:	4621      	mov	r1, r4
 8005d48:	4630      	mov	r0, r6
 8005d4a:	f7ff ff0b 	bl	8005b64 <__multiply>
 8005d4e:	6020      	str	r0, [r4, #0]
 8005d50:	f8c0 9000 	str.w	r9, [r0]
 8005d54:	4604      	mov	r4, r0
 8005d56:	e7e4      	b.n	8005d22 <__pow5mult+0x6a>
 8005d58:	4638      	mov	r0, r7
 8005d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d5e:	bf00      	nop
 8005d60:	080078f8 	.word	0x080078f8
 8005d64:	08007725 	.word	0x08007725
 8005d68:	080077a8 	.word	0x080077a8

08005d6c <__lshift>:
 8005d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d70:	460c      	mov	r4, r1
 8005d72:	6849      	ldr	r1, [r1, #4]
 8005d74:	6923      	ldr	r3, [r4, #16]
 8005d76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d7a:	68a3      	ldr	r3, [r4, #8]
 8005d7c:	4607      	mov	r7, r0
 8005d7e:	4691      	mov	r9, r2
 8005d80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d84:	f108 0601 	add.w	r6, r8, #1
 8005d88:	42b3      	cmp	r3, r6
 8005d8a:	db0b      	blt.n	8005da4 <__lshift+0x38>
 8005d8c:	4638      	mov	r0, r7
 8005d8e:	f7ff fddb 	bl	8005948 <_Balloc>
 8005d92:	4605      	mov	r5, r0
 8005d94:	b948      	cbnz	r0, 8005daa <__lshift+0x3e>
 8005d96:	4602      	mov	r2, r0
 8005d98:	4b2a      	ldr	r3, [pc, #168]	; (8005e44 <__lshift+0xd8>)
 8005d9a:	482b      	ldr	r0, [pc, #172]	; (8005e48 <__lshift+0xdc>)
 8005d9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005da0:	f000 fbb8 	bl	8006514 <__assert_func>
 8005da4:	3101      	adds	r1, #1
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	e7ee      	b.n	8005d88 <__lshift+0x1c>
 8005daa:	2300      	movs	r3, #0
 8005dac:	f100 0114 	add.w	r1, r0, #20
 8005db0:	f100 0210 	add.w	r2, r0, #16
 8005db4:	4618      	mov	r0, r3
 8005db6:	4553      	cmp	r3, sl
 8005db8:	db37      	blt.n	8005e2a <__lshift+0xbe>
 8005dba:	6920      	ldr	r0, [r4, #16]
 8005dbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005dc0:	f104 0314 	add.w	r3, r4, #20
 8005dc4:	f019 091f 	ands.w	r9, r9, #31
 8005dc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005dcc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005dd0:	d02f      	beq.n	8005e32 <__lshift+0xc6>
 8005dd2:	f1c9 0e20 	rsb	lr, r9, #32
 8005dd6:	468a      	mov	sl, r1
 8005dd8:	f04f 0c00 	mov.w	ip, #0
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	fa02 f209 	lsl.w	r2, r2, r9
 8005de2:	ea42 020c 	orr.w	r2, r2, ip
 8005de6:	f84a 2b04 	str.w	r2, [sl], #4
 8005dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dee:	4298      	cmp	r0, r3
 8005df0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005df4:	d8f2      	bhi.n	8005ddc <__lshift+0x70>
 8005df6:	1b03      	subs	r3, r0, r4
 8005df8:	3b15      	subs	r3, #21
 8005dfa:	f023 0303 	bic.w	r3, r3, #3
 8005dfe:	3304      	adds	r3, #4
 8005e00:	f104 0215 	add.w	r2, r4, #21
 8005e04:	4290      	cmp	r0, r2
 8005e06:	bf38      	it	cc
 8005e08:	2304      	movcc	r3, #4
 8005e0a:	f841 c003 	str.w	ip, [r1, r3]
 8005e0e:	f1bc 0f00 	cmp.w	ip, #0
 8005e12:	d001      	beq.n	8005e18 <__lshift+0xac>
 8005e14:	f108 0602 	add.w	r6, r8, #2
 8005e18:	3e01      	subs	r6, #1
 8005e1a:	4638      	mov	r0, r7
 8005e1c:	612e      	str	r6, [r5, #16]
 8005e1e:	4621      	mov	r1, r4
 8005e20:	f7ff fdd2 	bl	80059c8 <_Bfree>
 8005e24:	4628      	mov	r0, r5
 8005e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e2e:	3301      	adds	r3, #1
 8005e30:	e7c1      	b.n	8005db6 <__lshift+0x4a>
 8005e32:	3904      	subs	r1, #4
 8005e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e38:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e3c:	4298      	cmp	r0, r3
 8005e3e:	d8f9      	bhi.n	8005e34 <__lshift+0xc8>
 8005e40:	e7ea      	b.n	8005e18 <__lshift+0xac>
 8005e42:	bf00      	nop
 8005e44:	08007797 	.word	0x08007797
 8005e48:	080077a8 	.word	0x080077a8

08005e4c <__mcmp>:
 8005e4c:	b530      	push	{r4, r5, lr}
 8005e4e:	6902      	ldr	r2, [r0, #16]
 8005e50:	690c      	ldr	r4, [r1, #16]
 8005e52:	1b12      	subs	r2, r2, r4
 8005e54:	d10e      	bne.n	8005e74 <__mcmp+0x28>
 8005e56:	f100 0314 	add.w	r3, r0, #20
 8005e5a:	3114      	adds	r1, #20
 8005e5c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005e60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005e64:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005e68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005e6c:	42a5      	cmp	r5, r4
 8005e6e:	d003      	beq.n	8005e78 <__mcmp+0x2c>
 8005e70:	d305      	bcc.n	8005e7e <__mcmp+0x32>
 8005e72:	2201      	movs	r2, #1
 8005e74:	4610      	mov	r0, r2
 8005e76:	bd30      	pop	{r4, r5, pc}
 8005e78:	4283      	cmp	r3, r0
 8005e7a:	d3f3      	bcc.n	8005e64 <__mcmp+0x18>
 8005e7c:	e7fa      	b.n	8005e74 <__mcmp+0x28>
 8005e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e82:	e7f7      	b.n	8005e74 <__mcmp+0x28>

08005e84 <__mdiff>:
 8005e84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e88:	460c      	mov	r4, r1
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	4611      	mov	r1, r2
 8005e8e:	4620      	mov	r0, r4
 8005e90:	4690      	mov	r8, r2
 8005e92:	f7ff ffdb 	bl	8005e4c <__mcmp>
 8005e96:	1e05      	subs	r5, r0, #0
 8005e98:	d110      	bne.n	8005ebc <__mdiff+0x38>
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	f7ff fd53 	bl	8005948 <_Balloc>
 8005ea2:	b930      	cbnz	r0, 8005eb2 <__mdiff+0x2e>
 8005ea4:	4b3a      	ldr	r3, [pc, #232]	; (8005f90 <__mdiff+0x10c>)
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	f240 2132 	movw	r1, #562	; 0x232
 8005eac:	4839      	ldr	r0, [pc, #228]	; (8005f94 <__mdiff+0x110>)
 8005eae:	f000 fb31 	bl	8006514 <__assert_func>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005eb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ebc:	bfa4      	itt	ge
 8005ebe:	4643      	movge	r3, r8
 8005ec0:	46a0      	movge	r8, r4
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005ec8:	bfa6      	itte	ge
 8005eca:	461c      	movge	r4, r3
 8005ecc:	2500      	movge	r5, #0
 8005ece:	2501      	movlt	r5, #1
 8005ed0:	f7ff fd3a 	bl	8005948 <_Balloc>
 8005ed4:	b920      	cbnz	r0, 8005ee0 <__mdiff+0x5c>
 8005ed6:	4b2e      	ldr	r3, [pc, #184]	; (8005f90 <__mdiff+0x10c>)
 8005ed8:	4602      	mov	r2, r0
 8005eda:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005ede:	e7e5      	b.n	8005eac <__mdiff+0x28>
 8005ee0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005ee4:	6926      	ldr	r6, [r4, #16]
 8005ee6:	60c5      	str	r5, [r0, #12]
 8005ee8:	f104 0914 	add.w	r9, r4, #20
 8005eec:	f108 0514 	add.w	r5, r8, #20
 8005ef0:	f100 0e14 	add.w	lr, r0, #20
 8005ef4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005ef8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005efc:	f108 0210 	add.w	r2, r8, #16
 8005f00:	46f2      	mov	sl, lr
 8005f02:	2100      	movs	r1, #0
 8005f04:	f859 3b04 	ldr.w	r3, [r9], #4
 8005f08:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005f0c:	fa1f f883 	uxth.w	r8, r3
 8005f10:	fa11 f18b 	uxtah	r1, r1, fp
 8005f14:	0c1b      	lsrs	r3, r3, #16
 8005f16:	eba1 0808 	sub.w	r8, r1, r8
 8005f1a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005f1e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005f22:	fa1f f888 	uxth.w	r8, r8
 8005f26:	1419      	asrs	r1, r3, #16
 8005f28:	454e      	cmp	r6, r9
 8005f2a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005f2e:	f84a 3b04 	str.w	r3, [sl], #4
 8005f32:	d8e7      	bhi.n	8005f04 <__mdiff+0x80>
 8005f34:	1b33      	subs	r3, r6, r4
 8005f36:	3b15      	subs	r3, #21
 8005f38:	f023 0303 	bic.w	r3, r3, #3
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	3415      	adds	r4, #21
 8005f40:	42a6      	cmp	r6, r4
 8005f42:	bf38      	it	cc
 8005f44:	2304      	movcc	r3, #4
 8005f46:	441d      	add	r5, r3
 8005f48:	4473      	add	r3, lr
 8005f4a:	469e      	mov	lr, r3
 8005f4c:	462e      	mov	r6, r5
 8005f4e:	4566      	cmp	r6, ip
 8005f50:	d30e      	bcc.n	8005f70 <__mdiff+0xec>
 8005f52:	f10c 0203 	add.w	r2, ip, #3
 8005f56:	1b52      	subs	r2, r2, r5
 8005f58:	f022 0203 	bic.w	r2, r2, #3
 8005f5c:	3d03      	subs	r5, #3
 8005f5e:	45ac      	cmp	ip, r5
 8005f60:	bf38      	it	cc
 8005f62:	2200      	movcc	r2, #0
 8005f64:	441a      	add	r2, r3
 8005f66:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005f6a:	b17b      	cbz	r3, 8005f8c <__mdiff+0x108>
 8005f6c:	6107      	str	r7, [r0, #16]
 8005f6e:	e7a3      	b.n	8005eb8 <__mdiff+0x34>
 8005f70:	f856 8b04 	ldr.w	r8, [r6], #4
 8005f74:	fa11 f288 	uxtah	r2, r1, r8
 8005f78:	1414      	asrs	r4, r2, #16
 8005f7a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005f7e:	b292      	uxth	r2, r2
 8005f80:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005f84:	f84e 2b04 	str.w	r2, [lr], #4
 8005f88:	1421      	asrs	r1, r4, #16
 8005f8a:	e7e0      	b.n	8005f4e <__mdiff+0xca>
 8005f8c:	3f01      	subs	r7, #1
 8005f8e:	e7ea      	b.n	8005f66 <__mdiff+0xe2>
 8005f90:	08007797 	.word	0x08007797
 8005f94:	080077a8 	.word	0x080077a8

08005f98 <__d2b>:
 8005f98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f9c:	4689      	mov	r9, r1
 8005f9e:	2101      	movs	r1, #1
 8005fa0:	ec57 6b10 	vmov	r6, r7, d0
 8005fa4:	4690      	mov	r8, r2
 8005fa6:	f7ff fccf 	bl	8005948 <_Balloc>
 8005faa:	4604      	mov	r4, r0
 8005fac:	b930      	cbnz	r0, 8005fbc <__d2b+0x24>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	4b25      	ldr	r3, [pc, #148]	; (8006048 <__d2b+0xb0>)
 8005fb2:	4826      	ldr	r0, [pc, #152]	; (800604c <__d2b+0xb4>)
 8005fb4:	f240 310a 	movw	r1, #778	; 0x30a
 8005fb8:	f000 faac 	bl	8006514 <__assert_func>
 8005fbc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005fc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fc4:	bb35      	cbnz	r5, 8006014 <__d2b+0x7c>
 8005fc6:	2e00      	cmp	r6, #0
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	d028      	beq.n	800601e <__d2b+0x86>
 8005fcc:	4668      	mov	r0, sp
 8005fce:	9600      	str	r6, [sp, #0]
 8005fd0:	f7ff fd82 	bl	8005ad8 <__lo0bits>
 8005fd4:	9900      	ldr	r1, [sp, #0]
 8005fd6:	b300      	cbz	r0, 800601a <__d2b+0x82>
 8005fd8:	9a01      	ldr	r2, [sp, #4]
 8005fda:	f1c0 0320 	rsb	r3, r0, #32
 8005fde:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe2:	430b      	orrs	r3, r1
 8005fe4:	40c2      	lsrs	r2, r0
 8005fe6:	6163      	str	r3, [r4, #20]
 8005fe8:	9201      	str	r2, [sp, #4]
 8005fea:	9b01      	ldr	r3, [sp, #4]
 8005fec:	61a3      	str	r3, [r4, #24]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	bf14      	ite	ne
 8005ff2:	2202      	movne	r2, #2
 8005ff4:	2201      	moveq	r2, #1
 8005ff6:	6122      	str	r2, [r4, #16]
 8005ff8:	b1d5      	cbz	r5, 8006030 <__d2b+0x98>
 8005ffa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005ffe:	4405      	add	r5, r0
 8006000:	f8c9 5000 	str.w	r5, [r9]
 8006004:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006008:	f8c8 0000 	str.w	r0, [r8]
 800600c:	4620      	mov	r0, r4
 800600e:	b003      	add	sp, #12
 8006010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006014:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006018:	e7d5      	b.n	8005fc6 <__d2b+0x2e>
 800601a:	6161      	str	r1, [r4, #20]
 800601c:	e7e5      	b.n	8005fea <__d2b+0x52>
 800601e:	a801      	add	r0, sp, #4
 8006020:	f7ff fd5a 	bl	8005ad8 <__lo0bits>
 8006024:	9b01      	ldr	r3, [sp, #4]
 8006026:	6163      	str	r3, [r4, #20]
 8006028:	2201      	movs	r2, #1
 800602a:	6122      	str	r2, [r4, #16]
 800602c:	3020      	adds	r0, #32
 800602e:	e7e3      	b.n	8005ff8 <__d2b+0x60>
 8006030:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006034:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006038:	f8c9 0000 	str.w	r0, [r9]
 800603c:	6918      	ldr	r0, [r3, #16]
 800603e:	f7ff fd2b 	bl	8005a98 <__hi0bits>
 8006042:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006046:	e7df      	b.n	8006008 <__d2b+0x70>
 8006048:	08007797 	.word	0x08007797
 800604c:	080077a8 	.word	0x080077a8

08006050 <_calloc_r>:
 8006050:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006052:	fba1 2402 	umull	r2, r4, r1, r2
 8006056:	b94c      	cbnz	r4, 800606c <_calloc_r+0x1c>
 8006058:	4611      	mov	r1, r2
 800605a:	9201      	str	r2, [sp, #4]
 800605c:	f000 f87a 	bl	8006154 <_malloc_r>
 8006060:	9a01      	ldr	r2, [sp, #4]
 8006062:	4605      	mov	r5, r0
 8006064:	b930      	cbnz	r0, 8006074 <_calloc_r+0x24>
 8006066:	4628      	mov	r0, r5
 8006068:	b003      	add	sp, #12
 800606a:	bd30      	pop	{r4, r5, pc}
 800606c:	220c      	movs	r2, #12
 800606e:	6002      	str	r2, [r0, #0]
 8006070:	2500      	movs	r5, #0
 8006072:	e7f8      	b.n	8006066 <_calloc_r+0x16>
 8006074:	4621      	mov	r1, r4
 8006076:	f7fe f8f7 	bl	8004268 <memset>
 800607a:	e7f4      	b.n	8006066 <_calloc_r+0x16>

0800607c <_free_r>:
 800607c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800607e:	2900      	cmp	r1, #0
 8006080:	d044      	beq.n	800610c <_free_r+0x90>
 8006082:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006086:	9001      	str	r0, [sp, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	f1a1 0404 	sub.w	r4, r1, #4
 800608e:	bfb8      	it	lt
 8006090:	18e4      	addlt	r4, r4, r3
 8006092:	f000 fa9b 	bl	80065cc <__malloc_lock>
 8006096:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <_free_r+0x94>)
 8006098:	9801      	ldr	r0, [sp, #4]
 800609a:	6813      	ldr	r3, [r2, #0]
 800609c:	b933      	cbnz	r3, 80060ac <_free_r+0x30>
 800609e:	6063      	str	r3, [r4, #4]
 80060a0:	6014      	str	r4, [r2, #0]
 80060a2:	b003      	add	sp, #12
 80060a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060a8:	f000 ba96 	b.w	80065d8 <__malloc_unlock>
 80060ac:	42a3      	cmp	r3, r4
 80060ae:	d908      	bls.n	80060c2 <_free_r+0x46>
 80060b0:	6825      	ldr	r5, [r4, #0]
 80060b2:	1961      	adds	r1, r4, r5
 80060b4:	428b      	cmp	r3, r1
 80060b6:	bf01      	itttt	eq
 80060b8:	6819      	ldreq	r1, [r3, #0]
 80060ba:	685b      	ldreq	r3, [r3, #4]
 80060bc:	1949      	addeq	r1, r1, r5
 80060be:	6021      	streq	r1, [r4, #0]
 80060c0:	e7ed      	b.n	800609e <_free_r+0x22>
 80060c2:	461a      	mov	r2, r3
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	b10b      	cbz	r3, 80060cc <_free_r+0x50>
 80060c8:	42a3      	cmp	r3, r4
 80060ca:	d9fa      	bls.n	80060c2 <_free_r+0x46>
 80060cc:	6811      	ldr	r1, [r2, #0]
 80060ce:	1855      	adds	r5, r2, r1
 80060d0:	42a5      	cmp	r5, r4
 80060d2:	d10b      	bne.n	80060ec <_free_r+0x70>
 80060d4:	6824      	ldr	r4, [r4, #0]
 80060d6:	4421      	add	r1, r4
 80060d8:	1854      	adds	r4, r2, r1
 80060da:	42a3      	cmp	r3, r4
 80060dc:	6011      	str	r1, [r2, #0]
 80060de:	d1e0      	bne.n	80060a2 <_free_r+0x26>
 80060e0:	681c      	ldr	r4, [r3, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	6053      	str	r3, [r2, #4]
 80060e6:	4421      	add	r1, r4
 80060e8:	6011      	str	r1, [r2, #0]
 80060ea:	e7da      	b.n	80060a2 <_free_r+0x26>
 80060ec:	d902      	bls.n	80060f4 <_free_r+0x78>
 80060ee:	230c      	movs	r3, #12
 80060f0:	6003      	str	r3, [r0, #0]
 80060f2:	e7d6      	b.n	80060a2 <_free_r+0x26>
 80060f4:	6825      	ldr	r5, [r4, #0]
 80060f6:	1961      	adds	r1, r4, r5
 80060f8:	428b      	cmp	r3, r1
 80060fa:	bf04      	itt	eq
 80060fc:	6819      	ldreq	r1, [r3, #0]
 80060fe:	685b      	ldreq	r3, [r3, #4]
 8006100:	6063      	str	r3, [r4, #4]
 8006102:	bf04      	itt	eq
 8006104:	1949      	addeq	r1, r1, r5
 8006106:	6021      	streq	r1, [r4, #0]
 8006108:	6054      	str	r4, [r2, #4]
 800610a:	e7ca      	b.n	80060a2 <_free_r+0x26>
 800610c:	b003      	add	sp, #12
 800610e:	bd30      	pop	{r4, r5, pc}
 8006110:	20000bdc 	.word	0x20000bdc

08006114 <sbrk_aligned>:
 8006114:	b570      	push	{r4, r5, r6, lr}
 8006116:	4e0e      	ldr	r6, [pc, #56]	; (8006150 <sbrk_aligned+0x3c>)
 8006118:	460c      	mov	r4, r1
 800611a:	6831      	ldr	r1, [r6, #0]
 800611c:	4605      	mov	r5, r0
 800611e:	b911      	cbnz	r1, 8006126 <sbrk_aligned+0x12>
 8006120:	f000 f9e8 	bl	80064f4 <_sbrk_r>
 8006124:	6030      	str	r0, [r6, #0]
 8006126:	4621      	mov	r1, r4
 8006128:	4628      	mov	r0, r5
 800612a:	f000 f9e3 	bl	80064f4 <_sbrk_r>
 800612e:	1c43      	adds	r3, r0, #1
 8006130:	d00a      	beq.n	8006148 <sbrk_aligned+0x34>
 8006132:	1cc4      	adds	r4, r0, #3
 8006134:	f024 0403 	bic.w	r4, r4, #3
 8006138:	42a0      	cmp	r0, r4
 800613a:	d007      	beq.n	800614c <sbrk_aligned+0x38>
 800613c:	1a21      	subs	r1, r4, r0
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f9d8 	bl	80064f4 <_sbrk_r>
 8006144:	3001      	adds	r0, #1
 8006146:	d101      	bne.n	800614c <sbrk_aligned+0x38>
 8006148:	f04f 34ff 	mov.w	r4, #4294967295
 800614c:	4620      	mov	r0, r4
 800614e:	bd70      	pop	{r4, r5, r6, pc}
 8006150:	20000be0 	.word	0x20000be0

08006154 <_malloc_r>:
 8006154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006158:	1ccd      	adds	r5, r1, #3
 800615a:	f025 0503 	bic.w	r5, r5, #3
 800615e:	3508      	adds	r5, #8
 8006160:	2d0c      	cmp	r5, #12
 8006162:	bf38      	it	cc
 8006164:	250c      	movcc	r5, #12
 8006166:	2d00      	cmp	r5, #0
 8006168:	4607      	mov	r7, r0
 800616a:	db01      	blt.n	8006170 <_malloc_r+0x1c>
 800616c:	42a9      	cmp	r1, r5
 800616e:	d905      	bls.n	800617c <_malloc_r+0x28>
 8006170:	230c      	movs	r3, #12
 8006172:	603b      	str	r3, [r7, #0]
 8006174:	2600      	movs	r6, #0
 8006176:	4630      	mov	r0, r6
 8006178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800617c:	4e2e      	ldr	r6, [pc, #184]	; (8006238 <_malloc_r+0xe4>)
 800617e:	f000 fa25 	bl	80065cc <__malloc_lock>
 8006182:	6833      	ldr	r3, [r6, #0]
 8006184:	461c      	mov	r4, r3
 8006186:	bb34      	cbnz	r4, 80061d6 <_malloc_r+0x82>
 8006188:	4629      	mov	r1, r5
 800618a:	4638      	mov	r0, r7
 800618c:	f7ff ffc2 	bl	8006114 <sbrk_aligned>
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	4604      	mov	r4, r0
 8006194:	d14d      	bne.n	8006232 <_malloc_r+0xde>
 8006196:	6834      	ldr	r4, [r6, #0]
 8006198:	4626      	mov	r6, r4
 800619a:	2e00      	cmp	r6, #0
 800619c:	d140      	bne.n	8006220 <_malloc_r+0xcc>
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	4631      	mov	r1, r6
 80061a2:	4638      	mov	r0, r7
 80061a4:	eb04 0803 	add.w	r8, r4, r3
 80061a8:	f000 f9a4 	bl	80064f4 <_sbrk_r>
 80061ac:	4580      	cmp	r8, r0
 80061ae:	d13a      	bne.n	8006226 <_malloc_r+0xd2>
 80061b0:	6821      	ldr	r1, [r4, #0]
 80061b2:	3503      	adds	r5, #3
 80061b4:	1a6d      	subs	r5, r5, r1
 80061b6:	f025 0503 	bic.w	r5, r5, #3
 80061ba:	3508      	adds	r5, #8
 80061bc:	2d0c      	cmp	r5, #12
 80061be:	bf38      	it	cc
 80061c0:	250c      	movcc	r5, #12
 80061c2:	4629      	mov	r1, r5
 80061c4:	4638      	mov	r0, r7
 80061c6:	f7ff ffa5 	bl	8006114 <sbrk_aligned>
 80061ca:	3001      	adds	r0, #1
 80061cc:	d02b      	beq.n	8006226 <_malloc_r+0xd2>
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	442b      	add	r3, r5
 80061d2:	6023      	str	r3, [r4, #0]
 80061d4:	e00e      	b.n	80061f4 <_malloc_r+0xa0>
 80061d6:	6822      	ldr	r2, [r4, #0]
 80061d8:	1b52      	subs	r2, r2, r5
 80061da:	d41e      	bmi.n	800621a <_malloc_r+0xc6>
 80061dc:	2a0b      	cmp	r2, #11
 80061de:	d916      	bls.n	800620e <_malloc_r+0xba>
 80061e0:	1961      	adds	r1, r4, r5
 80061e2:	42a3      	cmp	r3, r4
 80061e4:	6025      	str	r5, [r4, #0]
 80061e6:	bf18      	it	ne
 80061e8:	6059      	strne	r1, [r3, #4]
 80061ea:	6863      	ldr	r3, [r4, #4]
 80061ec:	bf08      	it	eq
 80061ee:	6031      	streq	r1, [r6, #0]
 80061f0:	5162      	str	r2, [r4, r5]
 80061f2:	604b      	str	r3, [r1, #4]
 80061f4:	4638      	mov	r0, r7
 80061f6:	f104 060b 	add.w	r6, r4, #11
 80061fa:	f000 f9ed 	bl	80065d8 <__malloc_unlock>
 80061fe:	f026 0607 	bic.w	r6, r6, #7
 8006202:	1d23      	adds	r3, r4, #4
 8006204:	1af2      	subs	r2, r6, r3
 8006206:	d0b6      	beq.n	8006176 <_malloc_r+0x22>
 8006208:	1b9b      	subs	r3, r3, r6
 800620a:	50a3      	str	r3, [r4, r2]
 800620c:	e7b3      	b.n	8006176 <_malloc_r+0x22>
 800620e:	6862      	ldr	r2, [r4, #4]
 8006210:	42a3      	cmp	r3, r4
 8006212:	bf0c      	ite	eq
 8006214:	6032      	streq	r2, [r6, #0]
 8006216:	605a      	strne	r2, [r3, #4]
 8006218:	e7ec      	b.n	80061f4 <_malloc_r+0xa0>
 800621a:	4623      	mov	r3, r4
 800621c:	6864      	ldr	r4, [r4, #4]
 800621e:	e7b2      	b.n	8006186 <_malloc_r+0x32>
 8006220:	4634      	mov	r4, r6
 8006222:	6876      	ldr	r6, [r6, #4]
 8006224:	e7b9      	b.n	800619a <_malloc_r+0x46>
 8006226:	230c      	movs	r3, #12
 8006228:	603b      	str	r3, [r7, #0]
 800622a:	4638      	mov	r0, r7
 800622c:	f000 f9d4 	bl	80065d8 <__malloc_unlock>
 8006230:	e7a1      	b.n	8006176 <_malloc_r+0x22>
 8006232:	6025      	str	r5, [r4, #0]
 8006234:	e7de      	b.n	80061f4 <_malloc_r+0xa0>
 8006236:	bf00      	nop
 8006238:	20000bdc 	.word	0x20000bdc

0800623c <__ssputs_r>:
 800623c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006240:	688e      	ldr	r6, [r1, #8]
 8006242:	429e      	cmp	r6, r3
 8006244:	4682      	mov	sl, r0
 8006246:	460c      	mov	r4, r1
 8006248:	4690      	mov	r8, r2
 800624a:	461f      	mov	r7, r3
 800624c:	d838      	bhi.n	80062c0 <__ssputs_r+0x84>
 800624e:	898a      	ldrh	r2, [r1, #12]
 8006250:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006254:	d032      	beq.n	80062bc <__ssputs_r+0x80>
 8006256:	6825      	ldr	r5, [r4, #0]
 8006258:	6909      	ldr	r1, [r1, #16]
 800625a:	eba5 0901 	sub.w	r9, r5, r1
 800625e:	6965      	ldr	r5, [r4, #20]
 8006260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006264:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006268:	3301      	adds	r3, #1
 800626a:	444b      	add	r3, r9
 800626c:	106d      	asrs	r5, r5, #1
 800626e:	429d      	cmp	r5, r3
 8006270:	bf38      	it	cc
 8006272:	461d      	movcc	r5, r3
 8006274:	0553      	lsls	r3, r2, #21
 8006276:	d531      	bpl.n	80062dc <__ssputs_r+0xa0>
 8006278:	4629      	mov	r1, r5
 800627a:	f7ff ff6b 	bl	8006154 <_malloc_r>
 800627e:	4606      	mov	r6, r0
 8006280:	b950      	cbnz	r0, 8006298 <__ssputs_r+0x5c>
 8006282:	230c      	movs	r3, #12
 8006284:	f8ca 3000 	str.w	r3, [sl]
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800628e:	81a3      	strh	r3, [r4, #12]
 8006290:	f04f 30ff 	mov.w	r0, #4294967295
 8006294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006298:	6921      	ldr	r1, [r4, #16]
 800629a:	464a      	mov	r2, r9
 800629c:	f7ff fb46 	bl	800592c <memcpy>
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062aa:	81a3      	strh	r3, [r4, #12]
 80062ac:	6126      	str	r6, [r4, #16]
 80062ae:	6165      	str	r5, [r4, #20]
 80062b0:	444e      	add	r6, r9
 80062b2:	eba5 0509 	sub.w	r5, r5, r9
 80062b6:	6026      	str	r6, [r4, #0]
 80062b8:	60a5      	str	r5, [r4, #8]
 80062ba:	463e      	mov	r6, r7
 80062bc:	42be      	cmp	r6, r7
 80062be:	d900      	bls.n	80062c2 <__ssputs_r+0x86>
 80062c0:	463e      	mov	r6, r7
 80062c2:	6820      	ldr	r0, [r4, #0]
 80062c4:	4632      	mov	r2, r6
 80062c6:	4641      	mov	r1, r8
 80062c8:	f000 f966 	bl	8006598 <memmove>
 80062cc:	68a3      	ldr	r3, [r4, #8]
 80062ce:	1b9b      	subs	r3, r3, r6
 80062d0:	60a3      	str	r3, [r4, #8]
 80062d2:	6823      	ldr	r3, [r4, #0]
 80062d4:	4433      	add	r3, r6
 80062d6:	6023      	str	r3, [r4, #0]
 80062d8:	2000      	movs	r0, #0
 80062da:	e7db      	b.n	8006294 <__ssputs_r+0x58>
 80062dc:	462a      	mov	r2, r5
 80062de:	f000 f981 	bl	80065e4 <_realloc_r>
 80062e2:	4606      	mov	r6, r0
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d1e1      	bne.n	80062ac <__ssputs_r+0x70>
 80062e8:	6921      	ldr	r1, [r4, #16]
 80062ea:	4650      	mov	r0, sl
 80062ec:	f7ff fec6 	bl	800607c <_free_r>
 80062f0:	e7c7      	b.n	8006282 <__ssputs_r+0x46>
	...

080062f4 <_svfiprintf_r>:
 80062f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f8:	4698      	mov	r8, r3
 80062fa:	898b      	ldrh	r3, [r1, #12]
 80062fc:	061b      	lsls	r3, r3, #24
 80062fe:	b09d      	sub	sp, #116	; 0x74
 8006300:	4607      	mov	r7, r0
 8006302:	460d      	mov	r5, r1
 8006304:	4614      	mov	r4, r2
 8006306:	d50e      	bpl.n	8006326 <_svfiprintf_r+0x32>
 8006308:	690b      	ldr	r3, [r1, #16]
 800630a:	b963      	cbnz	r3, 8006326 <_svfiprintf_r+0x32>
 800630c:	2140      	movs	r1, #64	; 0x40
 800630e:	f7ff ff21 	bl	8006154 <_malloc_r>
 8006312:	6028      	str	r0, [r5, #0]
 8006314:	6128      	str	r0, [r5, #16]
 8006316:	b920      	cbnz	r0, 8006322 <_svfiprintf_r+0x2e>
 8006318:	230c      	movs	r3, #12
 800631a:	603b      	str	r3, [r7, #0]
 800631c:	f04f 30ff 	mov.w	r0, #4294967295
 8006320:	e0d1      	b.n	80064c6 <_svfiprintf_r+0x1d2>
 8006322:	2340      	movs	r3, #64	; 0x40
 8006324:	616b      	str	r3, [r5, #20]
 8006326:	2300      	movs	r3, #0
 8006328:	9309      	str	r3, [sp, #36]	; 0x24
 800632a:	2320      	movs	r3, #32
 800632c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006330:	f8cd 800c 	str.w	r8, [sp, #12]
 8006334:	2330      	movs	r3, #48	; 0x30
 8006336:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80064e0 <_svfiprintf_r+0x1ec>
 800633a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800633e:	f04f 0901 	mov.w	r9, #1
 8006342:	4623      	mov	r3, r4
 8006344:	469a      	mov	sl, r3
 8006346:	f813 2b01 	ldrb.w	r2, [r3], #1
 800634a:	b10a      	cbz	r2, 8006350 <_svfiprintf_r+0x5c>
 800634c:	2a25      	cmp	r2, #37	; 0x25
 800634e:	d1f9      	bne.n	8006344 <_svfiprintf_r+0x50>
 8006350:	ebba 0b04 	subs.w	fp, sl, r4
 8006354:	d00b      	beq.n	800636e <_svfiprintf_r+0x7a>
 8006356:	465b      	mov	r3, fp
 8006358:	4622      	mov	r2, r4
 800635a:	4629      	mov	r1, r5
 800635c:	4638      	mov	r0, r7
 800635e:	f7ff ff6d 	bl	800623c <__ssputs_r>
 8006362:	3001      	adds	r0, #1
 8006364:	f000 80aa 	beq.w	80064bc <_svfiprintf_r+0x1c8>
 8006368:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800636a:	445a      	add	r2, fp
 800636c:	9209      	str	r2, [sp, #36]	; 0x24
 800636e:	f89a 3000 	ldrb.w	r3, [sl]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 80a2 	beq.w	80064bc <_svfiprintf_r+0x1c8>
 8006378:	2300      	movs	r3, #0
 800637a:	f04f 32ff 	mov.w	r2, #4294967295
 800637e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006382:	f10a 0a01 	add.w	sl, sl, #1
 8006386:	9304      	str	r3, [sp, #16]
 8006388:	9307      	str	r3, [sp, #28]
 800638a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800638e:	931a      	str	r3, [sp, #104]	; 0x68
 8006390:	4654      	mov	r4, sl
 8006392:	2205      	movs	r2, #5
 8006394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006398:	4851      	ldr	r0, [pc, #324]	; (80064e0 <_svfiprintf_r+0x1ec>)
 800639a:	f7f9 ff39 	bl	8000210 <memchr>
 800639e:	9a04      	ldr	r2, [sp, #16]
 80063a0:	b9d8      	cbnz	r0, 80063da <_svfiprintf_r+0xe6>
 80063a2:	06d0      	lsls	r0, r2, #27
 80063a4:	bf44      	itt	mi
 80063a6:	2320      	movmi	r3, #32
 80063a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063ac:	0711      	lsls	r1, r2, #28
 80063ae:	bf44      	itt	mi
 80063b0:	232b      	movmi	r3, #43	; 0x2b
 80063b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063b6:	f89a 3000 	ldrb.w	r3, [sl]
 80063ba:	2b2a      	cmp	r3, #42	; 0x2a
 80063bc:	d015      	beq.n	80063ea <_svfiprintf_r+0xf6>
 80063be:	9a07      	ldr	r2, [sp, #28]
 80063c0:	4654      	mov	r4, sl
 80063c2:	2000      	movs	r0, #0
 80063c4:	f04f 0c0a 	mov.w	ip, #10
 80063c8:	4621      	mov	r1, r4
 80063ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063ce:	3b30      	subs	r3, #48	; 0x30
 80063d0:	2b09      	cmp	r3, #9
 80063d2:	d94e      	bls.n	8006472 <_svfiprintf_r+0x17e>
 80063d4:	b1b0      	cbz	r0, 8006404 <_svfiprintf_r+0x110>
 80063d6:	9207      	str	r2, [sp, #28]
 80063d8:	e014      	b.n	8006404 <_svfiprintf_r+0x110>
 80063da:	eba0 0308 	sub.w	r3, r0, r8
 80063de:	fa09 f303 	lsl.w	r3, r9, r3
 80063e2:	4313      	orrs	r3, r2
 80063e4:	9304      	str	r3, [sp, #16]
 80063e6:	46a2      	mov	sl, r4
 80063e8:	e7d2      	b.n	8006390 <_svfiprintf_r+0x9c>
 80063ea:	9b03      	ldr	r3, [sp, #12]
 80063ec:	1d19      	adds	r1, r3, #4
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	9103      	str	r1, [sp, #12]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	bfbb      	ittet	lt
 80063f6:	425b      	neglt	r3, r3
 80063f8:	f042 0202 	orrlt.w	r2, r2, #2
 80063fc:	9307      	strge	r3, [sp, #28]
 80063fe:	9307      	strlt	r3, [sp, #28]
 8006400:	bfb8      	it	lt
 8006402:	9204      	strlt	r2, [sp, #16]
 8006404:	7823      	ldrb	r3, [r4, #0]
 8006406:	2b2e      	cmp	r3, #46	; 0x2e
 8006408:	d10c      	bne.n	8006424 <_svfiprintf_r+0x130>
 800640a:	7863      	ldrb	r3, [r4, #1]
 800640c:	2b2a      	cmp	r3, #42	; 0x2a
 800640e:	d135      	bne.n	800647c <_svfiprintf_r+0x188>
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	1d1a      	adds	r2, r3, #4
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	9203      	str	r2, [sp, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	bfb8      	it	lt
 800641c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006420:	3402      	adds	r4, #2
 8006422:	9305      	str	r3, [sp, #20]
 8006424:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80064f0 <_svfiprintf_r+0x1fc>
 8006428:	7821      	ldrb	r1, [r4, #0]
 800642a:	2203      	movs	r2, #3
 800642c:	4650      	mov	r0, sl
 800642e:	f7f9 feef 	bl	8000210 <memchr>
 8006432:	b140      	cbz	r0, 8006446 <_svfiprintf_r+0x152>
 8006434:	2340      	movs	r3, #64	; 0x40
 8006436:	eba0 000a 	sub.w	r0, r0, sl
 800643a:	fa03 f000 	lsl.w	r0, r3, r0
 800643e:	9b04      	ldr	r3, [sp, #16]
 8006440:	4303      	orrs	r3, r0
 8006442:	3401      	adds	r4, #1
 8006444:	9304      	str	r3, [sp, #16]
 8006446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800644a:	4826      	ldr	r0, [pc, #152]	; (80064e4 <_svfiprintf_r+0x1f0>)
 800644c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006450:	2206      	movs	r2, #6
 8006452:	f7f9 fedd 	bl	8000210 <memchr>
 8006456:	2800      	cmp	r0, #0
 8006458:	d038      	beq.n	80064cc <_svfiprintf_r+0x1d8>
 800645a:	4b23      	ldr	r3, [pc, #140]	; (80064e8 <_svfiprintf_r+0x1f4>)
 800645c:	bb1b      	cbnz	r3, 80064a6 <_svfiprintf_r+0x1b2>
 800645e:	9b03      	ldr	r3, [sp, #12]
 8006460:	3307      	adds	r3, #7
 8006462:	f023 0307 	bic.w	r3, r3, #7
 8006466:	3308      	adds	r3, #8
 8006468:	9303      	str	r3, [sp, #12]
 800646a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800646c:	4433      	add	r3, r6
 800646e:	9309      	str	r3, [sp, #36]	; 0x24
 8006470:	e767      	b.n	8006342 <_svfiprintf_r+0x4e>
 8006472:	fb0c 3202 	mla	r2, ip, r2, r3
 8006476:	460c      	mov	r4, r1
 8006478:	2001      	movs	r0, #1
 800647a:	e7a5      	b.n	80063c8 <_svfiprintf_r+0xd4>
 800647c:	2300      	movs	r3, #0
 800647e:	3401      	adds	r4, #1
 8006480:	9305      	str	r3, [sp, #20]
 8006482:	4619      	mov	r1, r3
 8006484:	f04f 0c0a 	mov.w	ip, #10
 8006488:	4620      	mov	r0, r4
 800648a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800648e:	3a30      	subs	r2, #48	; 0x30
 8006490:	2a09      	cmp	r2, #9
 8006492:	d903      	bls.n	800649c <_svfiprintf_r+0x1a8>
 8006494:	2b00      	cmp	r3, #0
 8006496:	d0c5      	beq.n	8006424 <_svfiprintf_r+0x130>
 8006498:	9105      	str	r1, [sp, #20]
 800649a:	e7c3      	b.n	8006424 <_svfiprintf_r+0x130>
 800649c:	fb0c 2101 	mla	r1, ip, r1, r2
 80064a0:	4604      	mov	r4, r0
 80064a2:	2301      	movs	r3, #1
 80064a4:	e7f0      	b.n	8006488 <_svfiprintf_r+0x194>
 80064a6:	ab03      	add	r3, sp, #12
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	462a      	mov	r2, r5
 80064ac:	4b0f      	ldr	r3, [pc, #60]	; (80064ec <_svfiprintf_r+0x1f8>)
 80064ae:	a904      	add	r1, sp, #16
 80064b0:	4638      	mov	r0, r7
 80064b2:	f7fd ff81 	bl	80043b8 <_printf_float>
 80064b6:	1c42      	adds	r2, r0, #1
 80064b8:	4606      	mov	r6, r0
 80064ba:	d1d6      	bne.n	800646a <_svfiprintf_r+0x176>
 80064bc:	89ab      	ldrh	r3, [r5, #12]
 80064be:	065b      	lsls	r3, r3, #25
 80064c0:	f53f af2c 	bmi.w	800631c <_svfiprintf_r+0x28>
 80064c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064c6:	b01d      	add	sp, #116	; 0x74
 80064c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064cc:	ab03      	add	r3, sp, #12
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	462a      	mov	r2, r5
 80064d2:	4b06      	ldr	r3, [pc, #24]	; (80064ec <_svfiprintf_r+0x1f8>)
 80064d4:	a904      	add	r1, sp, #16
 80064d6:	4638      	mov	r0, r7
 80064d8:	f7fe fa12 	bl	8004900 <_printf_i>
 80064dc:	e7eb      	b.n	80064b6 <_svfiprintf_r+0x1c2>
 80064de:	bf00      	nop
 80064e0:	08007904 	.word	0x08007904
 80064e4:	0800790e 	.word	0x0800790e
 80064e8:	080043b9 	.word	0x080043b9
 80064ec:	0800623d 	.word	0x0800623d
 80064f0:	0800790a 	.word	0x0800790a

080064f4 <_sbrk_r>:
 80064f4:	b538      	push	{r3, r4, r5, lr}
 80064f6:	4d06      	ldr	r5, [pc, #24]	; (8006510 <_sbrk_r+0x1c>)
 80064f8:	2300      	movs	r3, #0
 80064fa:	4604      	mov	r4, r0
 80064fc:	4608      	mov	r0, r1
 80064fe:	602b      	str	r3, [r5, #0]
 8006500:	f7fa ffc2 	bl	8001488 <_sbrk>
 8006504:	1c43      	adds	r3, r0, #1
 8006506:	d102      	bne.n	800650e <_sbrk_r+0x1a>
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	b103      	cbz	r3, 800650e <_sbrk_r+0x1a>
 800650c:	6023      	str	r3, [r4, #0]
 800650e:	bd38      	pop	{r3, r4, r5, pc}
 8006510:	20000be4 	.word	0x20000be4

08006514 <__assert_func>:
 8006514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006516:	4614      	mov	r4, r2
 8006518:	461a      	mov	r2, r3
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <__assert_func+0x2c>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4605      	mov	r5, r0
 8006520:	68d8      	ldr	r0, [r3, #12]
 8006522:	b14c      	cbz	r4, 8006538 <__assert_func+0x24>
 8006524:	4b07      	ldr	r3, [pc, #28]	; (8006544 <__assert_func+0x30>)
 8006526:	9100      	str	r1, [sp, #0]
 8006528:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800652c:	4906      	ldr	r1, [pc, #24]	; (8006548 <__assert_func+0x34>)
 800652e:	462b      	mov	r3, r5
 8006530:	f000 f80e 	bl	8006550 <fiprintf>
 8006534:	f000 faac 	bl	8006a90 <abort>
 8006538:	4b04      	ldr	r3, [pc, #16]	; (800654c <__assert_func+0x38>)
 800653a:	461c      	mov	r4, r3
 800653c:	e7f3      	b.n	8006526 <__assert_func+0x12>
 800653e:	bf00      	nop
 8006540:	2000001c 	.word	0x2000001c
 8006544:	08007915 	.word	0x08007915
 8006548:	08007922 	.word	0x08007922
 800654c:	08007950 	.word	0x08007950

08006550 <fiprintf>:
 8006550:	b40e      	push	{r1, r2, r3}
 8006552:	b503      	push	{r0, r1, lr}
 8006554:	4601      	mov	r1, r0
 8006556:	ab03      	add	r3, sp, #12
 8006558:	4805      	ldr	r0, [pc, #20]	; (8006570 <fiprintf+0x20>)
 800655a:	f853 2b04 	ldr.w	r2, [r3], #4
 800655e:	6800      	ldr	r0, [r0, #0]
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	f000 f897 	bl	8006694 <_vfiprintf_r>
 8006566:	b002      	add	sp, #8
 8006568:	f85d eb04 	ldr.w	lr, [sp], #4
 800656c:	b003      	add	sp, #12
 800656e:	4770      	bx	lr
 8006570:	2000001c 	.word	0x2000001c

08006574 <__ascii_mbtowc>:
 8006574:	b082      	sub	sp, #8
 8006576:	b901      	cbnz	r1, 800657a <__ascii_mbtowc+0x6>
 8006578:	a901      	add	r1, sp, #4
 800657a:	b142      	cbz	r2, 800658e <__ascii_mbtowc+0x1a>
 800657c:	b14b      	cbz	r3, 8006592 <__ascii_mbtowc+0x1e>
 800657e:	7813      	ldrb	r3, [r2, #0]
 8006580:	600b      	str	r3, [r1, #0]
 8006582:	7812      	ldrb	r2, [r2, #0]
 8006584:	1e10      	subs	r0, r2, #0
 8006586:	bf18      	it	ne
 8006588:	2001      	movne	r0, #1
 800658a:	b002      	add	sp, #8
 800658c:	4770      	bx	lr
 800658e:	4610      	mov	r0, r2
 8006590:	e7fb      	b.n	800658a <__ascii_mbtowc+0x16>
 8006592:	f06f 0001 	mvn.w	r0, #1
 8006596:	e7f8      	b.n	800658a <__ascii_mbtowc+0x16>

08006598 <memmove>:
 8006598:	4288      	cmp	r0, r1
 800659a:	b510      	push	{r4, lr}
 800659c:	eb01 0402 	add.w	r4, r1, r2
 80065a0:	d902      	bls.n	80065a8 <memmove+0x10>
 80065a2:	4284      	cmp	r4, r0
 80065a4:	4623      	mov	r3, r4
 80065a6:	d807      	bhi.n	80065b8 <memmove+0x20>
 80065a8:	1e43      	subs	r3, r0, #1
 80065aa:	42a1      	cmp	r1, r4
 80065ac:	d008      	beq.n	80065c0 <memmove+0x28>
 80065ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065b6:	e7f8      	b.n	80065aa <memmove+0x12>
 80065b8:	4402      	add	r2, r0
 80065ba:	4601      	mov	r1, r0
 80065bc:	428a      	cmp	r2, r1
 80065be:	d100      	bne.n	80065c2 <memmove+0x2a>
 80065c0:	bd10      	pop	{r4, pc}
 80065c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065ca:	e7f7      	b.n	80065bc <memmove+0x24>

080065cc <__malloc_lock>:
 80065cc:	4801      	ldr	r0, [pc, #4]	; (80065d4 <__malloc_lock+0x8>)
 80065ce:	f000 bc1f 	b.w	8006e10 <__retarget_lock_acquire_recursive>
 80065d2:	bf00      	nop
 80065d4:	20000be8 	.word	0x20000be8

080065d8 <__malloc_unlock>:
 80065d8:	4801      	ldr	r0, [pc, #4]	; (80065e0 <__malloc_unlock+0x8>)
 80065da:	f000 bc1a 	b.w	8006e12 <__retarget_lock_release_recursive>
 80065de:	bf00      	nop
 80065e0:	20000be8 	.word	0x20000be8

080065e4 <_realloc_r>:
 80065e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e8:	4680      	mov	r8, r0
 80065ea:	4614      	mov	r4, r2
 80065ec:	460e      	mov	r6, r1
 80065ee:	b921      	cbnz	r1, 80065fa <_realloc_r+0x16>
 80065f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065f4:	4611      	mov	r1, r2
 80065f6:	f7ff bdad 	b.w	8006154 <_malloc_r>
 80065fa:	b92a      	cbnz	r2, 8006608 <_realloc_r+0x24>
 80065fc:	f7ff fd3e 	bl	800607c <_free_r>
 8006600:	4625      	mov	r5, r4
 8006602:	4628      	mov	r0, r5
 8006604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006608:	f000 fc6a 	bl	8006ee0 <_malloc_usable_size_r>
 800660c:	4284      	cmp	r4, r0
 800660e:	4607      	mov	r7, r0
 8006610:	d802      	bhi.n	8006618 <_realloc_r+0x34>
 8006612:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006616:	d812      	bhi.n	800663e <_realloc_r+0x5a>
 8006618:	4621      	mov	r1, r4
 800661a:	4640      	mov	r0, r8
 800661c:	f7ff fd9a 	bl	8006154 <_malloc_r>
 8006620:	4605      	mov	r5, r0
 8006622:	2800      	cmp	r0, #0
 8006624:	d0ed      	beq.n	8006602 <_realloc_r+0x1e>
 8006626:	42bc      	cmp	r4, r7
 8006628:	4622      	mov	r2, r4
 800662a:	4631      	mov	r1, r6
 800662c:	bf28      	it	cs
 800662e:	463a      	movcs	r2, r7
 8006630:	f7ff f97c 	bl	800592c <memcpy>
 8006634:	4631      	mov	r1, r6
 8006636:	4640      	mov	r0, r8
 8006638:	f7ff fd20 	bl	800607c <_free_r>
 800663c:	e7e1      	b.n	8006602 <_realloc_r+0x1e>
 800663e:	4635      	mov	r5, r6
 8006640:	e7df      	b.n	8006602 <_realloc_r+0x1e>

08006642 <__sfputc_r>:
 8006642:	6893      	ldr	r3, [r2, #8]
 8006644:	3b01      	subs	r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	b410      	push	{r4}
 800664a:	6093      	str	r3, [r2, #8]
 800664c:	da08      	bge.n	8006660 <__sfputc_r+0x1e>
 800664e:	6994      	ldr	r4, [r2, #24]
 8006650:	42a3      	cmp	r3, r4
 8006652:	db01      	blt.n	8006658 <__sfputc_r+0x16>
 8006654:	290a      	cmp	r1, #10
 8006656:	d103      	bne.n	8006660 <__sfputc_r+0x1e>
 8006658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800665c:	f000 b94a 	b.w	80068f4 <__swbuf_r>
 8006660:	6813      	ldr	r3, [r2, #0]
 8006662:	1c58      	adds	r0, r3, #1
 8006664:	6010      	str	r0, [r2, #0]
 8006666:	7019      	strb	r1, [r3, #0]
 8006668:	4608      	mov	r0, r1
 800666a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800666e:	4770      	bx	lr

08006670 <__sfputs_r>:
 8006670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006672:	4606      	mov	r6, r0
 8006674:	460f      	mov	r7, r1
 8006676:	4614      	mov	r4, r2
 8006678:	18d5      	adds	r5, r2, r3
 800667a:	42ac      	cmp	r4, r5
 800667c:	d101      	bne.n	8006682 <__sfputs_r+0x12>
 800667e:	2000      	movs	r0, #0
 8006680:	e007      	b.n	8006692 <__sfputs_r+0x22>
 8006682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006686:	463a      	mov	r2, r7
 8006688:	4630      	mov	r0, r6
 800668a:	f7ff ffda 	bl	8006642 <__sfputc_r>
 800668e:	1c43      	adds	r3, r0, #1
 8006690:	d1f3      	bne.n	800667a <__sfputs_r+0xa>
 8006692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006694 <_vfiprintf_r>:
 8006694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006698:	460d      	mov	r5, r1
 800669a:	b09d      	sub	sp, #116	; 0x74
 800669c:	4614      	mov	r4, r2
 800669e:	4698      	mov	r8, r3
 80066a0:	4606      	mov	r6, r0
 80066a2:	b118      	cbz	r0, 80066ac <_vfiprintf_r+0x18>
 80066a4:	6983      	ldr	r3, [r0, #24]
 80066a6:	b90b      	cbnz	r3, 80066ac <_vfiprintf_r+0x18>
 80066a8:	f000 fb14 	bl	8006cd4 <__sinit>
 80066ac:	4b89      	ldr	r3, [pc, #548]	; (80068d4 <_vfiprintf_r+0x240>)
 80066ae:	429d      	cmp	r5, r3
 80066b0:	d11b      	bne.n	80066ea <_vfiprintf_r+0x56>
 80066b2:	6875      	ldr	r5, [r6, #4]
 80066b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066b6:	07d9      	lsls	r1, r3, #31
 80066b8:	d405      	bmi.n	80066c6 <_vfiprintf_r+0x32>
 80066ba:	89ab      	ldrh	r3, [r5, #12]
 80066bc:	059a      	lsls	r2, r3, #22
 80066be:	d402      	bmi.n	80066c6 <_vfiprintf_r+0x32>
 80066c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066c2:	f000 fba5 	bl	8006e10 <__retarget_lock_acquire_recursive>
 80066c6:	89ab      	ldrh	r3, [r5, #12]
 80066c8:	071b      	lsls	r3, r3, #28
 80066ca:	d501      	bpl.n	80066d0 <_vfiprintf_r+0x3c>
 80066cc:	692b      	ldr	r3, [r5, #16]
 80066ce:	b9eb      	cbnz	r3, 800670c <_vfiprintf_r+0x78>
 80066d0:	4629      	mov	r1, r5
 80066d2:	4630      	mov	r0, r6
 80066d4:	f000 f96e 	bl	80069b4 <__swsetup_r>
 80066d8:	b1c0      	cbz	r0, 800670c <_vfiprintf_r+0x78>
 80066da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066dc:	07dc      	lsls	r4, r3, #31
 80066de:	d50e      	bpl.n	80066fe <_vfiprintf_r+0x6a>
 80066e0:	f04f 30ff 	mov.w	r0, #4294967295
 80066e4:	b01d      	add	sp, #116	; 0x74
 80066e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ea:	4b7b      	ldr	r3, [pc, #492]	; (80068d8 <_vfiprintf_r+0x244>)
 80066ec:	429d      	cmp	r5, r3
 80066ee:	d101      	bne.n	80066f4 <_vfiprintf_r+0x60>
 80066f0:	68b5      	ldr	r5, [r6, #8]
 80066f2:	e7df      	b.n	80066b4 <_vfiprintf_r+0x20>
 80066f4:	4b79      	ldr	r3, [pc, #484]	; (80068dc <_vfiprintf_r+0x248>)
 80066f6:	429d      	cmp	r5, r3
 80066f8:	bf08      	it	eq
 80066fa:	68f5      	ldreq	r5, [r6, #12]
 80066fc:	e7da      	b.n	80066b4 <_vfiprintf_r+0x20>
 80066fe:	89ab      	ldrh	r3, [r5, #12]
 8006700:	0598      	lsls	r0, r3, #22
 8006702:	d4ed      	bmi.n	80066e0 <_vfiprintf_r+0x4c>
 8006704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006706:	f000 fb84 	bl	8006e12 <__retarget_lock_release_recursive>
 800670a:	e7e9      	b.n	80066e0 <_vfiprintf_r+0x4c>
 800670c:	2300      	movs	r3, #0
 800670e:	9309      	str	r3, [sp, #36]	; 0x24
 8006710:	2320      	movs	r3, #32
 8006712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006716:	f8cd 800c 	str.w	r8, [sp, #12]
 800671a:	2330      	movs	r3, #48	; 0x30
 800671c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80068e0 <_vfiprintf_r+0x24c>
 8006720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006724:	f04f 0901 	mov.w	r9, #1
 8006728:	4623      	mov	r3, r4
 800672a:	469a      	mov	sl, r3
 800672c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006730:	b10a      	cbz	r2, 8006736 <_vfiprintf_r+0xa2>
 8006732:	2a25      	cmp	r2, #37	; 0x25
 8006734:	d1f9      	bne.n	800672a <_vfiprintf_r+0x96>
 8006736:	ebba 0b04 	subs.w	fp, sl, r4
 800673a:	d00b      	beq.n	8006754 <_vfiprintf_r+0xc0>
 800673c:	465b      	mov	r3, fp
 800673e:	4622      	mov	r2, r4
 8006740:	4629      	mov	r1, r5
 8006742:	4630      	mov	r0, r6
 8006744:	f7ff ff94 	bl	8006670 <__sfputs_r>
 8006748:	3001      	adds	r0, #1
 800674a:	f000 80aa 	beq.w	80068a2 <_vfiprintf_r+0x20e>
 800674e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006750:	445a      	add	r2, fp
 8006752:	9209      	str	r2, [sp, #36]	; 0x24
 8006754:	f89a 3000 	ldrb.w	r3, [sl]
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 80a2 	beq.w	80068a2 <_vfiprintf_r+0x20e>
 800675e:	2300      	movs	r3, #0
 8006760:	f04f 32ff 	mov.w	r2, #4294967295
 8006764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006768:	f10a 0a01 	add.w	sl, sl, #1
 800676c:	9304      	str	r3, [sp, #16]
 800676e:	9307      	str	r3, [sp, #28]
 8006770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006774:	931a      	str	r3, [sp, #104]	; 0x68
 8006776:	4654      	mov	r4, sl
 8006778:	2205      	movs	r2, #5
 800677a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800677e:	4858      	ldr	r0, [pc, #352]	; (80068e0 <_vfiprintf_r+0x24c>)
 8006780:	f7f9 fd46 	bl	8000210 <memchr>
 8006784:	9a04      	ldr	r2, [sp, #16]
 8006786:	b9d8      	cbnz	r0, 80067c0 <_vfiprintf_r+0x12c>
 8006788:	06d1      	lsls	r1, r2, #27
 800678a:	bf44      	itt	mi
 800678c:	2320      	movmi	r3, #32
 800678e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006792:	0713      	lsls	r3, r2, #28
 8006794:	bf44      	itt	mi
 8006796:	232b      	movmi	r3, #43	; 0x2b
 8006798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800679c:	f89a 3000 	ldrb.w	r3, [sl]
 80067a0:	2b2a      	cmp	r3, #42	; 0x2a
 80067a2:	d015      	beq.n	80067d0 <_vfiprintf_r+0x13c>
 80067a4:	9a07      	ldr	r2, [sp, #28]
 80067a6:	4654      	mov	r4, sl
 80067a8:	2000      	movs	r0, #0
 80067aa:	f04f 0c0a 	mov.w	ip, #10
 80067ae:	4621      	mov	r1, r4
 80067b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067b4:	3b30      	subs	r3, #48	; 0x30
 80067b6:	2b09      	cmp	r3, #9
 80067b8:	d94e      	bls.n	8006858 <_vfiprintf_r+0x1c4>
 80067ba:	b1b0      	cbz	r0, 80067ea <_vfiprintf_r+0x156>
 80067bc:	9207      	str	r2, [sp, #28]
 80067be:	e014      	b.n	80067ea <_vfiprintf_r+0x156>
 80067c0:	eba0 0308 	sub.w	r3, r0, r8
 80067c4:	fa09 f303 	lsl.w	r3, r9, r3
 80067c8:	4313      	orrs	r3, r2
 80067ca:	9304      	str	r3, [sp, #16]
 80067cc:	46a2      	mov	sl, r4
 80067ce:	e7d2      	b.n	8006776 <_vfiprintf_r+0xe2>
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	1d19      	adds	r1, r3, #4
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	9103      	str	r1, [sp, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bfbb      	ittet	lt
 80067dc:	425b      	neglt	r3, r3
 80067de:	f042 0202 	orrlt.w	r2, r2, #2
 80067e2:	9307      	strge	r3, [sp, #28]
 80067e4:	9307      	strlt	r3, [sp, #28]
 80067e6:	bfb8      	it	lt
 80067e8:	9204      	strlt	r2, [sp, #16]
 80067ea:	7823      	ldrb	r3, [r4, #0]
 80067ec:	2b2e      	cmp	r3, #46	; 0x2e
 80067ee:	d10c      	bne.n	800680a <_vfiprintf_r+0x176>
 80067f0:	7863      	ldrb	r3, [r4, #1]
 80067f2:	2b2a      	cmp	r3, #42	; 0x2a
 80067f4:	d135      	bne.n	8006862 <_vfiprintf_r+0x1ce>
 80067f6:	9b03      	ldr	r3, [sp, #12]
 80067f8:	1d1a      	adds	r2, r3, #4
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	9203      	str	r2, [sp, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	bfb8      	it	lt
 8006802:	f04f 33ff 	movlt.w	r3, #4294967295
 8006806:	3402      	adds	r4, #2
 8006808:	9305      	str	r3, [sp, #20]
 800680a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80068f0 <_vfiprintf_r+0x25c>
 800680e:	7821      	ldrb	r1, [r4, #0]
 8006810:	2203      	movs	r2, #3
 8006812:	4650      	mov	r0, sl
 8006814:	f7f9 fcfc 	bl	8000210 <memchr>
 8006818:	b140      	cbz	r0, 800682c <_vfiprintf_r+0x198>
 800681a:	2340      	movs	r3, #64	; 0x40
 800681c:	eba0 000a 	sub.w	r0, r0, sl
 8006820:	fa03 f000 	lsl.w	r0, r3, r0
 8006824:	9b04      	ldr	r3, [sp, #16]
 8006826:	4303      	orrs	r3, r0
 8006828:	3401      	adds	r4, #1
 800682a:	9304      	str	r3, [sp, #16]
 800682c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006830:	482c      	ldr	r0, [pc, #176]	; (80068e4 <_vfiprintf_r+0x250>)
 8006832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006836:	2206      	movs	r2, #6
 8006838:	f7f9 fcea 	bl	8000210 <memchr>
 800683c:	2800      	cmp	r0, #0
 800683e:	d03f      	beq.n	80068c0 <_vfiprintf_r+0x22c>
 8006840:	4b29      	ldr	r3, [pc, #164]	; (80068e8 <_vfiprintf_r+0x254>)
 8006842:	bb1b      	cbnz	r3, 800688c <_vfiprintf_r+0x1f8>
 8006844:	9b03      	ldr	r3, [sp, #12]
 8006846:	3307      	adds	r3, #7
 8006848:	f023 0307 	bic.w	r3, r3, #7
 800684c:	3308      	adds	r3, #8
 800684e:	9303      	str	r3, [sp, #12]
 8006850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006852:	443b      	add	r3, r7
 8006854:	9309      	str	r3, [sp, #36]	; 0x24
 8006856:	e767      	b.n	8006728 <_vfiprintf_r+0x94>
 8006858:	fb0c 3202 	mla	r2, ip, r2, r3
 800685c:	460c      	mov	r4, r1
 800685e:	2001      	movs	r0, #1
 8006860:	e7a5      	b.n	80067ae <_vfiprintf_r+0x11a>
 8006862:	2300      	movs	r3, #0
 8006864:	3401      	adds	r4, #1
 8006866:	9305      	str	r3, [sp, #20]
 8006868:	4619      	mov	r1, r3
 800686a:	f04f 0c0a 	mov.w	ip, #10
 800686e:	4620      	mov	r0, r4
 8006870:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006874:	3a30      	subs	r2, #48	; 0x30
 8006876:	2a09      	cmp	r2, #9
 8006878:	d903      	bls.n	8006882 <_vfiprintf_r+0x1ee>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0c5      	beq.n	800680a <_vfiprintf_r+0x176>
 800687e:	9105      	str	r1, [sp, #20]
 8006880:	e7c3      	b.n	800680a <_vfiprintf_r+0x176>
 8006882:	fb0c 2101 	mla	r1, ip, r1, r2
 8006886:	4604      	mov	r4, r0
 8006888:	2301      	movs	r3, #1
 800688a:	e7f0      	b.n	800686e <_vfiprintf_r+0x1da>
 800688c:	ab03      	add	r3, sp, #12
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	462a      	mov	r2, r5
 8006892:	4b16      	ldr	r3, [pc, #88]	; (80068ec <_vfiprintf_r+0x258>)
 8006894:	a904      	add	r1, sp, #16
 8006896:	4630      	mov	r0, r6
 8006898:	f7fd fd8e 	bl	80043b8 <_printf_float>
 800689c:	4607      	mov	r7, r0
 800689e:	1c78      	adds	r0, r7, #1
 80068a0:	d1d6      	bne.n	8006850 <_vfiprintf_r+0x1bc>
 80068a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068a4:	07d9      	lsls	r1, r3, #31
 80068a6:	d405      	bmi.n	80068b4 <_vfiprintf_r+0x220>
 80068a8:	89ab      	ldrh	r3, [r5, #12]
 80068aa:	059a      	lsls	r2, r3, #22
 80068ac:	d402      	bmi.n	80068b4 <_vfiprintf_r+0x220>
 80068ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068b0:	f000 faaf 	bl	8006e12 <__retarget_lock_release_recursive>
 80068b4:	89ab      	ldrh	r3, [r5, #12]
 80068b6:	065b      	lsls	r3, r3, #25
 80068b8:	f53f af12 	bmi.w	80066e0 <_vfiprintf_r+0x4c>
 80068bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068be:	e711      	b.n	80066e4 <_vfiprintf_r+0x50>
 80068c0:	ab03      	add	r3, sp, #12
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	462a      	mov	r2, r5
 80068c6:	4b09      	ldr	r3, [pc, #36]	; (80068ec <_vfiprintf_r+0x258>)
 80068c8:	a904      	add	r1, sp, #16
 80068ca:	4630      	mov	r0, r6
 80068cc:	f7fe f818 	bl	8004900 <_printf_i>
 80068d0:	e7e4      	b.n	800689c <_vfiprintf_r+0x208>
 80068d2:	bf00      	nop
 80068d4:	08007a7c 	.word	0x08007a7c
 80068d8:	08007a9c 	.word	0x08007a9c
 80068dc:	08007a5c 	.word	0x08007a5c
 80068e0:	08007904 	.word	0x08007904
 80068e4:	0800790e 	.word	0x0800790e
 80068e8:	080043b9 	.word	0x080043b9
 80068ec:	08006671 	.word	0x08006671
 80068f0:	0800790a 	.word	0x0800790a

080068f4 <__swbuf_r>:
 80068f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f6:	460e      	mov	r6, r1
 80068f8:	4614      	mov	r4, r2
 80068fa:	4605      	mov	r5, r0
 80068fc:	b118      	cbz	r0, 8006906 <__swbuf_r+0x12>
 80068fe:	6983      	ldr	r3, [r0, #24]
 8006900:	b90b      	cbnz	r3, 8006906 <__swbuf_r+0x12>
 8006902:	f000 f9e7 	bl	8006cd4 <__sinit>
 8006906:	4b21      	ldr	r3, [pc, #132]	; (800698c <__swbuf_r+0x98>)
 8006908:	429c      	cmp	r4, r3
 800690a:	d12b      	bne.n	8006964 <__swbuf_r+0x70>
 800690c:	686c      	ldr	r4, [r5, #4]
 800690e:	69a3      	ldr	r3, [r4, #24]
 8006910:	60a3      	str	r3, [r4, #8]
 8006912:	89a3      	ldrh	r3, [r4, #12]
 8006914:	071a      	lsls	r2, r3, #28
 8006916:	d52f      	bpl.n	8006978 <__swbuf_r+0x84>
 8006918:	6923      	ldr	r3, [r4, #16]
 800691a:	b36b      	cbz	r3, 8006978 <__swbuf_r+0x84>
 800691c:	6923      	ldr	r3, [r4, #16]
 800691e:	6820      	ldr	r0, [r4, #0]
 8006920:	1ac0      	subs	r0, r0, r3
 8006922:	6963      	ldr	r3, [r4, #20]
 8006924:	b2f6      	uxtb	r6, r6
 8006926:	4283      	cmp	r3, r0
 8006928:	4637      	mov	r7, r6
 800692a:	dc04      	bgt.n	8006936 <__swbuf_r+0x42>
 800692c:	4621      	mov	r1, r4
 800692e:	4628      	mov	r0, r5
 8006930:	f000 f93c 	bl	8006bac <_fflush_r>
 8006934:	bb30      	cbnz	r0, 8006984 <__swbuf_r+0x90>
 8006936:	68a3      	ldr	r3, [r4, #8]
 8006938:	3b01      	subs	r3, #1
 800693a:	60a3      	str	r3, [r4, #8]
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	1c5a      	adds	r2, r3, #1
 8006940:	6022      	str	r2, [r4, #0]
 8006942:	701e      	strb	r6, [r3, #0]
 8006944:	6963      	ldr	r3, [r4, #20]
 8006946:	3001      	adds	r0, #1
 8006948:	4283      	cmp	r3, r0
 800694a:	d004      	beq.n	8006956 <__swbuf_r+0x62>
 800694c:	89a3      	ldrh	r3, [r4, #12]
 800694e:	07db      	lsls	r3, r3, #31
 8006950:	d506      	bpl.n	8006960 <__swbuf_r+0x6c>
 8006952:	2e0a      	cmp	r6, #10
 8006954:	d104      	bne.n	8006960 <__swbuf_r+0x6c>
 8006956:	4621      	mov	r1, r4
 8006958:	4628      	mov	r0, r5
 800695a:	f000 f927 	bl	8006bac <_fflush_r>
 800695e:	b988      	cbnz	r0, 8006984 <__swbuf_r+0x90>
 8006960:	4638      	mov	r0, r7
 8006962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006964:	4b0a      	ldr	r3, [pc, #40]	; (8006990 <__swbuf_r+0x9c>)
 8006966:	429c      	cmp	r4, r3
 8006968:	d101      	bne.n	800696e <__swbuf_r+0x7a>
 800696a:	68ac      	ldr	r4, [r5, #8]
 800696c:	e7cf      	b.n	800690e <__swbuf_r+0x1a>
 800696e:	4b09      	ldr	r3, [pc, #36]	; (8006994 <__swbuf_r+0xa0>)
 8006970:	429c      	cmp	r4, r3
 8006972:	bf08      	it	eq
 8006974:	68ec      	ldreq	r4, [r5, #12]
 8006976:	e7ca      	b.n	800690e <__swbuf_r+0x1a>
 8006978:	4621      	mov	r1, r4
 800697a:	4628      	mov	r0, r5
 800697c:	f000 f81a 	bl	80069b4 <__swsetup_r>
 8006980:	2800      	cmp	r0, #0
 8006982:	d0cb      	beq.n	800691c <__swbuf_r+0x28>
 8006984:	f04f 37ff 	mov.w	r7, #4294967295
 8006988:	e7ea      	b.n	8006960 <__swbuf_r+0x6c>
 800698a:	bf00      	nop
 800698c:	08007a7c 	.word	0x08007a7c
 8006990:	08007a9c 	.word	0x08007a9c
 8006994:	08007a5c 	.word	0x08007a5c

08006998 <__ascii_wctomb>:
 8006998:	b149      	cbz	r1, 80069ae <__ascii_wctomb+0x16>
 800699a:	2aff      	cmp	r2, #255	; 0xff
 800699c:	bf85      	ittet	hi
 800699e:	238a      	movhi	r3, #138	; 0x8a
 80069a0:	6003      	strhi	r3, [r0, #0]
 80069a2:	700a      	strbls	r2, [r1, #0]
 80069a4:	f04f 30ff 	movhi.w	r0, #4294967295
 80069a8:	bf98      	it	ls
 80069aa:	2001      	movls	r0, #1
 80069ac:	4770      	bx	lr
 80069ae:	4608      	mov	r0, r1
 80069b0:	4770      	bx	lr
	...

080069b4 <__swsetup_r>:
 80069b4:	4b32      	ldr	r3, [pc, #200]	; (8006a80 <__swsetup_r+0xcc>)
 80069b6:	b570      	push	{r4, r5, r6, lr}
 80069b8:	681d      	ldr	r5, [r3, #0]
 80069ba:	4606      	mov	r6, r0
 80069bc:	460c      	mov	r4, r1
 80069be:	b125      	cbz	r5, 80069ca <__swsetup_r+0x16>
 80069c0:	69ab      	ldr	r3, [r5, #24]
 80069c2:	b913      	cbnz	r3, 80069ca <__swsetup_r+0x16>
 80069c4:	4628      	mov	r0, r5
 80069c6:	f000 f985 	bl	8006cd4 <__sinit>
 80069ca:	4b2e      	ldr	r3, [pc, #184]	; (8006a84 <__swsetup_r+0xd0>)
 80069cc:	429c      	cmp	r4, r3
 80069ce:	d10f      	bne.n	80069f0 <__swsetup_r+0x3c>
 80069d0:	686c      	ldr	r4, [r5, #4]
 80069d2:	89a3      	ldrh	r3, [r4, #12]
 80069d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069d8:	0719      	lsls	r1, r3, #28
 80069da:	d42c      	bmi.n	8006a36 <__swsetup_r+0x82>
 80069dc:	06dd      	lsls	r5, r3, #27
 80069de:	d411      	bmi.n	8006a04 <__swsetup_r+0x50>
 80069e0:	2309      	movs	r3, #9
 80069e2:	6033      	str	r3, [r6, #0]
 80069e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069e8:	81a3      	strh	r3, [r4, #12]
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295
 80069ee:	e03e      	b.n	8006a6e <__swsetup_r+0xba>
 80069f0:	4b25      	ldr	r3, [pc, #148]	; (8006a88 <__swsetup_r+0xd4>)
 80069f2:	429c      	cmp	r4, r3
 80069f4:	d101      	bne.n	80069fa <__swsetup_r+0x46>
 80069f6:	68ac      	ldr	r4, [r5, #8]
 80069f8:	e7eb      	b.n	80069d2 <__swsetup_r+0x1e>
 80069fa:	4b24      	ldr	r3, [pc, #144]	; (8006a8c <__swsetup_r+0xd8>)
 80069fc:	429c      	cmp	r4, r3
 80069fe:	bf08      	it	eq
 8006a00:	68ec      	ldreq	r4, [r5, #12]
 8006a02:	e7e6      	b.n	80069d2 <__swsetup_r+0x1e>
 8006a04:	0758      	lsls	r0, r3, #29
 8006a06:	d512      	bpl.n	8006a2e <__swsetup_r+0x7a>
 8006a08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a0a:	b141      	cbz	r1, 8006a1e <__swsetup_r+0x6a>
 8006a0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a10:	4299      	cmp	r1, r3
 8006a12:	d002      	beq.n	8006a1a <__swsetup_r+0x66>
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff fb31 	bl	800607c <_free_r>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	6363      	str	r3, [r4, #52]	; 0x34
 8006a1e:	89a3      	ldrh	r3, [r4, #12]
 8006a20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a24:	81a3      	strh	r3, [r4, #12]
 8006a26:	2300      	movs	r3, #0
 8006a28:	6063      	str	r3, [r4, #4]
 8006a2a:	6923      	ldr	r3, [r4, #16]
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	89a3      	ldrh	r3, [r4, #12]
 8006a30:	f043 0308 	orr.w	r3, r3, #8
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	6923      	ldr	r3, [r4, #16]
 8006a38:	b94b      	cbnz	r3, 8006a4e <__swsetup_r+0x9a>
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a44:	d003      	beq.n	8006a4e <__swsetup_r+0x9a>
 8006a46:	4621      	mov	r1, r4
 8006a48:	4630      	mov	r0, r6
 8006a4a:	f000 fa09 	bl	8006e60 <__smakebuf_r>
 8006a4e:	89a0      	ldrh	r0, [r4, #12]
 8006a50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a54:	f010 0301 	ands.w	r3, r0, #1
 8006a58:	d00a      	beq.n	8006a70 <__swsetup_r+0xbc>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	60a3      	str	r3, [r4, #8]
 8006a5e:	6963      	ldr	r3, [r4, #20]
 8006a60:	425b      	negs	r3, r3
 8006a62:	61a3      	str	r3, [r4, #24]
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	b943      	cbnz	r3, 8006a7a <__swsetup_r+0xc6>
 8006a68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a6c:	d1ba      	bne.n	80069e4 <__swsetup_r+0x30>
 8006a6e:	bd70      	pop	{r4, r5, r6, pc}
 8006a70:	0781      	lsls	r1, r0, #30
 8006a72:	bf58      	it	pl
 8006a74:	6963      	ldrpl	r3, [r4, #20]
 8006a76:	60a3      	str	r3, [r4, #8]
 8006a78:	e7f4      	b.n	8006a64 <__swsetup_r+0xb0>
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	e7f7      	b.n	8006a6e <__swsetup_r+0xba>
 8006a7e:	bf00      	nop
 8006a80:	2000001c 	.word	0x2000001c
 8006a84:	08007a7c 	.word	0x08007a7c
 8006a88:	08007a9c 	.word	0x08007a9c
 8006a8c:	08007a5c 	.word	0x08007a5c

08006a90 <abort>:
 8006a90:	b508      	push	{r3, lr}
 8006a92:	2006      	movs	r0, #6
 8006a94:	f000 fa54 	bl	8006f40 <raise>
 8006a98:	2001      	movs	r0, #1
 8006a9a:	f7fa fc7d 	bl	8001398 <_exit>
	...

08006aa0 <__sflush_r>:
 8006aa0:	898a      	ldrh	r2, [r1, #12]
 8006aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	0710      	lsls	r0, r2, #28
 8006aaa:	460c      	mov	r4, r1
 8006aac:	d458      	bmi.n	8006b60 <__sflush_r+0xc0>
 8006aae:	684b      	ldr	r3, [r1, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	dc05      	bgt.n	8006ac0 <__sflush_r+0x20>
 8006ab4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	dc02      	bgt.n	8006ac0 <__sflush_r+0x20>
 8006aba:	2000      	movs	r0, #0
 8006abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ac2:	2e00      	cmp	r6, #0
 8006ac4:	d0f9      	beq.n	8006aba <__sflush_r+0x1a>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006acc:	682f      	ldr	r7, [r5, #0]
 8006ace:	602b      	str	r3, [r5, #0]
 8006ad0:	d032      	beq.n	8006b38 <__sflush_r+0x98>
 8006ad2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ad4:	89a3      	ldrh	r3, [r4, #12]
 8006ad6:	075a      	lsls	r2, r3, #29
 8006ad8:	d505      	bpl.n	8006ae6 <__sflush_r+0x46>
 8006ada:	6863      	ldr	r3, [r4, #4]
 8006adc:	1ac0      	subs	r0, r0, r3
 8006ade:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ae0:	b10b      	cbz	r3, 8006ae6 <__sflush_r+0x46>
 8006ae2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ae4:	1ac0      	subs	r0, r0, r3
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	4602      	mov	r2, r0
 8006aea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aec:	6a21      	ldr	r1, [r4, #32]
 8006aee:	4628      	mov	r0, r5
 8006af0:	47b0      	blx	r6
 8006af2:	1c43      	adds	r3, r0, #1
 8006af4:	89a3      	ldrh	r3, [r4, #12]
 8006af6:	d106      	bne.n	8006b06 <__sflush_r+0x66>
 8006af8:	6829      	ldr	r1, [r5, #0]
 8006afa:	291d      	cmp	r1, #29
 8006afc:	d82c      	bhi.n	8006b58 <__sflush_r+0xb8>
 8006afe:	4a2a      	ldr	r2, [pc, #168]	; (8006ba8 <__sflush_r+0x108>)
 8006b00:	40ca      	lsrs	r2, r1
 8006b02:	07d6      	lsls	r6, r2, #31
 8006b04:	d528      	bpl.n	8006b58 <__sflush_r+0xb8>
 8006b06:	2200      	movs	r2, #0
 8006b08:	6062      	str	r2, [r4, #4]
 8006b0a:	04d9      	lsls	r1, r3, #19
 8006b0c:	6922      	ldr	r2, [r4, #16]
 8006b0e:	6022      	str	r2, [r4, #0]
 8006b10:	d504      	bpl.n	8006b1c <__sflush_r+0x7c>
 8006b12:	1c42      	adds	r2, r0, #1
 8006b14:	d101      	bne.n	8006b1a <__sflush_r+0x7a>
 8006b16:	682b      	ldr	r3, [r5, #0]
 8006b18:	b903      	cbnz	r3, 8006b1c <__sflush_r+0x7c>
 8006b1a:	6560      	str	r0, [r4, #84]	; 0x54
 8006b1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b1e:	602f      	str	r7, [r5, #0]
 8006b20:	2900      	cmp	r1, #0
 8006b22:	d0ca      	beq.n	8006aba <__sflush_r+0x1a>
 8006b24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b28:	4299      	cmp	r1, r3
 8006b2a:	d002      	beq.n	8006b32 <__sflush_r+0x92>
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f7ff faa5 	bl	800607c <_free_r>
 8006b32:	2000      	movs	r0, #0
 8006b34:	6360      	str	r0, [r4, #52]	; 0x34
 8006b36:	e7c1      	b.n	8006abc <__sflush_r+0x1c>
 8006b38:	6a21      	ldr	r1, [r4, #32]
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b0      	blx	r6
 8006b40:	1c41      	adds	r1, r0, #1
 8006b42:	d1c7      	bne.n	8006ad4 <__sflush_r+0x34>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0c4      	beq.n	8006ad4 <__sflush_r+0x34>
 8006b4a:	2b1d      	cmp	r3, #29
 8006b4c:	d001      	beq.n	8006b52 <__sflush_r+0xb2>
 8006b4e:	2b16      	cmp	r3, #22
 8006b50:	d101      	bne.n	8006b56 <__sflush_r+0xb6>
 8006b52:	602f      	str	r7, [r5, #0]
 8006b54:	e7b1      	b.n	8006aba <__sflush_r+0x1a>
 8006b56:	89a3      	ldrh	r3, [r4, #12]
 8006b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b5c:	81a3      	strh	r3, [r4, #12]
 8006b5e:	e7ad      	b.n	8006abc <__sflush_r+0x1c>
 8006b60:	690f      	ldr	r7, [r1, #16]
 8006b62:	2f00      	cmp	r7, #0
 8006b64:	d0a9      	beq.n	8006aba <__sflush_r+0x1a>
 8006b66:	0793      	lsls	r3, r2, #30
 8006b68:	680e      	ldr	r6, [r1, #0]
 8006b6a:	bf08      	it	eq
 8006b6c:	694b      	ldreq	r3, [r1, #20]
 8006b6e:	600f      	str	r7, [r1, #0]
 8006b70:	bf18      	it	ne
 8006b72:	2300      	movne	r3, #0
 8006b74:	eba6 0807 	sub.w	r8, r6, r7
 8006b78:	608b      	str	r3, [r1, #8]
 8006b7a:	f1b8 0f00 	cmp.w	r8, #0
 8006b7e:	dd9c      	ble.n	8006aba <__sflush_r+0x1a>
 8006b80:	6a21      	ldr	r1, [r4, #32]
 8006b82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b84:	4643      	mov	r3, r8
 8006b86:	463a      	mov	r2, r7
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b0      	blx	r6
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	dc06      	bgt.n	8006b9e <__sflush_r+0xfe>
 8006b90:	89a3      	ldrh	r3, [r4, #12]
 8006b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b96:	81a3      	strh	r3, [r4, #12]
 8006b98:	f04f 30ff 	mov.w	r0, #4294967295
 8006b9c:	e78e      	b.n	8006abc <__sflush_r+0x1c>
 8006b9e:	4407      	add	r7, r0
 8006ba0:	eba8 0800 	sub.w	r8, r8, r0
 8006ba4:	e7e9      	b.n	8006b7a <__sflush_r+0xda>
 8006ba6:	bf00      	nop
 8006ba8:	20400001 	.word	0x20400001

08006bac <_fflush_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	690b      	ldr	r3, [r1, #16]
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	b913      	cbnz	r3, 8006bbc <_fflush_r+0x10>
 8006bb6:	2500      	movs	r5, #0
 8006bb8:	4628      	mov	r0, r5
 8006bba:	bd38      	pop	{r3, r4, r5, pc}
 8006bbc:	b118      	cbz	r0, 8006bc6 <_fflush_r+0x1a>
 8006bbe:	6983      	ldr	r3, [r0, #24]
 8006bc0:	b90b      	cbnz	r3, 8006bc6 <_fflush_r+0x1a>
 8006bc2:	f000 f887 	bl	8006cd4 <__sinit>
 8006bc6:	4b14      	ldr	r3, [pc, #80]	; (8006c18 <_fflush_r+0x6c>)
 8006bc8:	429c      	cmp	r4, r3
 8006bca:	d11b      	bne.n	8006c04 <_fflush_r+0x58>
 8006bcc:	686c      	ldr	r4, [r5, #4]
 8006bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0ef      	beq.n	8006bb6 <_fflush_r+0xa>
 8006bd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bd8:	07d0      	lsls	r0, r2, #31
 8006bda:	d404      	bmi.n	8006be6 <_fflush_r+0x3a>
 8006bdc:	0599      	lsls	r1, r3, #22
 8006bde:	d402      	bmi.n	8006be6 <_fflush_r+0x3a>
 8006be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006be2:	f000 f915 	bl	8006e10 <__retarget_lock_acquire_recursive>
 8006be6:	4628      	mov	r0, r5
 8006be8:	4621      	mov	r1, r4
 8006bea:	f7ff ff59 	bl	8006aa0 <__sflush_r>
 8006bee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bf0:	07da      	lsls	r2, r3, #31
 8006bf2:	4605      	mov	r5, r0
 8006bf4:	d4e0      	bmi.n	8006bb8 <_fflush_r+0xc>
 8006bf6:	89a3      	ldrh	r3, [r4, #12]
 8006bf8:	059b      	lsls	r3, r3, #22
 8006bfa:	d4dd      	bmi.n	8006bb8 <_fflush_r+0xc>
 8006bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bfe:	f000 f908 	bl	8006e12 <__retarget_lock_release_recursive>
 8006c02:	e7d9      	b.n	8006bb8 <_fflush_r+0xc>
 8006c04:	4b05      	ldr	r3, [pc, #20]	; (8006c1c <_fflush_r+0x70>)
 8006c06:	429c      	cmp	r4, r3
 8006c08:	d101      	bne.n	8006c0e <_fflush_r+0x62>
 8006c0a:	68ac      	ldr	r4, [r5, #8]
 8006c0c:	e7df      	b.n	8006bce <_fflush_r+0x22>
 8006c0e:	4b04      	ldr	r3, [pc, #16]	; (8006c20 <_fflush_r+0x74>)
 8006c10:	429c      	cmp	r4, r3
 8006c12:	bf08      	it	eq
 8006c14:	68ec      	ldreq	r4, [r5, #12]
 8006c16:	e7da      	b.n	8006bce <_fflush_r+0x22>
 8006c18:	08007a7c 	.word	0x08007a7c
 8006c1c:	08007a9c 	.word	0x08007a9c
 8006c20:	08007a5c 	.word	0x08007a5c

08006c24 <std>:
 8006c24:	2300      	movs	r3, #0
 8006c26:	b510      	push	{r4, lr}
 8006c28:	4604      	mov	r4, r0
 8006c2a:	e9c0 3300 	strd	r3, r3, [r0]
 8006c2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c32:	6083      	str	r3, [r0, #8]
 8006c34:	8181      	strh	r1, [r0, #12]
 8006c36:	6643      	str	r3, [r0, #100]	; 0x64
 8006c38:	81c2      	strh	r2, [r0, #14]
 8006c3a:	6183      	str	r3, [r0, #24]
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	2208      	movs	r2, #8
 8006c40:	305c      	adds	r0, #92	; 0x5c
 8006c42:	f7fd fb11 	bl	8004268 <memset>
 8006c46:	4b05      	ldr	r3, [pc, #20]	; (8006c5c <std+0x38>)
 8006c48:	6263      	str	r3, [r4, #36]	; 0x24
 8006c4a:	4b05      	ldr	r3, [pc, #20]	; (8006c60 <std+0x3c>)
 8006c4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c4e:	4b05      	ldr	r3, [pc, #20]	; (8006c64 <std+0x40>)
 8006c50:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c52:	4b05      	ldr	r3, [pc, #20]	; (8006c68 <std+0x44>)
 8006c54:	6224      	str	r4, [r4, #32]
 8006c56:	6323      	str	r3, [r4, #48]	; 0x30
 8006c58:	bd10      	pop	{r4, pc}
 8006c5a:	bf00      	nop
 8006c5c:	08006f79 	.word	0x08006f79
 8006c60:	08006f9b 	.word	0x08006f9b
 8006c64:	08006fd3 	.word	0x08006fd3
 8006c68:	08006ff7 	.word	0x08006ff7

08006c6c <_cleanup_r>:
 8006c6c:	4901      	ldr	r1, [pc, #4]	; (8006c74 <_cleanup_r+0x8>)
 8006c6e:	f000 b8af 	b.w	8006dd0 <_fwalk_reent>
 8006c72:	bf00      	nop
 8006c74:	08006bad 	.word	0x08006bad

08006c78 <__sfmoreglue>:
 8006c78:	b570      	push	{r4, r5, r6, lr}
 8006c7a:	2268      	movs	r2, #104	; 0x68
 8006c7c:	1e4d      	subs	r5, r1, #1
 8006c7e:	4355      	muls	r5, r2
 8006c80:	460e      	mov	r6, r1
 8006c82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c86:	f7ff fa65 	bl	8006154 <_malloc_r>
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	b140      	cbz	r0, 8006ca0 <__sfmoreglue+0x28>
 8006c8e:	2100      	movs	r1, #0
 8006c90:	e9c0 1600 	strd	r1, r6, [r0]
 8006c94:	300c      	adds	r0, #12
 8006c96:	60a0      	str	r0, [r4, #8]
 8006c98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c9c:	f7fd fae4 	bl	8004268 <memset>
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	bd70      	pop	{r4, r5, r6, pc}

08006ca4 <__sfp_lock_acquire>:
 8006ca4:	4801      	ldr	r0, [pc, #4]	; (8006cac <__sfp_lock_acquire+0x8>)
 8006ca6:	f000 b8b3 	b.w	8006e10 <__retarget_lock_acquire_recursive>
 8006caa:	bf00      	nop
 8006cac:	20000be9 	.word	0x20000be9

08006cb0 <__sfp_lock_release>:
 8006cb0:	4801      	ldr	r0, [pc, #4]	; (8006cb8 <__sfp_lock_release+0x8>)
 8006cb2:	f000 b8ae 	b.w	8006e12 <__retarget_lock_release_recursive>
 8006cb6:	bf00      	nop
 8006cb8:	20000be9 	.word	0x20000be9

08006cbc <__sinit_lock_acquire>:
 8006cbc:	4801      	ldr	r0, [pc, #4]	; (8006cc4 <__sinit_lock_acquire+0x8>)
 8006cbe:	f000 b8a7 	b.w	8006e10 <__retarget_lock_acquire_recursive>
 8006cc2:	bf00      	nop
 8006cc4:	20000bea 	.word	0x20000bea

08006cc8 <__sinit_lock_release>:
 8006cc8:	4801      	ldr	r0, [pc, #4]	; (8006cd0 <__sinit_lock_release+0x8>)
 8006cca:	f000 b8a2 	b.w	8006e12 <__retarget_lock_release_recursive>
 8006cce:	bf00      	nop
 8006cd0:	20000bea 	.word	0x20000bea

08006cd4 <__sinit>:
 8006cd4:	b510      	push	{r4, lr}
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	f7ff fff0 	bl	8006cbc <__sinit_lock_acquire>
 8006cdc:	69a3      	ldr	r3, [r4, #24]
 8006cde:	b11b      	cbz	r3, 8006ce8 <__sinit+0x14>
 8006ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce4:	f7ff bff0 	b.w	8006cc8 <__sinit_lock_release>
 8006ce8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006cec:	6523      	str	r3, [r4, #80]	; 0x50
 8006cee:	4b13      	ldr	r3, [pc, #76]	; (8006d3c <__sinit+0x68>)
 8006cf0:	4a13      	ldr	r2, [pc, #76]	; (8006d40 <__sinit+0x6c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	62a2      	str	r2, [r4, #40]	; 0x28
 8006cf6:	42a3      	cmp	r3, r4
 8006cf8:	bf04      	itt	eq
 8006cfa:	2301      	moveq	r3, #1
 8006cfc:	61a3      	streq	r3, [r4, #24]
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f000 f820 	bl	8006d44 <__sfp>
 8006d04:	6060      	str	r0, [r4, #4]
 8006d06:	4620      	mov	r0, r4
 8006d08:	f000 f81c 	bl	8006d44 <__sfp>
 8006d0c:	60a0      	str	r0, [r4, #8]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f000 f818 	bl	8006d44 <__sfp>
 8006d14:	2200      	movs	r2, #0
 8006d16:	60e0      	str	r0, [r4, #12]
 8006d18:	2104      	movs	r1, #4
 8006d1a:	6860      	ldr	r0, [r4, #4]
 8006d1c:	f7ff ff82 	bl	8006c24 <std>
 8006d20:	68a0      	ldr	r0, [r4, #8]
 8006d22:	2201      	movs	r2, #1
 8006d24:	2109      	movs	r1, #9
 8006d26:	f7ff ff7d 	bl	8006c24 <std>
 8006d2a:	68e0      	ldr	r0, [r4, #12]
 8006d2c:	2202      	movs	r2, #2
 8006d2e:	2112      	movs	r1, #18
 8006d30:	f7ff ff78 	bl	8006c24 <std>
 8006d34:	2301      	movs	r3, #1
 8006d36:	61a3      	str	r3, [r4, #24]
 8006d38:	e7d2      	b.n	8006ce0 <__sinit+0xc>
 8006d3a:	bf00      	nop
 8006d3c:	080076e0 	.word	0x080076e0
 8006d40:	08006c6d 	.word	0x08006c6d

08006d44 <__sfp>:
 8006d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d46:	4607      	mov	r7, r0
 8006d48:	f7ff ffac 	bl	8006ca4 <__sfp_lock_acquire>
 8006d4c:	4b1e      	ldr	r3, [pc, #120]	; (8006dc8 <__sfp+0x84>)
 8006d4e:	681e      	ldr	r6, [r3, #0]
 8006d50:	69b3      	ldr	r3, [r6, #24]
 8006d52:	b913      	cbnz	r3, 8006d5a <__sfp+0x16>
 8006d54:	4630      	mov	r0, r6
 8006d56:	f7ff ffbd 	bl	8006cd4 <__sinit>
 8006d5a:	3648      	adds	r6, #72	; 0x48
 8006d5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d60:	3b01      	subs	r3, #1
 8006d62:	d503      	bpl.n	8006d6c <__sfp+0x28>
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	b30b      	cbz	r3, 8006dac <__sfp+0x68>
 8006d68:	6836      	ldr	r6, [r6, #0]
 8006d6a:	e7f7      	b.n	8006d5c <__sfp+0x18>
 8006d6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d70:	b9d5      	cbnz	r5, 8006da8 <__sfp+0x64>
 8006d72:	4b16      	ldr	r3, [pc, #88]	; (8006dcc <__sfp+0x88>)
 8006d74:	60e3      	str	r3, [r4, #12]
 8006d76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d7a:	6665      	str	r5, [r4, #100]	; 0x64
 8006d7c:	f000 f847 	bl	8006e0e <__retarget_lock_init_recursive>
 8006d80:	f7ff ff96 	bl	8006cb0 <__sfp_lock_release>
 8006d84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d8c:	6025      	str	r5, [r4, #0]
 8006d8e:	61a5      	str	r5, [r4, #24]
 8006d90:	2208      	movs	r2, #8
 8006d92:	4629      	mov	r1, r5
 8006d94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d98:	f7fd fa66 	bl	8004268 <memset>
 8006d9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006da0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006da4:	4620      	mov	r0, r4
 8006da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006da8:	3468      	adds	r4, #104	; 0x68
 8006daa:	e7d9      	b.n	8006d60 <__sfp+0x1c>
 8006dac:	2104      	movs	r1, #4
 8006dae:	4638      	mov	r0, r7
 8006db0:	f7ff ff62 	bl	8006c78 <__sfmoreglue>
 8006db4:	4604      	mov	r4, r0
 8006db6:	6030      	str	r0, [r6, #0]
 8006db8:	2800      	cmp	r0, #0
 8006dba:	d1d5      	bne.n	8006d68 <__sfp+0x24>
 8006dbc:	f7ff ff78 	bl	8006cb0 <__sfp_lock_release>
 8006dc0:	230c      	movs	r3, #12
 8006dc2:	603b      	str	r3, [r7, #0]
 8006dc4:	e7ee      	b.n	8006da4 <__sfp+0x60>
 8006dc6:	bf00      	nop
 8006dc8:	080076e0 	.word	0x080076e0
 8006dcc:	ffff0001 	.word	0xffff0001

08006dd0 <_fwalk_reent>:
 8006dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd4:	4606      	mov	r6, r0
 8006dd6:	4688      	mov	r8, r1
 8006dd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006ddc:	2700      	movs	r7, #0
 8006dde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006de2:	f1b9 0901 	subs.w	r9, r9, #1
 8006de6:	d505      	bpl.n	8006df4 <_fwalk_reent+0x24>
 8006de8:	6824      	ldr	r4, [r4, #0]
 8006dea:	2c00      	cmp	r4, #0
 8006dec:	d1f7      	bne.n	8006dde <_fwalk_reent+0xe>
 8006dee:	4638      	mov	r0, r7
 8006df0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006df4:	89ab      	ldrh	r3, [r5, #12]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d907      	bls.n	8006e0a <_fwalk_reent+0x3a>
 8006dfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	d003      	beq.n	8006e0a <_fwalk_reent+0x3a>
 8006e02:	4629      	mov	r1, r5
 8006e04:	4630      	mov	r0, r6
 8006e06:	47c0      	blx	r8
 8006e08:	4307      	orrs	r7, r0
 8006e0a:	3568      	adds	r5, #104	; 0x68
 8006e0c:	e7e9      	b.n	8006de2 <_fwalk_reent+0x12>

08006e0e <__retarget_lock_init_recursive>:
 8006e0e:	4770      	bx	lr

08006e10 <__retarget_lock_acquire_recursive>:
 8006e10:	4770      	bx	lr

08006e12 <__retarget_lock_release_recursive>:
 8006e12:	4770      	bx	lr

08006e14 <__swhatbuf_r>:
 8006e14:	b570      	push	{r4, r5, r6, lr}
 8006e16:	460e      	mov	r6, r1
 8006e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e1c:	2900      	cmp	r1, #0
 8006e1e:	b096      	sub	sp, #88	; 0x58
 8006e20:	4614      	mov	r4, r2
 8006e22:	461d      	mov	r5, r3
 8006e24:	da08      	bge.n	8006e38 <__swhatbuf_r+0x24>
 8006e26:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	602a      	str	r2, [r5, #0]
 8006e2e:	061a      	lsls	r2, r3, #24
 8006e30:	d410      	bmi.n	8006e54 <__swhatbuf_r+0x40>
 8006e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e36:	e00e      	b.n	8006e56 <__swhatbuf_r+0x42>
 8006e38:	466a      	mov	r2, sp
 8006e3a:	f000 f903 	bl	8007044 <_fstat_r>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	dbf1      	blt.n	8006e26 <__swhatbuf_r+0x12>
 8006e42:	9a01      	ldr	r2, [sp, #4]
 8006e44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e4c:	425a      	negs	r2, r3
 8006e4e:	415a      	adcs	r2, r3
 8006e50:	602a      	str	r2, [r5, #0]
 8006e52:	e7ee      	b.n	8006e32 <__swhatbuf_r+0x1e>
 8006e54:	2340      	movs	r3, #64	; 0x40
 8006e56:	2000      	movs	r0, #0
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	b016      	add	sp, #88	; 0x58
 8006e5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e60 <__smakebuf_r>:
 8006e60:	898b      	ldrh	r3, [r1, #12]
 8006e62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e64:	079d      	lsls	r5, r3, #30
 8006e66:	4606      	mov	r6, r0
 8006e68:	460c      	mov	r4, r1
 8006e6a:	d507      	bpl.n	8006e7c <__smakebuf_r+0x1c>
 8006e6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e70:	6023      	str	r3, [r4, #0]
 8006e72:	6123      	str	r3, [r4, #16]
 8006e74:	2301      	movs	r3, #1
 8006e76:	6163      	str	r3, [r4, #20]
 8006e78:	b002      	add	sp, #8
 8006e7a:	bd70      	pop	{r4, r5, r6, pc}
 8006e7c:	ab01      	add	r3, sp, #4
 8006e7e:	466a      	mov	r2, sp
 8006e80:	f7ff ffc8 	bl	8006e14 <__swhatbuf_r>
 8006e84:	9900      	ldr	r1, [sp, #0]
 8006e86:	4605      	mov	r5, r0
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f7ff f963 	bl	8006154 <_malloc_r>
 8006e8e:	b948      	cbnz	r0, 8006ea4 <__smakebuf_r+0x44>
 8006e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e94:	059a      	lsls	r2, r3, #22
 8006e96:	d4ef      	bmi.n	8006e78 <__smakebuf_r+0x18>
 8006e98:	f023 0303 	bic.w	r3, r3, #3
 8006e9c:	f043 0302 	orr.w	r3, r3, #2
 8006ea0:	81a3      	strh	r3, [r4, #12]
 8006ea2:	e7e3      	b.n	8006e6c <__smakebuf_r+0xc>
 8006ea4:	4b0d      	ldr	r3, [pc, #52]	; (8006edc <__smakebuf_r+0x7c>)
 8006ea6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	6020      	str	r0, [r4, #0]
 8006eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eb0:	81a3      	strh	r3, [r4, #12]
 8006eb2:	9b00      	ldr	r3, [sp, #0]
 8006eb4:	6163      	str	r3, [r4, #20]
 8006eb6:	9b01      	ldr	r3, [sp, #4]
 8006eb8:	6120      	str	r0, [r4, #16]
 8006eba:	b15b      	cbz	r3, 8006ed4 <__smakebuf_r+0x74>
 8006ebc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f000 f8d1 	bl	8007068 <_isatty_r>
 8006ec6:	b128      	cbz	r0, 8006ed4 <__smakebuf_r+0x74>
 8006ec8:	89a3      	ldrh	r3, [r4, #12]
 8006eca:	f023 0303 	bic.w	r3, r3, #3
 8006ece:	f043 0301 	orr.w	r3, r3, #1
 8006ed2:	81a3      	strh	r3, [r4, #12]
 8006ed4:	89a0      	ldrh	r0, [r4, #12]
 8006ed6:	4305      	orrs	r5, r0
 8006ed8:	81a5      	strh	r5, [r4, #12]
 8006eda:	e7cd      	b.n	8006e78 <__smakebuf_r+0x18>
 8006edc:	08006c6d 	.word	0x08006c6d

08006ee0 <_malloc_usable_size_r>:
 8006ee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ee4:	1f18      	subs	r0, r3, #4
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	bfbc      	itt	lt
 8006eea:	580b      	ldrlt	r3, [r1, r0]
 8006eec:	18c0      	addlt	r0, r0, r3
 8006eee:	4770      	bx	lr

08006ef0 <_raise_r>:
 8006ef0:	291f      	cmp	r1, #31
 8006ef2:	b538      	push	{r3, r4, r5, lr}
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	460d      	mov	r5, r1
 8006ef8:	d904      	bls.n	8006f04 <_raise_r+0x14>
 8006efa:	2316      	movs	r3, #22
 8006efc:	6003      	str	r3, [r0, #0]
 8006efe:	f04f 30ff 	mov.w	r0, #4294967295
 8006f02:	bd38      	pop	{r3, r4, r5, pc}
 8006f04:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006f06:	b112      	cbz	r2, 8006f0e <_raise_r+0x1e>
 8006f08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f0c:	b94b      	cbnz	r3, 8006f22 <_raise_r+0x32>
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f000 f830 	bl	8006f74 <_getpid_r>
 8006f14:	462a      	mov	r2, r5
 8006f16:	4601      	mov	r1, r0
 8006f18:	4620      	mov	r0, r4
 8006f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f1e:	f000 b817 	b.w	8006f50 <_kill_r>
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d00a      	beq.n	8006f3c <_raise_r+0x4c>
 8006f26:	1c59      	adds	r1, r3, #1
 8006f28:	d103      	bne.n	8006f32 <_raise_r+0x42>
 8006f2a:	2316      	movs	r3, #22
 8006f2c:	6003      	str	r3, [r0, #0]
 8006f2e:	2001      	movs	r0, #1
 8006f30:	e7e7      	b.n	8006f02 <_raise_r+0x12>
 8006f32:	2400      	movs	r4, #0
 8006f34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006f38:	4628      	mov	r0, r5
 8006f3a:	4798      	blx	r3
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	e7e0      	b.n	8006f02 <_raise_r+0x12>

08006f40 <raise>:
 8006f40:	4b02      	ldr	r3, [pc, #8]	; (8006f4c <raise+0xc>)
 8006f42:	4601      	mov	r1, r0
 8006f44:	6818      	ldr	r0, [r3, #0]
 8006f46:	f7ff bfd3 	b.w	8006ef0 <_raise_r>
 8006f4a:	bf00      	nop
 8006f4c:	2000001c 	.word	0x2000001c

08006f50 <_kill_r>:
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	4d07      	ldr	r5, [pc, #28]	; (8006f70 <_kill_r+0x20>)
 8006f54:	2300      	movs	r3, #0
 8006f56:	4604      	mov	r4, r0
 8006f58:	4608      	mov	r0, r1
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	602b      	str	r3, [r5, #0]
 8006f5e:	f7fa fa0b 	bl	8001378 <_kill>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	d102      	bne.n	8006f6c <_kill_r+0x1c>
 8006f66:	682b      	ldr	r3, [r5, #0]
 8006f68:	b103      	cbz	r3, 8006f6c <_kill_r+0x1c>
 8006f6a:	6023      	str	r3, [r4, #0]
 8006f6c:	bd38      	pop	{r3, r4, r5, pc}
 8006f6e:	bf00      	nop
 8006f70:	20000be4 	.word	0x20000be4

08006f74 <_getpid_r>:
 8006f74:	f7fa b9f8 	b.w	8001368 <_getpid>

08006f78 <__sread>:
 8006f78:	b510      	push	{r4, lr}
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f80:	f000 f894 	bl	80070ac <_read_r>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	bfab      	itete	ge
 8006f88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f8c:	181b      	addge	r3, r3, r0
 8006f8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f92:	bfac      	ite	ge
 8006f94:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f96:	81a3      	strhlt	r3, [r4, #12]
 8006f98:	bd10      	pop	{r4, pc}

08006f9a <__swrite>:
 8006f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f9e:	461f      	mov	r7, r3
 8006fa0:	898b      	ldrh	r3, [r1, #12]
 8006fa2:	05db      	lsls	r3, r3, #23
 8006fa4:	4605      	mov	r5, r0
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	4616      	mov	r6, r2
 8006faa:	d505      	bpl.n	8006fb8 <__swrite+0x1e>
 8006fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f000 f868 	bl	8007088 <_lseek_r>
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	4632      	mov	r2, r6
 8006fc6:	463b      	mov	r3, r7
 8006fc8:	4628      	mov	r0, r5
 8006fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fce:	f000 b817 	b.w	8007000 <_write_r>

08006fd2 <__sseek>:
 8006fd2:	b510      	push	{r4, lr}
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fda:	f000 f855 	bl	8007088 <_lseek_r>
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	bf15      	itete	ne
 8006fe4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fe6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fee:	81a3      	strheq	r3, [r4, #12]
 8006ff0:	bf18      	it	ne
 8006ff2:	81a3      	strhne	r3, [r4, #12]
 8006ff4:	bd10      	pop	{r4, pc}

08006ff6 <__sclose>:
 8006ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ffa:	f000 b813 	b.w	8007024 <_close_r>
	...

08007000 <_write_r>:
 8007000:	b538      	push	{r3, r4, r5, lr}
 8007002:	4d07      	ldr	r5, [pc, #28]	; (8007020 <_write_r+0x20>)
 8007004:	4604      	mov	r4, r0
 8007006:	4608      	mov	r0, r1
 8007008:	4611      	mov	r1, r2
 800700a:	2200      	movs	r2, #0
 800700c:	602a      	str	r2, [r5, #0]
 800700e:	461a      	mov	r2, r3
 8007010:	f7fa f9e9 	bl	80013e6 <_write>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_write_r+0x1e>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	b103      	cbz	r3, 800701e <_write_r+0x1e>
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	20000be4 	.word	0x20000be4

08007024 <_close_r>:
 8007024:	b538      	push	{r3, r4, r5, lr}
 8007026:	4d06      	ldr	r5, [pc, #24]	; (8007040 <_close_r+0x1c>)
 8007028:	2300      	movs	r3, #0
 800702a:	4604      	mov	r4, r0
 800702c:	4608      	mov	r0, r1
 800702e:	602b      	str	r3, [r5, #0]
 8007030:	f7fa f9f5 	bl	800141e <_close>
 8007034:	1c43      	adds	r3, r0, #1
 8007036:	d102      	bne.n	800703e <_close_r+0x1a>
 8007038:	682b      	ldr	r3, [r5, #0]
 800703a:	b103      	cbz	r3, 800703e <_close_r+0x1a>
 800703c:	6023      	str	r3, [r4, #0]
 800703e:	bd38      	pop	{r3, r4, r5, pc}
 8007040:	20000be4 	.word	0x20000be4

08007044 <_fstat_r>:
 8007044:	b538      	push	{r3, r4, r5, lr}
 8007046:	4d07      	ldr	r5, [pc, #28]	; (8007064 <_fstat_r+0x20>)
 8007048:	2300      	movs	r3, #0
 800704a:	4604      	mov	r4, r0
 800704c:	4608      	mov	r0, r1
 800704e:	4611      	mov	r1, r2
 8007050:	602b      	str	r3, [r5, #0]
 8007052:	f7fa f9f0 	bl	8001436 <_fstat>
 8007056:	1c43      	adds	r3, r0, #1
 8007058:	d102      	bne.n	8007060 <_fstat_r+0x1c>
 800705a:	682b      	ldr	r3, [r5, #0]
 800705c:	b103      	cbz	r3, 8007060 <_fstat_r+0x1c>
 800705e:	6023      	str	r3, [r4, #0]
 8007060:	bd38      	pop	{r3, r4, r5, pc}
 8007062:	bf00      	nop
 8007064:	20000be4 	.word	0x20000be4

08007068 <_isatty_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	4d06      	ldr	r5, [pc, #24]	; (8007084 <_isatty_r+0x1c>)
 800706c:	2300      	movs	r3, #0
 800706e:	4604      	mov	r4, r0
 8007070:	4608      	mov	r0, r1
 8007072:	602b      	str	r3, [r5, #0]
 8007074:	f7fa f9ef 	bl	8001456 <_isatty>
 8007078:	1c43      	adds	r3, r0, #1
 800707a:	d102      	bne.n	8007082 <_isatty_r+0x1a>
 800707c:	682b      	ldr	r3, [r5, #0]
 800707e:	b103      	cbz	r3, 8007082 <_isatty_r+0x1a>
 8007080:	6023      	str	r3, [r4, #0]
 8007082:	bd38      	pop	{r3, r4, r5, pc}
 8007084:	20000be4 	.word	0x20000be4

08007088 <_lseek_r>:
 8007088:	b538      	push	{r3, r4, r5, lr}
 800708a:	4d07      	ldr	r5, [pc, #28]	; (80070a8 <_lseek_r+0x20>)
 800708c:	4604      	mov	r4, r0
 800708e:	4608      	mov	r0, r1
 8007090:	4611      	mov	r1, r2
 8007092:	2200      	movs	r2, #0
 8007094:	602a      	str	r2, [r5, #0]
 8007096:	461a      	mov	r2, r3
 8007098:	f7fa f9e8 	bl	800146c <_lseek>
 800709c:	1c43      	adds	r3, r0, #1
 800709e:	d102      	bne.n	80070a6 <_lseek_r+0x1e>
 80070a0:	682b      	ldr	r3, [r5, #0]
 80070a2:	b103      	cbz	r3, 80070a6 <_lseek_r+0x1e>
 80070a4:	6023      	str	r3, [r4, #0]
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	20000be4 	.word	0x20000be4

080070ac <_read_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	4d07      	ldr	r5, [pc, #28]	; (80070cc <_read_r+0x20>)
 80070b0:	4604      	mov	r4, r0
 80070b2:	4608      	mov	r0, r1
 80070b4:	4611      	mov	r1, r2
 80070b6:	2200      	movs	r2, #0
 80070b8:	602a      	str	r2, [r5, #0]
 80070ba:	461a      	mov	r2, r3
 80070bc:	f7fa f976 	bl	80013ac <_read>
 80070c0:	1c43      	adds	r3, r0, #1
 80070c2:	d102      	bne.n	80070ca <_read_r+0x1e>
 80070c4:	682b      	ldr	r3, [r5, #0]
 80070c6:	b103      	cbz	r3, 80070ca <_read_r+0x1e>
 80070c8:	6023      	str	r3, [r4, #0]
 80070ca:	bd38      	pop	{r3, r4, r5, pc}
 80070cc:	20000be4 	.word	0x20000be4

080070d0 <_init>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	bf00      	nop
 80070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d6:	bc08      	pop	{r3}
 80070d8:	469e      	mov	lr, r3
 80070da:	4770      	bx	lr

080070dc <_fini>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	bf00      	nop
 80070e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e2:	bc08      	pop	{r3}
 80070e4:	469e      	mov	lr, r3
 80070e6:	4770      	bx	lr
