
*** Running vivado
    with args -log blinkLed.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blinkLed.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source blinkLed.tcl -notrace
Command: link_design -top blinkLed -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/andres/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1451.699 ; gain = 263.414 ; free physical = 109 ; free virtual = 4921
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.715 ; gain = 51.016 ; free physical = 111 ; free virtual = 4923

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 159a4c532

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1935.277 ; gain = 432.562 ; free physical = 129 ; free virtual = 4565

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159a4c532

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 121 ; free virtual = 4567
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159a4c532

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 121 ; free virtual = 4567
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f0ff1567

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 117 ; free virtual = 4566
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f0ff1567

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 117 ; free virtual = 4566
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24799fc9b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 114 ; free virtual = 4566
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24799fc9b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 114 ; free virtual = 4566
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 114 ; free virtual = 4566
Ending Logic Optimization Task | Checksum: 24799fc9b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 114 ; free virtual = 4566

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24799fc9b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 112 ; free virtual = 4566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24799fc9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.277 ; gain = 0.000 ; free physical = 112 ; free virtual = 4566
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1935.277 ; gain = 483.578 ; free physical = 109 ; free virtual = 4566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1967.293 ; gain = 0.000 ; free physical = 106 ; free virtual = 4562
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinkLed_drc_opted.rpt -pb blinkLed_drc_opted.pb -rpx blinkLed_drc_opted.rpx
Command: report_drc -file blinkLed_drc_opted.rpt -pb blinkLed_drc_opted.pb -rpx blinkLed_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/andres/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.297 ; gain = 8.004 ; free physical = 118 ; free virtual = 4536
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1975.297 ; gain = 0.000 ; free physical = 118 ; free virtual = 4540
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18cae856b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1975.297 ; gain = 0.000 ; free physical = 117 ; free virtual = 4540
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1975.297 ; gain = 0.000 ; free physical = 114 ; free virtual = 4540

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d3ad7798

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.293 ; gain = 2.996 ; free physical = 117 ; free virtual = 4537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12330c016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.293 ; gain = 2.996 ; free physical = 112 ; free virtual = 4537

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12330c016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.293 ; gain = 2.996 ; free physical = 112 ; free virtual = 4537
Phase 1 Placer Initialization | Checksum: 12330c016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.293 ; gain = 2.996 ; free physical = 111 ; free virtual = 4537

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12330c016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1978.293 ; gain = 2.996 ; free physical = 108 ; free virtual = 4536
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 11c975c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 131 ; free virtual = 4505

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c975c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 131 ; free virtual = 4505

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146ff60e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 130 ; free virtual = 4505

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1f19bc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 130 ; free virtual = 4504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c1f19bc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 130 ; free virtual = 4504

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4501

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4501

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4501
Phase 3 Detail Placement | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4501

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4501

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4502

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17b7f3586

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4502

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2296688b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4502
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2296688b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 128 ; free virtual = 4502
Ending Placer Task | Checksum: 159f36db4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 138 ; free virtual = 4512
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2050.328 ; gain = 75.031 ; free physical = 138 ; free virtual = 4513
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2050.328 ; gain = 0.000 ; free physical = 131 ; free virtual = 4515
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file blinkLed_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2050.328 ; gain = 0.000 ; free physical = 129 ; free virtual = 4485
INFO: [runtcl-4] Executing : report_utilization -file blinkLed_utilization_placed.rpt -pb blinkLed_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2050.328 ; gain = 0.000 ; free physical = 137 ; free virtual = 4497
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blinkLed_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2050.328 ; gain = 0.000 ; free physical = 132 ; free virtual = 4498
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8f9b9e0b ConstDB: 0 ShapeSum: ca57cfa9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ce6990f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2139.098 ; gain = 88.770 ; free physical = 119 ; free virtual = 4455
Post Restoration Checksum: NetGraph: b4067f9b NumContArr: 58e01974 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10ce6990f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2154.098 ; gain = 103.770 ; free physical = 117 ; free virtual = 4432

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10ce6990f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2154.098 ; gain = 103.770 ; free physical = 117 ; free virtual = 4432
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 12aee9e17

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 103 ; free virtual = 4421

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1639f420b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 157dab169

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426
Phase 4 Rip-up And Reroute | Checksum: 157dab169

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 157dab169

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 157dab169

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426
Phase 6 Post Hold Fix | Checksum: 157dab169

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00357254 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 157dab169

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 113 ; free virtual = 4428

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 157dab169

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 111 ; free virtual = 4426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13aab60f2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 109 ; free virtual = 4426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 125 ; free virtual = 4446

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 2168.152 ; gain = 117.824 ; free physical = 115 ; free virtual = 4447
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2168.152 ; gain = 0.000 ; free physical = 99 ; free virtual = 4445
INFO: [Common 17-1381] The checkpoint '/home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinkLed_drc_routed.rpt -pb blinkLed_drc_routed.pb -rpx blinkLed_drc_routed.rpx
Command: report_drc -file blinkLed_drc_routed.rpt -pb blinkLed_drc_routed.pb -rpx blinkLed_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blinkLed_methodology_drc_routed.rpt -pb blinkLed_methodology_drc_routed.pb -rpx blinkLed_methodology_drc_routed.rpx
Command: report_methodology -file blinkLed_methodology_drc_routed.rpt -pb blinkLed_methodology_drc_routed.pb -rpx blinkLed_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/blinkLed_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blinkLed_power_routed.rpt -pb blinkLed_power_summary_routed.pb -rpx blinkLed_power_routed.rpx
Command: report_power -file blinkLed_power_routed.rpt -pb blinkLed_power_summary_routed.pb -rpx blinkLed_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blinkLed_route_status.rpt -pb blinkLed_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file blinkLed_timing_summary_routed.rpt -pb blinkLed_timing_summary_routed.pb -rpx blinkLed_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blinkLed_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file blinkLed_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blinkLed_bus_skew_routed.rpt -pb blinkLed_bus_skew_routed.pb -rpx blinkLed_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force blinkLed.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blinkLed.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andres/ZedBoard-Examples/BlinkSimpleLed/BlinkSimpleLed.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct  7 23:39:50 2018. For additional details about this file, please refer to the WebTalk help file at /home/andres/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 20 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2532.480 ; gain = 308.281 ; free physical = 334 ; free virtual = 4403
INFO: [Common 17-206] Exiting Vivado at Sun Oct  7 23:39:50 2018...
