# Generate Verilog Module

This project is to generate a Verilog Module with other RTL's instances. This does not target perfect generation; it only generates basic informations.

# How to use it
Check [example.py](example.py)
