<root><simulation><result_generated_time />2023-05-12 16:54:40<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />46/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [216, 1, 1], 'I': [24, 1, 1], 'O': [144, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 3), ('K', 9)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 9)], [('K', 4)]], [[('C', 3)], [('OX', 2), ('OY', 2), ('C', 2)]], [], []]<O />[[[('C', 3)], [('C', 2)]], [[('K', 9)], [('OX', 2), ('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 8), ('K', 2), ('K', 8), ('OX', 7), ('OY', 7)], []]<I />[[('C', 2), ('C', 8), ('K', 2), ('K', 8)], [('OX', 7), ('OY', 7)], []]<O />[[('C', 2), ('C', 8)], [('K', 2), ('K', 8), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 49, 1], 'I': [36.0, 16.0, 1.0, 1.0], 'O': [6.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 442368, 442368], 'I': [128, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.02, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.25, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 442368, 442368], 'I': [128, 150528, 150528], 'O': [8, 451584, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 451584, 903168]}<total_unit_count />{'W': [864, 216, 1, 1], 'I': [864, 24, 1, 1], 'O': [864, 144, 1, 1]}<unique_unit_count />{'W': [216, 216, 1, 1], 'I': [24, 24, 1, 1], 'O': [144, 144, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [36.0, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2709504, 2709504], [2709504, 55296], [55296, 0]]<I />[[301056, 18816], [18816, 18816], [18816, 0]]<O />[[(1693440, 1806336), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(1693440, 1806336), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[338688, 338688], [42336, 864], [216, 0]]<I />[[37632, 2352], [294, 294], [74, 0]]<O />[[(211680, 225792), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([211680, 225792], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />2007040</mac_count></basic_info><energy><total_energy />23798582.1<mem_energy_breakdown><W />[237.3, 4537.4, 287.7]<I />[13.5, 58.3, 97.9]<O />[158.2, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />100352.0<total />23792255.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2708<utilization_without_data_loading />0.2791<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.321<mac_utilize_temporal_without_data_loading />0.3308</mac_array_utilization><latency><latency_cycle_with_data_loading />39079<latency_cycle_without_data_loading />37917<ideal_computing_cycle />12544<data_loading><load_cycle_total />1162<load_cycle_individual />{'W': [4, 864, 0], 'I': [6, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />25373<mem_stall_cycle_individual />{'W': [[-12543], [-12543, 25086], [-12544, -12544]], 'I': [[-12543], [-12192, -12000], [-12544, -12544]], 'O': [[-12544], [-12544, -10976], [-10780, -12103]]}<mem_stall_cycle_shared />{'W': [[-12543], [-12543, 25373], [0, 0]], 'I': [[-12543], [-12192, 25373], [0, 0]], 'O': [[-12544], [-12544, -10976], [-10780, -12103]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 442368, 442368], 'I': [128, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 0, 0], 'O_final': [0, 903168, 903168]}<data_size_each_level_total />{'W': [1728, 442368, 442368], 'I': [3072, 150528, 150528], 'O': [1152, 903168, 903168]}<loop_cycles_each_level />{'W': [1, 12544, 12544], 'I': [256, 12544, 12544], 'O': [16, 12544, 12544]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [16, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1728.0, 35.3], [35.3, 35.3]], 'I': [[8.0, 0.5], [12.0, 12.0], [12.0, 12.0]], 'O': [[8.0, 0.5], [72.0, 72.0], [72.0, 72.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1728.0, 1728.0], [1728.0, 35.3]], 'I': [[8.0, 8.0], [192.0, 12.0], [12.0, 12.0]], 'O': [[8.0, 8.0], [1152.0, 72.0], [72.0, 72.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1728.0, 35.3], [35.3, 0]], 'I': [[8.0, 0.5], [12.0, 12.0], [12.0, 0]], 'O': [[8.0, 0.5], [72.0, 72.0], [72.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1812.0, 119.3], [47.3, 72.0]], 'I': [[8.0, 0.5], [1812.0, 119.3], [47.3, 72.0]], 'O': [[8.0, 0.5], [1812.0, 119.3], [47.3, 72.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [1, 1, 12544], [12544, 12544, 1]], 'I': [[1, 1, 12544], [256, 256, 49], [12544, 12544, 1]], 'O': [[1, 1, 12544], [16, 16, 784], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 1, 12544], [3, 1, 12544]], [[864, 12544, 1], [216, 12544, 1]]], 'I': [[0, 1, 12544], [[2, 256, 49], [6, 256, 49]], [[294, 12544, 1], [74, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 16, 784], [2, 16, 784]], [[1764, 12544, 1], [441, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 2], [-11680, -12328]], 'I': [[-1], [-254, -250], [-12250, -12470]], 'O': [[-1], [-16, -14], [-10780, -12103]]}<single_stall_count />{'W': [12543, 12543, 0], 'I': [12543, 48, 0], 'O': [12544, 784, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [12543, 0], 'I': [288, 0], 'O': [1568, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[287, -12544], [-10976, -10780]], 1: [[-12544, -12544], [-10780, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>