// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convert,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=5243092,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=131,HLS_SYN_FF=58430,HLS_SYN_LUT=85671,HLS_VERSION=2018_2}" *)

module convert (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        width,
        height,
        hp,
        ht,
        fw,
        fh,
        fovX,
        fovY,
        option,
        fov_address0,
        fov_ce0,
        fov_we0,
        fov_d0,
        fov_address1,
        fov_ce1,
        fov_we1,
        fov_d1
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_pp0_stage0 = 42'd68719476736;
parameter    ap_ST_fsm_pp0_stage1 = 42'd137438953472;
parameter    ap_ST_fsm_pp0_stage2 = 42'd274877906944;
parameter    ap_ST_fsm_pp0_stage3 = 42'd549755813888;
parameter    ap_ST_fsm_pp0_stage4 = 42'd1099511627776;
parameter    ap_ST_fsm_state218 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] width;
input  [31:0] height;
input  [31:0] hp;
input  [31:0] ht;
input  [31:0] fw;
input  [31:0] fh;
input  [31:0] fovX;
input  [31:0] fovY;
input  [31:0] option;
output  [20:0] fov_address0;
output   fov_ce0;
output   fov_we0;
output  [31:0] fov_d0;
output  [20:0] fov_address1;
output   fov_ce1;
output   fov_we1;
output  [31:0] fov_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fov_ce0;
reg fov_we0;
reg fov_ce1;
reg fov_we1;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] w;
reg   [31:0] h;
reg   [20:0] indvar_flatten_reg_205;
reg   [31:0] i_reg_217;
reg   [31:0] j_1_reg_229;
reg   [10:0] a_reg_241;
reg   [10:0] b_reg_252;
reg   [31:0] res_0_1_reg_275;
wire   [31:0] grp_fu_418_p2;
reg   [31:0] reg_501;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state40_pp0_stage3_iter0;
wire    ap_block_state45_pp0_stage3_iter1;
wire    ap_block_state50_pp0_stage3_iter2;
wire    ap_block_state55_pp0_stage3_iter3;
wire    ap_block_state60_pp0_stage3_iter4;
wire    ap_block_state65_pp0_stage3_iter5;
wire    ap_block_state70_pp0_stage3_iter6;
wire    ap_block_state75_pp0_stage3_iter7;
wire    ap_block_state80_pp0_stage3_iter8;
wire    ap_block_state85_pp0_stage3_iter9;
wire    ap_block_state90_pp0_stage3_iter10;
wire    ap_block_state95_pp0_stage3_iter11;
wire    ap_block_state100_pp0_stage3_iter12;
wire    ap_block_state105_pp0_stage3_iter13;
wire    ap_block_state110_pp0_stage3_iter14;
wire    ap_block_state115_pp0_stage3_iter15;
wire    ap_block_state120_pp0_stage3_iter16;
wire    ap_block_state125_pp0_stage3_iter17;
wire    ap_block_state130_pp0_stage3_iter18;
wire    ap_block_state135_pp0_stage3_iter19;
wire    ap_block_state140_pp0_stage3_iter20;
wire    ap_block_state145_pp0_stage3_iter21;
wire    ap_block_state150_pp0_stage3_iter22;
wire    ap_block_state155_pp0_stage3_iter23;
wire    ap_block_state160_pp0_stage3_iter24;
wire    ap_block_state165_pp0_stage3_iter25;
wire    ap_block_state170_pp0_stage3_iter26;
wire    ap_block_state175_pp0_stage3_iter27;
wire    ap_block_state180_pp0_stage3_iter28;
wire    ap_block_state185_pp0_stage3_iter29;
wire    ap_block_state190_pp0_stage3_iter30;
wire    ap_block_state195_pp0_stage3_iter31;
wire    ap_block_state200_pp0_stage3_iter32;
wire    ap_block_state205_pp0_stage3_iter33;
wire    ap_block_state210_pp0_stage3_iter34;
wire    ap_block_state215_pp0_stage3_iter35;
wire    ap_block_pp0_stage3_11001;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_1764;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter1_reg;
wire   [31:0] grp_fu_424_p2;
reg   [31:0] reg_506;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter2_reg;
wire   [31:0] grp_fu_460_p1;
reg   [31:0] reg_511;
wire    ap_CS_fsm_state19;
reg   [31:0] reg_511_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state37_pp0_stage0_iter0;
wire    ap_block_state42_pp0_stage0_iter1;
wire    ap_block_state47_pp0_stage0_iter2;
wire    ap_block_state52_pp0_stage0_iter3;
wire    ap_block_state57_pp0_stage0_iter4;
wire    ap_block_state62_pp0_stage0_iter5;
wire    ap_block_state67_pp0_stage0_iter6;
wire    ap_block_state72_pp0_stage0_iter7;
wire    ap_block_state77_pp0_stage0_iter8;
wire    ap_block_state82_pp0_stage0_iter9;
wire    ap_block_state87_pp0_stage0_iter10;
wire    ap_block_state92_pp0_stage0_iter11;
wire    ap_block_state97_pp0_stage0_iter12;
wire    ap_block_state102_pp0_stage0_iter13;
wire    ap_block_state107_pp0_stage0_iter14;
wire    ap_block_state112_pp0_stage0_iter15;
wire    ap_block_state117_pp0_stage0_iter16;
wire    ap_block_state122_pp0_stage0_iter17;
wire    ap_block_state127_pp0_stage0_iter18;
wire    ap_block_state132_pp0_stage0_iter19;
wire    ap_block_state137_pp0_stage0_iter20;
wire    ap_block_state142_pp0_stage0_iter21;
wire    ap_block_state147_pp0_stage0_iter22;
wire    ap_block_state152_pp0_stage0_iter23;
wire    ap_block_state157_pp0_stage0_iter24;
wire    ap_block_state162_pp0_stage0_iter25;
wire    ap_block_state167_pp0_stage0_iter26;
wire    ap_block_state172_pp0_stage0_iter27;
wire    ap_block_state177_pp0_stage0_iter28;
wire    ap_block_state182_pp0_stage0_iter29;
wire    ap_block_state187_pp0_stage0_iter30;
wire    ap_block_state192_pp0_stage0_iter31;
wire    ap_block_state197_pp0_stage0_iter32;
wire    ap_block_state202_pp0_stage0_iter33;
wire    ap_block_state207_pp0_stage0_iter34;
wire    ap_block_state212_pp0_stage0_iter35;
wire    ap_block_state217_pp0_stage0_iter36;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_511_pp0_iter3_reg;
reg   [31:0] reg_511_pp0_iter4_reg;
reg   [31:0] reg_511_pp0_iter5_reg;
reg   [31:0] reg_511_pp0_iter6_reg;
reg   [31:0] reg_511_pp0_iter7_reg;
reg   [31:0] reg_511_pp0_iter8_reg;
reg   [31:0] reg_511_pp0_iter9_reg;
reg   [31:0] reg_511_pp0_iter10_reg;
reg   [31:0] reg_511_pp0_iter11_reg;
reg   [31:0] reg_511_pp0_iter12_reg;
reg   [31:0] reg_511_pp0_iter13_reg;
reg   [31:0] reg_511_pp0_iter14_reg;
reg   [31:0] reg_511_pp0_iter15_reg;
reg   [31:0] reg_511_pp0_iter16_reg;
reg   [31:0] reg_511_pp0_iter17_reg;
reg   [31:0] reg_511_pp0_iter18_reg;
reg   [31:0] reg_511_pp0_iter19_reg;
reg   [31:0] reg_511_pp0_iter20_reg;
reg   [31:0] reg_511_pp0_iter21_reg;
reg   [31:0] reg_511_pp0_iter22_reg;
reg   [31:0] reg_511_pp0_iter23_reg;
reg   [31:0] reg_511_pp0_iter24_reg;
reg   [31:0] reg_511_pp0_iter25_reg;
reg   [31:0] reg_511_pp0_iter26_reg;
reg   [31:0] reg_511_pp0_iter27_reg;
reg   [31:0] reg_511_pp0_iter28_reg;
reg   [31:0] reg_511_pp0_iter29_reg;
reg   [31:0] reg_511_pp0_iter30_reg;
reg   [31:0] reg_511_pp0_iter31_reg;
reg   [31:0] reg_511_pp0_iter32_reg;
reg   [31:0] reg_511_pp0_iter33_reg;
reg   [31:0] reg_511_pp0_iter34_reg;
reg   [0:0] tmp_149_reg_1755;
wire   [31:0] grp_fu_448_p2;
reg   [31:0] reg_517;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_state41_pp0_stage4_iter0;
wire    ap_block_state46_pp0_stage4_iter1;
wire    ap_block_state51_pp0_stage4_iter2;
wire    ap_block_state56_pp0_stage4_iter3;
wire    ap_block_state61_pp0_stage4_iter4;
wire    ap_block_state66_pp0_stage4_iter5;
wire    ap_block_state71_pp0_stage4_iter6;
wire    ap_block_state76_pp0_stage4_iter7;
wire    ap_block_state81_pp0_stage4_iter8;
wire    ap_block_state86_pp0_stage4_iter9;
wire    ap_block_state91_pp0_stage4_iter10;
wire    ap_block_state96_pp0_stage4_iter11;
wire    ap_block_state101_pp0_stage4_iter12;
wire    ap_block_state106_pp0_stage4_iter13;
wire    ap_block_state111_pp0_stage4_iter14;
wire    ap_block_state116_pp0_stage4_iter15;
wire    ap_block_state121_pp0_stage4_iter16;
wire    ap_block_state126_pp0_stage4_iter17;
wire    ap_block_state131_pp0_stage4_iter18;
wire    ap_block_state136_pp0_stage4_iter19;
wire    ap_block_state141_pp0_stage4_iter20;
wire    ap_block_state146_pp0_stage4_iter21;
wire    ap_block_state151_pp0_stage4_iter22;
wire    ap_block_state156_pp0_stage4_iter23;
wire    ap_block_state161_pp0_stage4_iter24;
wire    ap_block_state166_pp0_stage4_iter25;
wire    ap_block_state171_pp0_stage4_iter26;
wire    ap_block_state176_pp0_stage4_iter27;
wire    ap_block_state181_pp0_stage4_iter28;
wire    ap_block_state186_pp0_stage4_iter29;
wire    ap_block_state191_pp0_stage4_iter30;
wire    ap_block_state196_pp0_stage4_iter31;
wire    ap_block_state201_pp0_stage4_iter32;
wire    ap_block_state206_pp0_stage4_iter33;
wire    ap_block_state211_pp0_stage4_iter34;
wire    ap_block_state216_pp0_stage4_iter35;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter4_reg;
wire   [31:0] grp_fu_453_p2;
reg   [31:0] reg_525;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter5_reg;
wire   [63:0] grp_fu_489_p2;
reg   [63:0] reg_531;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter27_reg;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter29;
wire    ap_block_state38_pp0_stage1_iter0;
wire    ap_block_state43_pp0_stage1_iter1;
wire    ap_block_state48_pp0_stage1_iter2;
wire    ap_block_state53_pp0_stage1_iter3;
wire    ap_block_state58_pp0_stage1_iter4;
wire    ap_block_state63_pp0_stage1_iter5;
wire    ap_block_state68_pp0_stage1_iter6;
wire    ap_block_state73_pp0_stage1_iter7;
wire    ap_block_state78_pp0_stage1_iter8;
wire    ap_block_state83_pp0_stage1_iter9;
wire    ap_block_state88_pp0_stage1_iter10;
wire    ap_block_state93_pp0_stage1_iter11;
wire    ap_block_state98_pp0_stage1_iter12;
wire    ap_block_state103_pp0_stage1_iter13;
wire    ap_block_state108_pp0_stage1_iter14;
wire    ap_block_state113_pp0_stage1_iter15;
wire    ap_block_state118_pp0_stage1_iter16;
wire    ap_block_state123_pp0_stage1_iter17;
wire    ap_block_state128_pp0_stage1_iter18;
wire    ap_block_state133_pp0_stage1_iter19;
wire    ap_block_state138_pp0_stage1_iter20;
wire    ap_block_state143_pp0_stage1_iter21;
wire    ap_block_state148_pp0_stage1_iter22;
wire    ap_block_state153_pp0_stage1_iter23;
wire    ap_block_state158_pp0_stage1_iter24;
wire    ap_block_state163_pp0_stage1_iter25;
wire    ap_block_state168_pp0_stage1_iter26;
wire    ap_block_state173_pp0_stage1_iter27;
wire    ap_block_state178_pp0_stage1_iter28;
wire    ap_block_state183_pp0_stage1_iter29;
wire    ap_block_state188_pp0_stage1_iter30;
wire    ap_block_state193_pp0_stage1_iter31;
wire    ap_block_state198_pp0_stage1_iter32;
wire    ap_block_state203_pp0_stage1_iter33;
wire    ap_block_state208_pp0_stage1_iter34;
wire    ap_block_state213_pp0_stage1_iter35;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter29_reg;
wire   [31:0] grp_fu_382_p2;
reg   [31:0] reg_536;
reg   [0:0] tmp_344_reg_2351;
reg   [31:0] reg_541;
reg   [31:0] reg_541_pp0_iter30_reg;
reg   [31:0] reg_541_pp0_iter31_reg;
reg   [31:0] reg_541_pp0_iter32_reg;
wire   [31:0] grp_fu_436_p2;
reg   [31:0] reg_546;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter30;
wire    ap_block_state39_pp0_stage2_iter0;
wire    ap_block_state44_pp0_stage2_iter1;
wire    ap_block_state49_pp0_stage2_iter2;
wire    ap_block_state54_pp0_stage2_iter3;
wire    ap_block_state59_pp0_stage2_iter4;
wire    ap_block_state64_pp0_stage2_iter5;
wire    ap_block_state69_pp0_stage2_iter6;
wire    ap_block_state74_pp0_stage2_iter7;
wire    ap_block_state79_pp0_stage2_iter8;
wire    ap_block_state84_pp0_stage2_iter9;
wire    ap_block_state89_pp0_stage2_iter10;
wire    ap_block_state94_pp0_stage2_iter11;
wire    ap_block_state99_pp0_stage2_iter12;
wire    ap_block_state104_pp0_stage2_iter13;
wire    ap_block_state109_pp0_stage2_iter14;
wire    ap_block_state114_pp0_stage2_iter15;
wire    ap_block_state119_pp0_stage2_iter16;
wire    ap_block_state124_pp0_stage2_iter17;
wire    ap_block_state129_pp0_stage2_iter18;
wire    ap_block_state134_pp0_stage2_iter19;
wire    ap_block_state139_pp0_stage2_iter20;
wire    ap_block_state144_pp0_stage2_iter21;
wire    ap_block_state149_pp0_stage2_iter22;
wire    ap_block_state154_pp0_stage2_iter23;
wire    ap_block_state159_pp0_stage2_iter24;
wire    ap_block_state164_pp0_stage2_iter25;
wire    ap_block_state169_pp0_stage2_iter26;
wire    ap_block_state174_pp0_stage2_iter27;
wire    ap_block_state179_pp0_stage2_iter28;
wire    ap_block_state184_pp0_stage2_iter29;
wire    ap_block_state189_pp0_stage2_iter30;
wire    ap_block_state194_pp0_stage2_iter31;
wire    ap_block_state199_pp0_stage2_iter32;
wire    ap_block_state204_pp0_stage2_iter33;
wire    ap_block_state209_pp0_stage2_iter34;
wire    ap_block_state214_pp0_stage2_iter35;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter30_reg;
reg   [0:0] tmp_344_reg_2351_pp0_iter29_reg;
reg   [31:0] reg_551;
reg    ap_enable_reg_pp0_iter33;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter33_reg;
reg   [0:0] tmp_344_reg_2351_pp0_iter32_reg;
wire   [31:0] grp_fu_441_p2;
reg    ap_enable_reg_pp0_iter34;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter34_reg;
reg   [0:0] tmp_344_reg_2351_pp0_iter33_reg;
wire    ap_CS_fsm_state14;
wire   [63:0] grp_fu_467_p1;
reg   [63:0] tmp_143_reg_1717;
wire    ap_CS_fsm_state36;
wire   [31:0] grp_sin_or_cos_float_s_fu_321_ap_return;
reg   [31:0] rot_y_0_0_reg_1723;
wire   [31:0] grp_sin_or_cos_float_s_fu_336_ap_return;
reg   [31:0] rot_y_2_0_reg_1729;
wire   [31:0] rot_y_0_2_fu_584_p1;
reg   [31:0] rot_y_0_2_reg_1734;
wire   [31:0] grp_sin_or_cos_float_s_fu_351_ap_return;
reg   [31:0] rot_z_0_0_reg_1739;
wire   [31:0] grp_sin_or_cos_float_s_fu_366_ap_return;
reg   [31:0] rot_z_0_1_reg_1745;
wire   [31:0] rot_z_1_0_fu_598_p1;
reg   [31:0] rot_z_1_0_reg_1750;
wire   [0:0] tmp_149_fu_602_p2;
wire   [0:0] grp_fu_470_p2;
reg   [0:0] tmp_284_reg_1759;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_608_p2;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter7_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter8_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter9_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter10_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter11_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter12_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter13_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter14_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter15_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter16_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter17_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter18_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter19_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter20_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter21_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter22_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter23_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter24_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter25_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter26_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter28_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter31_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter32_reg;
reg   [0:0] exitcond_flatten_reg_1764_pp0_iter35_reg;
wire   [0:0] grp_fu_476_p2;
reg   [0:0] tmp_289_reg_1768;
wire   [31:0] a_assign_1_fu_660_p3;
reg   [31:0] a_assign_1_reg_1778;
reg   [31:0] a_assign_1_reg_1778_pp0_iter1_reg;
wire   [20:0] indvar_flatten_next_fu_668_p2;
reg   [20:0] indvar_flatten_next_reg_1783;
wire   [31:0] grp_fu_388_p2;
reg   [31:0] i_1_reg_1788;
wire   [0:0] exitcond6_fu_680_p2;
reg   [0:0] exitcond6_reg_1796;
reg   [0:0] exitcond6_reg_1796_pp0_iter1_reg;
wire   [10:0] b_mid2_fu_686_p3;
reg   [10:0] b_mid2_reg_1801;
reg   [10:0] b_mid2_reg_1801_pp0_iter1_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter2_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter3_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter4_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter5_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter6_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter7_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter8_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter9_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter10_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter11_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter12_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter13_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter14_reg;
reg   [10:0] b_mid2_reg_1801_pp0_iter15_reg;
wire   [10:0] tmp_152_mid2_v_fu_694_p3;
reg   [10:0] tmp_152_mid2_v_reg_1807;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter1_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter2_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter3_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter4_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter5_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter6_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter7_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter8_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter9_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter10_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter11_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter12_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter13_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter14_reg;
reg   [10:0] tmp_152_mid2_v_reg_1807_pp0_iter15_reg;
wire   [31:0] i_mid2_fu_702_p3;
reg   [31:0] i_mid2_reg_1813;
wire   [31:0] a_assign_fu_751_p3;
reg   [31:0] a_assign_reg_1818;
wire   [31:0] grp_fu_400_p2;
reg   [31:0] j_reg_1823;
wire   [0:0] grp_fu_482_p2;
reg   [0:0] tmp_518_mid1_reg_1828;
wire   [10:0] b_1_fu_759_p2;
reg   [10:0] b_1_reg_1833;
wire   [31:0] a_assign_1_mid1_fu_804_p3;
reg   [31:0] a_assign_1_mid1_reg_1838;
wire   [31:0] phi_assign_1_mid2_v_s_fu_811_p3;
reg   [31:0] tmp_i_i_i1_i_reg_1848;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_i_i_i1_i_reg_1848_pp0_iter9_reg;
reg   [31:0] tmp_i_i_i2_i_reg_1853;
reg   [31:0] tmp_i_i_i2_i_reg_1853_pp0_iter9_reg;
reg   [31:0] sp_reg_1858;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] z_reg_1864;
reg   [31:0] x_reg_1871;
reg    ap_enable_reg_pp0_iter10;
reg   [31:0] y_reg_1878;
reg   [31:0] tmp_15_i_reg_1884;
reg   [31:0] tmp_15_i_reg_1884_pp0_iter11_reg;
reg   [31:0] tmp_19_i_reg_1889;
reg   [31:0] tmp_19_i_reg_1889_pp0_iter11_reg;
wire   [31:0] grp_fu_431_p2;
reg   [31:0] tmp_23_i_reg_1894;
reg   [31:0] tmp_23_i_reg_1894_pp0_iter11_reg;
reg   [31:0] tmp_i6_reg_1899;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] tmp_i_45_reg_1904;
reg   [31:0] tmp_16_i_reg_1910;
reg   [31:0] tmp_20_i_reg_1915;
reg   [31:0] tmp_14_i_reg_1920;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] tmp_18_i_reg_1925;
wire   [31:0] grp_fu_394_p2;
reg   [31:0] tmp_22_i_reg_1930;
reg   [31:0] p2_0_reg_1935;
reg    ap_enable_reg_pp0_iter13;
wire   [31:0] grp_fu_406_p2;
reg   [31:0] p2_1_reg_1942;
reg   [31:0] p2_2_reg_1948;
reg   [31:0] p2_2_reg_1948_pp0_iter14_reg;
reg   [31:0] p2_2_reg_1948_pp0_iter15_reg;
reg   [31:0] tmp_i7_reg_1954;
reg   [31:0] tmp_i5_46_reg_1959;
reg   [31:0] tmp_16_i1_reg_1964;
reg   [31:0] tmp_20_i1_reg_1969;
reg   [31:0] tmp_21_i_reg_1974;
reg   [31:0] tmp_17_i_reg_1979;
reg    ap_enable_reg_pp0_iter14;
reg   [31:0] tmp_15_i1_reg_1984;
reg   [31:0] tmp_15_i1_reg_1984_pp0_iter15_reg;
reg   [31:0] tmp_14_i1_reg_1990;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] tmp_18_i2_reg_1995;
reg   [31:0] tmp_22_i1_reg_2000;
reg   [31:0] p3_2_reg_2005;
reg    ap_enable_reg_pp0_iter16;
reg   [31:0] p3_2_reg_2005_pp0_iter17_reg;
reg   [31:0] vc_3_reg_2017;
reg   [31:0] vc_3_reg_2017_pp0_iter17_reg;
reg   [31:0] vc_reg_2029;
reg   [31:0] vc_reg_2029_pp0_iter17_reg;
wire   [62:0] tmp_353_fu_832_p1;
reg   [62:0] tmp_353_reg_2040;
reg   [0:0] tmp_305_reg_2045;
reg   [0:0] tmp_305_reg_2045_pp0_iter17_reg;
wire   [21:0] tmp_59_fu_839_p2;
reg   [21:0] tmp_59_reg_2050;
reg   [21:0] tmp_59_reg_2050_pp0_iter17_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter18_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter19_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter20_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter21_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter22_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter23_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter24_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter25_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter26_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter27_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter28_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter29_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter30_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter31_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter32_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter33_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter34_reg;
reg   [21:0] tmp_59_reg_2050_pp0_iter35_reg;
wire   [62:0] tmp_327_fu_849_p1;
reg   [62:0] tmp_327_reg_2055;
wire   [31:0] grp_fu_464_p1;
reg   [31:0] maxAxis_reg_2060;
reg   [31:0] maxAxis_reg_2060_pp0_iter17_reg;
reg   [0:0] tmp_297_reg_2070;
reg   [0:0] tmp_301_reg_2075;
reg   [0:0] tmp_293_reg_2080;
reg   [31:0] absX_reg_2085;
wire   [62:0] tmp_349_fu_881_p1;
reg   [62:0] tmp_349_reg_2095;
wire   [0:0] tmp_294_fu_920_p2;
reg   [0:0] tmp_294_reg_2100;
reg   [0:0] tmp_294_reg_2100_pp0_iter17_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter18_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter19_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter20_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter21_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter22_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter23_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter24_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter25_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter26_reg;
reg   [0:0] tmp_294_reg_2100_pp0_iter27_reg;
reg   [31:0] absY_reg_2104;
reg    ap_enable_reg_pp0_iter17;
reg   [0:0] tmp_314_reg_2115;
reg   [0:0] tmp_322_reg_2120;
reg   [0:0] tmp_325_reg_2125;
wire   [0:0] tmp_316_fu_1018_p2;
reg   [0:0] tmp_316_reg_2130;
wire   [0:0] tmp_324_fu_1070_p2;
reg   [0:0] tmp_324_reg_2136;
wire   [0:0] tmp_326_fu_1076_p2;
reg   [0:0] tmp_326_reg_2142;
wire   [0:0] tmp_329_fu_1081_p2;
reg   [0:0] tmp_329_reg_2148;
reg   [0:0] tmp_330_reg_2154;
wire   [0:0] tmp_334_fu_1087_p2;
reg   [0:0] tmp_334_reg_2159;
wire   [0:0] tmp_306_fu_1208_p2;
reg   [0:0] tmp_306_reg_2165;
wire   [0:0] or_cond1_i_fu_1224_p2;
reg   [0:0] or_cond1_i_reg_2172;
wire   [0:0] tmp_337_fu_1304_p2;
reg   [0:0] tmp_337_reg_2178;
wire   [0:0] sel_tmp3_i_fu_1321_p2;
reg   [0:0] sel_tmp3_i_reg_2184;
wire   [0:0] sel_tmp7_i_fu_1345_p2;
reg   [0:0] sel_tmp7_i_reg_2190;
wire   [0:0] sel_tmp12_i_fu_1370_p2;
reg   [0:0] sel_tmp12_i_reg_2196;
wire   [31:0] maxAxis_5_fu_1376_p3;
reg   [31:0] maxAxis_5_reg_2204;
wire   [0:0] sel_tmp16_i_fu_1383_p2;
reg   [0:0] sel_tmp16_i_reg_2209;
wire   [31:0] vc_5_fu_1396_p3;
reg   [31:0] vc_5_reg_2215;
wire   [31:0] maxAxis_7_fu_1473_p3;
reg   [31:0] maxAxis_7_reg_2220;
wire   [31:0] uc_1_fu_1517_p3;
reg   [31:0] uc_1_reg_2226;
wire   [31:0] vc_8_fu_1536_p3;
reg   [31:0] vc_8_reg_2231;
wire   [0:0] tmp_i_i1_fu_1598_p2;
reg   [0:0] tmp_i_i1_reg_2236;
wire   [2:0] tmp_i_i2_fu_1616_p3;
reg   [2:0] tmp_i_i2_reg_2241;
wire   [31:0] tmp_i_i2_cast_fu_1624_p1;
wire   [31:0] vertical_i_i_fu_1628_p1;
wire   [63:0] grp_fu_498_p1;
reg   [63:0] tmp_41_i_i_reg_2256;
reg    ap_enable_reg_pp0_iter19;
reg   [63:0] tmp_47_i_i_reg_2261;
wire   [63:0] grp_fu_494_p2;
reg   [63:0] tmp_42_i_i_reg_2266;
reg    ap_enable_reg_pp0_iter20;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter21_reg;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter22_reg;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter23_reg;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter24_reg;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter25_reg;
reg   [63:0] tmp_42_i_i_reg_2266_pp0_iter26_reg;
reg   [63:0] tmp_48_i_i_reg_2271;
reg   [63:0] tmp_48_i_i_reg_2271_pp0_iter21_reg;
reg   [63:0] tmp_48_i_i_reg_2271_pp0_iter22_reg;
reg   [63:0] tmp_48_i_i_reg_2271_pp0_iter23_reg;
reg   [63:0] tmp_48_i_i_reg_2271_pp0_iter24_reg;
reg   [63:0] tmp_48_i_i_reg_2271_pp0_iter25_reg;
reg   [31:0] tmp_138_i_reg_2276;
reg    ap_enable_reg_pp0_iter21;
reg   [31:0] tmp_140_i_reg_2281;
reg   [31:0] tmp_139_i_reg_2286;
reg    ap_enable_reg_pp0_iter22;
reg   [31:0] tmp_141_i_reg_2291;
reg   [31:0] u_reg_2296;
reg    ap_enable_reg_pp0_iter23;
reg   [31:0] v_reg_2301;
reg   [63:0] tmp_49_i_i_reg_2306;
reg    ap_enable_reg_pp0_iter24;
reg   [31:0] y_assign_reg_2311;
reg   [63:0] tmp_43_i_i_reg_2316;
reg    ap_enable_reg_pp0_iter25;
reg   [63:0] tmp_50_i_i_reg_2321;
reg   [63:0] tmp_51_i_i_reg_2326;
reg    ap_enable_reg_pp0_iter26;
reg   [63:0] tmp_44_i_i_reg_2331;
reg   [63:0] tmp_45_i_i_reg_2336;
reg    ap_enable_reg_pp0_iter27;
reg   [31:0] m_reg_2341;
reg   [31:0] m_reg_2341_pp0_iter29_reg;
wire   [31:0] grp_atan2_cordic_float_s_fu_315_ap_return;
wire   [0:0] tmp_344_fu_1668_p2;
reg   [0:0] tmp_344_reg_2351_pp0_iter30_reg;
reg   [0:0] tmp_344_reg_2351_pp0_iter31_reg;
wire   [31:0] grp_generic_asin_float_s_fu_310_ap_return;
reg   [31:0] tmp_i_i_i_i_i_reg_2365;
reg   [31:0] phi_reg_2370;
reg   [31:0] tmp_8_i_i_reg_2375;
reg    ap_enable_reg_pp0_iter35;
wire    ap_block_pp0_stage4_subdone;
reg    ap_condition_pp0_exit_iter0_state41;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter36;
wire    grp_sin_or_cos_float_s_fu_321_ap_start;
wire    grp_sin_or_cos_float_s_fu_321_ap_done;
wire    grp_sin_or_cos_float_s_fu_321_ap_idle;
wire    grp_sin_or_cos_float_s_fu_321_ap_ready;
reg   [31:0] grp_sin_or_cos_float_s_fu_321_t_in;
reg    grp_sin_or_cos_float_s_fu_321_do_cos;
wire    grp_sin_or_cos_float_s_fu_336_ap_start;
wire    grp_sin_or_cos_float_s_fu_336_ap_done;
wire    grp_sin_or_cos_float_s_fu_336_ap_idle;
wire    grp_sin_or_cos_float_s_fu_336_ap_ready;
wire    grp_sin_or_cos_float_s_fu_336_do_cos;
wire    grp_sin_or_cos_float_s_fu_351_ap_start;
wire    grp_sin_or_cos_float_s_fu_351_ap_done;
wire    grp_sin_or_cos_float_s_fu_351_ap_idle;
wire    grp_sin_or_cos_float_s_fu_351_ap_ready;
wire    grp_sin_or_cos_float_s_fu_351_do_cos;
wire    grp_sin_or_cos_float_s_fu_366_ap_start;
wire    grp_sin_or_cos_float_s_fu_366_ap_done;
wire    grp_sin_or_cos_float_s_fu_366_ap_idle;
wire    grp_sin_or_cos_float_s_fu_366_ap_ready;
wire    grp_sin_or_cos_float_s_fu_366_do_cos;
reg   [20:0] ap_phi_mux_indvar_flatten_phi_fu_209_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_i_phi_fu_221_p4;
reg   [31:0] ap_phi_mux_j_1_phi_fu_233_p4;
reg   [10:0] ap_phi_mux_a_phi_fu_245_p4;
wire    ap_block_pp0_stage4;
reg   [10:0] ap_phi_mux_b_phi_fu_256_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter1_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter2_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter3_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter4_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter5_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter6_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter7_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter8_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter9_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter10_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter11_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter12_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter13_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter14_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter15_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter16_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter17_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter18_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter19_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter20_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter21_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter22_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter23_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter24_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter25_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter26_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter27_the_assign_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter28_the_assign_reg_263;
wire   [31:0] ap_phi_reg_pp0_iter0_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter1_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter2_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter3_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter4_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter5_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter6_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter7_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter8_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter9_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter10_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter11_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter12_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter13_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter14_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter15_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter16_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter17_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter18_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter19_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter20_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter21_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter22_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter23_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter24_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter25_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter26_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter27_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter28_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter29_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter30_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter31_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter32_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter33_res_0_1_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter34_res_0_1_reg_275;
wire   [31:0] ap_phi_reg_pp0_iter0_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter1_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter2_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter3_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter4_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter5_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter6_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter7_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter8_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter9_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter10_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter11_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter12_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter13_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter14_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter15_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter16_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter17_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter18_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter19_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter20_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter21_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter22_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter23_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter24_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter25_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter26_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter27_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter28_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter29_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter30_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter31_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter32_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter33_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter34_res_1_4_reg_285;
reg   [31:0] ap_phi_reg_pp0_iter35_res_1_4_reg_285;
wire   [31:0] ap_phi_reg_pp0_iter0_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter1_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter2_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter3_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter4_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter5_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter6_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter7_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter8_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter9_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter10_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter11_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter12_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter13_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter14_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter15_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter16_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter17_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter18_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter19_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter20_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter21_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter22_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter23_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter24_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter25_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter26_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter27_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter28_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter29_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter30_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter31_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter32_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter33_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter34_res_0_4_reg_297;
reg   [31:0] ap_phi_reg_pp0_iter35_res_0_4_reg_297;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
reg    grp_sin_or_cos_float_s_fu_321_ap_start_reg;
reg   [41:0] ap_NS_fsm;
wire    ap_NS_fsm_state21;
wire    ap_CS_fsm_state21;
wire    ap_block_pp0_stage3;
reg    grp_sin_or_cos_float_s_fu_336_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_351_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_366_ap_start_reg;
wire   [63:0] tmp_61_fu_1686_p1;
wire   [63:0] tmp_62_cast_fu_1697_p1;
reg   [31:0] grp_fu_382_p0;
reg   [31:0] grp_fu_382_p1;
reg   [31:0] grp_fu_388_p0;
reg   [31:0] grp_fu_388_p1;
reg   [31:0] grp_fu_394_p0;
reg   [31:0] grp_fu_394_p1;
reg   [31:0] grp_fu_400_p0;
reg   [31:0] grp_fu_400_p1;
reg   [31:0] grp_fu_406_p0;
reg   [31:0] grp_fu_406_p1;
reg   [31:0] grp_fu_418_p0;
reg   [31:0] grp_fu_418_p1;
reg   [31:0] grp_fu_424_p0;
reg   [31:0] grp_fu_424_p1;
reg   [31:0] grp_fu_431_p0;
reg   [31:0] grp_fu_431_p1;
reg   [31:0] grp_fu_436_p0;
reg   [31:0] grp_fu_436_p1;
reg   [31:0] grp_fu_441_p0;
reg   [31:0] grp_fu_441_p1;
reg   [31:0] grp_fu_448_p0;
reg   [31:0] grp_fu_448_p1;
wire    ap_CS_fsm_state5;
reg   [31:0] grp_fu_453_p0;
reg   [31:0] grp_fu_453_p1;
reg   [31:0] grp_fu_460_p0;
reg   [63:0] grp_fu_464_p0;
wire   [63:0] ret_i_i_i_i_i1_i_fu_860_p1;
wire   [63:0] ret_i_i_i_i_i_i_fu_872_p1;
wire   [63:0] ret_i_i_i_i_i5_i_fu_932_p1;
reg   [31:0] grp_fu_467_p0;
reg   [31:0] grp_fu_470_p0;
reg   [31:0] grp_fu_470_p1;
reg   [31:0] grp_fu_476_p0;
reg   [31:0] grp_fu_476_p1;
reg   [31:0] grp_fu_482_p0;
reg   [31:0] grp_fu_482_p1;
reg   [63:0] grp_fu_489_p0;
reg   [63:0] grp_fu_489_p1;
reg   [63:0] grp_fu_494_p0;
reg   [63:0] grp_fu_494_p1;
reg   [31:0] grp_fu_498_p0;
wire   [31:0] tmp_289_to_int_fu_574_p1;
wire   [31:0] tmp_289_neg_fu_578_p2;
wire   [31:0] tmp_295_to_int_fu_588_p1;
wire   [31:0] tmp_295_neg_fu_592_p2;
wire   [31:0] i_to_int_fu_619_p1;
wire   [7:0] tmp_282_fu_623_p4;
wire   [22:0] tmp_307_fu_633_p1;
wire   [0:0] notrhs_fu_643_p2;
wire   [0:0] notlhs_fu_637_p2;
wire   [0:0] tmp_283_fu_649_p2;
wire   [0:0] tmp_285_fu_655_p2;
wire   [10:0] a_1_fu_674_p2;
wire   [31:0] j_1_to_int_fu_710_p1;
wire   [7:0] tmp_287_fu_714_p4;
wire   [22:0] tmp_317_fu_724_p1;
wire   [0:0] notrhs1_fu_734_p2;
wire   [0:0] notlhs1_fu_728_p2;
wire   [0:0] tmp_288_fu_740_p2;
wire   [0:0] tmp_290_fu_746_p2;
wire   [31:0] i_to_int_mid1_fu_764_p1;
wire   [7:0] tmp_515_mid1_fu_767_p4;
wire   [22:0] tmp_312_fu_777_p1;
wire   [0:0] notrhs_mid1_fu_787_p2;
wire   [0:0] notlhs_mid1_fu_781_p2;
wire   [0:0] tmp_517_mid1_fu_793_p2;
wire   [0:0] tmp_519_mid1_fu_799_p2;
wire   [20:0] tmp_55_fu_817_p3;
wire   [63:0] p_Val2_31_fu_828_p1;
wire   [21:0] tmp_159_cast_fu_836_p1;
wire   [21:0] tmp_56_cast_fu_824_p1;
wire   [63:0] p_Val2_s_fu_845_p1;
wire   [63:0] p_Result_37_fu_853_p3;
wire   [63:0] p_Result_s_fu_865_p3;
wire   [63:0] p_Val2_30_fu_877_p1;
wire   [31:0] result_0_write_assi_fu_885_p1;
wire   [7:0] tmp_291_fu_888_p4;
wire   [22:0] tmp_319_fu_898_p1;
wire   [0:0] notrhs2_fu_908_p2;
wire   [0:0] notlhs2_fu_902_p2;
wire   [0:0] tmp_292_fu_914_p2;
wire   [63:0] p_Result_36_fu_925_p3;
wire   [31:0] absX_i_to_int_fu_937_p1;
wire   [31:0] absY_i_to_int_fu_954_p1;
wire   [7:0] tmp_308_fu_940_p4;
wire   [22:0] tmp_357_fu_950_p1;
wire   [0:0] notrhs6_fu_977_p2;
wire   [0:0] notlhs6_fu_971_p2;
wire   [7:0] tmp_309_fu_957_p4;
wire   [22:0] tmp_358_fu_967_p1;
wire   [0:0] notrhs7_fu_995_p2;
wire   [0:0] notlhs7_fu_989_p2;
wire   [0:0] tmp_310_fu_983_p2;
wire   [0:0] tmp_311_fu_1001_p2;
wire   [0:0] tmp_313_fu_1007_p2;
wire   [0:0] tmp_315_fu_1013_p2;
wire   [31:0] maxAxis_2_i_to_int_fu_1024_p1;
wire   [7:0] tmp_318_fu_1027_p4;
wire   [22:0] tmp_359_fu_1037_p1;
wire   [0:0] notrhs9_fu_1047_p2;
wire   [0:0] notlhs9_fu_1041_p2;
wire   [0:0] tmp_320_fu_1053_p2;
wire   [0:0] tmp_321_fu_1059_p2;
wire   [0:0] tmp_323_fu_1065_p2;
wire   [31:0] result_0_write_assi_1_fu_1093_p1;
wire   [7:0] tmp_295_fu_1096_p4;
wire   [22:0] tmp_354_fu_1106_p1;
wire   [0:0] notrhs3_fu_1116_p2;
wire   [0:0] notlhs3_fu_1110_p2;
wire   [0:0] tmp_296_fu_1122_p2;
wire   [31:0] result_1_write_assi_fu_1133_p1;
wire   [7:0] tmp_299_fu_1136_p4;
wire   [22:0] tmp_355_fu_1146_p1;
wire   [0:0] notrhs4_fu_1156_p2;
wire   [0:0] notlhs4_fu_1150_p2;
wire   [0:0] tmp_300_fu_1162_p2;
wire   [31:0] result_2_write_assi_fu_1173_p1;
wire   [7:0] tmp_303_fu_1176_p4;
wire   [22:0] tmp_356_fu_1186_p1;
wire   [0:0] notrhs5_fu_1196_p2;
wire   [0:0] notlhs5_fu_1190_p2;
wire   [0:0] tmp_304_fu_1202_p2;
wire   [0:0] tmp_298_fu_1128_p2;
wire   [0:0] p_not_i_fu_1213_p2;
wire   [0:0] tmp3_fu_1219_p2;
wire   [0:0] tmp4_fu_1229_p2;
wire   [0:0] tmp_302_fu_1168_p2;
wire   [0:0] tmp_331_fu_1250_p2;
wire   [0:0] p_not4_i_fu_1239_p2;
wire   [0:0] tmp_332_fu_1254_p2;
wire   [0:0] tmp5_fu_1260_p2;
wire   [0:0] tmp_328_fu_1245_p2;
wire   [31:0] vc_neg_i_fu_1272_p2;
wire   [0:0] tmp6_fu_1282_p2;
wire   [31:0] vc_1_neg_i_fu_1294_p2;
wire   [0:0] or_cond3_i_fu_1233_p2;
wire   [0:0] sel_tmp2_i_fu_1315_p2;
wire   [31:0] maxAxis_2_fu_1309_p3;
wire   [0:0] tmp5_not_fu_1334_p2;
wire   [0:0] sel_tmp6_i_fu_1340_p2;
wire   [31:0] maxAxis_3_fu_1327_p3;
wire   [0:0] or_cond6_i_fu_1266_p2;
wire   [0:0] or_cond8_i_fu_1288_p2;
wire   [0:0] sel_tmp10_i_fu_1358_p2;
wire   [0:0] sel_tmp11_i_fu_1364_p2;
wire   [31:0] maxAxis_4_fu_1351_p3;
wire   [31:0] vc_1_fu_1278_p1;
wire   [31:0] vc_2_fu_1300_p1;
wire   [31:0] vc_4_fu_1389_p3;
wire   [0:0] p_not9_i_fu_1404_p2;
wire   [0:0] tmp_338_fu_1414_p2;
wire   [0:0] tmp7_fu_1419_p2;
wire   [0:0] tmp_335_fu_1409_p2;
wire   [0:0] tmp8_fu_1431_p2;
wire   [0:0] tmp7_not_fu_1442_p2;
wire   [0:0] sel_tmp17_i_fu_1446_p2;
wire   [0:0] sel_tmp18_i_fu_1451_p2;
wire   [0:0] or_cond9_i_fu_1425_p2;
wire   [0:0] or_cond11_i_fu_1437_p2;
wire   [0:0] tmp9_fu_1462_p2;
wire   [0:0] sel_tmp24_i_fu_1468_p2;
wire   [31:0] maxAxis_6_fu_1456_p3;
wire   [31:0] sel_tmp27_v_v_v_i_fu_1480_p3;
wire   [31:0] sel_tmp30_v_v_v_i_fu_1485_p3;
wire   [31:0] sel_tmp34_v_v_v_i_fu_1491_p3;
wire   [31:0] sel_tmp39_v_v_v_i_fu_1497_p3;
wire   [31:0] sel_tmp39_v_v_i_fu_1503_p1;
wire   [31:0] sel_tmp39_v_i_fu_1507_p2;
wire   [31:0] uc_fu_1513_p1;
wire   [31:0] vc_6_fu_1524_p3;
wire   [31:0] vc_7_fu_1529_p3;
wire   [2:0] sel_tmp79_i_fu_1543_p3;
wire   [0:0] tmp_339_fu_1564_p2;
wire   [2:0] sel_tmp86_i_cast_fu_1557_p3;
wire   [2:0] sel_tmp82_i_fu_1550_p3;
wire   [0:0] tmp_340_fu_1584_p2;
wire   [2:0] sel_tmp97_i_cast_fu_1576_p3;
wire   [2:0] sel_tmp91_i_fu_1568_p3;
wire   [2:0] index_assign_fu_1590_p3;
wire   [0:0] tmp_57_fu_1604_p2;
wire   [2:0] tmp_58_fu_1610_p2;
wire   [31:0] the_assign_to_int_fu_1632_p1;
wire   [7:0] tmp_341_fu_1636_p4;
wire   [22:0] tmp_360_fu_1646_p1;
wire   [0:0] notrhs8_fu_1656_p2;
wire   [0:0] notlhs8_fu_1650_p2;
wire   [0:0] tmp_342_fu_1662_p2;
wire   [22:0] tmp_361_fu_1679_p3;
wire   [22:0] tmp_62_fu_1691_p2;
reg   [1:0] grp_fu_388_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
reg   [1:0] grp_fu_406_opcode;
reg   [4:0] grp_fu_470_opcode;
reg   [4:0] grp_fu_476_opcode;
reg   [4:0] grp_fu_482_opcode;
wire    ap_CS_fsm_state218;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1386;
reg    ap_condition_930;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 w = 32'd0;
#0 h = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_321_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_336_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_351_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_366_ap_start_reg = 1'b0;
end

generic_asin_float_s grp_generic_asin_float_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(p3_2_reg_2005),
    .ap_return(grp_generic_asin_float_s_fu_310_ap_return)
);

atan2_cordic_float_s grp_atan2_cordic_float_s_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .y_in(vc_reg_2029),
    .x_in(vc_3_reg_2017),
    .ap_return(grp_atan2_cordic_float_s_fu_315_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_321_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_321_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_321_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_321_ap_ready),
    .ap_ce(1'b1),
    .t_in(grp_sin_or_cos_float_s_fu_321_t_in),
    .do_cos(grp_sin_or_cos_float_s_fu_321_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_321_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_336_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_336_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_336_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_336_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_525),
    .do_cos(grp_sin_or_cos_float_s_fu_336_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_336_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_351(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_351_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_351_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_351_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_351_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_517),
    .do_cos(grp_sin_or_cos_float_s_fu_351_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_351_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_366_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_366_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_366_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_366_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_517),
    .do_cos(grp_sin_or_cos_float_s_fu_366_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_366_ap_return)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_382_p0),
    .din1(grp_fu_382_p1),
    .ce(1'b1),
    .dout(grp_fu_382_p2)
);

convert_faddfsub_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_faddfsub_qcK_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_388_p0),
    .din1(grp_fu_388_p1),
    .opcode(grp_fu_388_opcode),
    .ce(1'b1),
    .dout(grp_fu_388_p2)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_394_p0),
    .din1(grp_fu_394_p1),
    .ce(1'b1),
    .dout(grp_fu_394_p2)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_400_p0),
    .din1(grp_fu_400_p1),
    .ce(1'b1),
    .dout(grp_fu_400_p2)
);

convert_faddfsub_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_faddfsub_qcK_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_406_p0),
    .din1(grp_fu_406_p1),
    .opcode(grp_fu_406_opcode),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_418_p0),
    .din1(grp_fu_418_p1),
    .ce(1'b1),
    .dout(grp_fu_418_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_424_p0),
    .din1(grp_fu_424_p1),
    .ce(1'b1),
    .dout(grp_fu_424_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_431_p0),
    .din1(grp_fu_431_p1),
    .ce(1'b1),
    .dout(grp_fu_431_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(grp_fu_436_p1),
    .ce(1'b1),
    .dout(grp_fu_436_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_441_p0),
    .din1(grp_fu_441_p1),
    .ce(1'b1),
    .dout(grp_fu_441_p2)
);

convert_fdiv_32nskbM #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fdiv_32nskbM_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_448_p0),
    .din1(grp_fu_448_p1),
    .ce(1'b1),
    .dout(grp_fu_448_p2)
);

convert_fdiv_32nskbM #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fdiv_32nskbM_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_453_p0),
    .din1(grp_fu_453_p1),
    .ce(1'b1),
    .dout(grp_fu_453_p2)
);

convert_sitofp_32sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_sitofp_32sc4_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_460_p0),
    .ce(1'b1),
    .dout(grp_fu_460_p1)
);

convert_fptrunc_6tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
convert_fptrunc_6tde_U59(
    .din0(grp_fu_464_p0),
    .dout(grp_fu_464_p1)
);

convert_fpext_32nocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
convert_fpext_32nocq_U60(
    .din0(grp_fu_467_p0),
    .dout(grp_fu_467_p1)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U61(
    .din0(grp_fu_470_p0),
    .din1(grp_fu_470_p1),
    .opcode(grp_fu_470_opcode),
    .dout(grp_fu_470_p2)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U62(
    .din0(grp_fu_476_p0),
    .din1(grp_fu_476_p1),
    .opcode(grp_fu_476_opcode),
    .dout(grp_fu_476_p2)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U63(
    .din0(grp_fu_482_p0),
    .din1(grp_fu_482_p1),
    .opcode(grp_fu_482_opcode),
    .dout(grp_fu_482_p2)
);

convert_dadd_64nsudo #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dadd_64nsudo_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_489_p0),
    .din1(grp_fu_489_p1),
    .ce(1'b1),
    .dout(grp_fu_489_p2)
);

convert_dmul_64nsvdy #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dmul_64nsvdy_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_494_p0),
    .din1(grp_fu_494_p1),
    .ce(1'b1),
    .dout(grp_fu_494_p2)
);

convert_sitodp_32wdI #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
convert_sitodp_32wdI_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_498_p0),
    .ce(1'b1),
    .dout(grp_fu_498_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_condition_pp0_exit_iter0_state41) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state41)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state41);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp0_iter36 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_321_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter4_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_state20) & (1'b1 == ap_NS_fsm_state21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter4_reg == 1'd0)))) begin
            grp_sin_or_cos_float_s_fu_321_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_321_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_321_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & (1'b1 == ap_NS_fsm_state21))) begin
            grp_sin_or_cos_float_s_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_336_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_351_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & (1'b1 == ap_NS_fsm_state21))) begin
            grp_sin_or_cos_float_s_fu_351_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_351_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_351_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & (1'b1 == ap_NS_fsm_state21))) begin
            grp_sin_or_cos_float_s_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_366_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0))) begin
        a_reg_241 <= tmp_152_mid2_v_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        a_reg_241 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_930)) begin
        if ((1'b1 == ap_condition_1386)) begin
            ap_phi_reg_pp0_iter17_the_assign_reg_263 <= 32'd1070141433;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_the_assign_reg_263 <= ap_phi_reg_pp0_iter16_the_assign_reg_263;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_294_reg_2100_pp0_iter27_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_phi_reg_pp0_iter28_the_assign_reg_263 <= grp_atan2_cordic_float_s_fu_315_ap_return;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_the_assign_reg_263 <= ap_phi_reg_pp0_iter27_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter29 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        ap_phi_reg_pp0_iter29_res_0_4_reg_297 <= grp_fu_464_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter29_res_0_4_reg_297 <= ap_phi_reg_pp0_iter28_res_0_4_reg_297;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter29 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        ap_phi_reg_pp0_iter29_res_1_4_reg_285 <= m_reg_2341_pp0_iter29_reg;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter29_res_1_4_reg_285 <= ap_phi_reg_pp0_iter28_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (tmp_344_reg_2351_pp0_iter33_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter34_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_344_reg_2351_pp0_iter33_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter34_reg == 1'd0)))) begin
        ap_phi_reg_pp0_iter34_res_0_1_reg_275 <= grp_fu_441_p2;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter34_res_0_1_reg_275 <= ap_phi_reg_pp0_iter33_res_0_1_reg_275;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_phi_reg_pp0_iter35_res_0_4_reg_297 <= res_0_1_reg_275;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter35_res_0_4_reg_297 <= ap_phi_reg_pp0_iter34_res_0_4_reg_297;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_phi_reg_pp0_iter35_res_1_4_reg_285 <= grp_fu_431_p2;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter35_res_1_4_reg_285 <= ap_phi_reg_pp0_iter34_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0))) begin
        b_reg_252 <= b_1_reg_1833;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        b_reg_252 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        i_reg_217 <= i_mid2_reg_1813;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        i_reg_217 <= 32'd1110704128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        indvar_flatten_reg_205 <= indvar_flatten_next_reg_1783;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        indvar_flatten_reg_205 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        j_1_reg_229 <= j_reg_1823;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        j_1_reg_229 <= 32'd3253731328;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond6_reg_1796 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0))) begin
        a_assign_1_mid1_reg_1838 <= a_assign_1_mid1_fu_804_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_assign_1_reg_1778 <= a_assign_1_fu_660_p3;
        a_assign_1_reg_1778_pp0_iter1_reg <= a_assign_1_reg_1778;
        b_mid2_reg_1801_pp0_iter10_reg <= b_mid2_reg_1801_pp0_iter9_reg;
        b_mid2_reg_1801_pp0_iter11_reg <= b_mid2_reg_1801_pp0_iter10_reg;
        b_mid2_reg_1801_pp0_iter12_reg <= b_mid2_reg_1801_pp0_iter11_reg;
        b_mid2_reg_1801_pp0_iter13_reg <= b_mid2_reg_1801_pp0_iter12_reg;
        b_mid2_reg_1801_pp0_iter14_reg <= b_mid2_reg_1801_pp0_iter13_reg;
        b_mid2_reg_1801_pp0_iter15_reg <= b_mid2_reg_1801_pp0_iter14_reg;
        b_mid2_reg_1801_pp0_iter1_reg <= b_mid2_reg_1801;
        b_mid2_reg_1801_pp0_iter2_reg <= b_mid2_reg_1801_pp0_iter1_reg;
        b_mid2_reg_1801_pp0_iter3_reg <= b_mid2_reg_1801_pp0_iter2_reg;
        b_mid2_reg_1801_pp0_iter4_reg <= b_mid2_reg_1801_pp0_iter3_reg;
        b_mid2_reg_1801_pp0_iter5_reg <= b_mid2_reg_1801_pp0_iter4_reg;
        b_mid2_reg_1801_pp0_iter6_reg <= b_mid2_reg_1801_pp0_iter5_reg;
        b_mid2_reg_1801_pp0_iter7_reg <= b_mid2_reg_1801_pp0_iter6_reg;
        b_mid2_reg_1801_pp0_iter8_reg <= b_mid2_reg_1801_pp0_iter7_reg;
        b_mid2_reg_1801_pp0_iter9_reg <= b_mid2_reg_1801_pp0_iter8_reg;
        exitcond6_reg_1796_pp0_iter1_reg <= exitcond6_reg_1796;
        reg_541_pp0_iter30_reg <= reg_541;
        reg_541_pp0_iter31_reg <= reg_541_pp0_iter30_reg;
        reg_541_pp0_iter32_reg <= reg_541_pp0_iter31_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter10_reg <= tmp_152_mid2_v_reg_1807_pp0_iter9_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter11_reg <= tmp_152_mid2_v_reg_1807_pp0_iter10_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter12_reg <= tmp_152_mid2_v_reg_1807_pp0_iter11_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter13_reg <= tmp_152_mid2_v_reg_1807_pp0_iter12_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter14_reg <= tmp_152_mid2_v_reg_1807_pp0_iter13_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter15_reg <= tmp_152_mid2_v_reg_1807_pp0_iter14_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter1_reg <= tmp_152_mid2_v_reg_1807;
        tmp_152_mid2_v_reg_1807_pp0_iter2_reg <= tmp_152_mid2_v_reg_1807_pp0_iter1_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter3_reg <= tmp_152_mid2_v_reg_1807_pp0_iter2_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter4_reg <= tmp_152_mid2_v_reg_1807_pp0_iter3_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter5_reg <= tmp_152_mid2_v_reg_1807_pp0_iter4_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter6_reg <= tmp_152_mid2_v_reg_1807_pp0_iter5_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter7_reg <= tmp_152_mid2_v_reg_1807_pp0_iter6_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter8_reg <= tmp_152_mid2_v_reg_1807_pp0_iter7_reg;
        tmp_152_mid2_v_reg_1807_pp0_iter9_reg <= tmp_152_mid2_v_reg_1807_pp0_iter8_reg;
        tmp_294_reg_2100_pp0_iter17_reg <= tmp_294_reg_2100;
        tmp_294_reg_2100_pp0_iter18_reg <= tmp_294_reg_2100_pp0_iter17_reg;
        tmp_294_reg_2100_pp0_iter19_reg <= tmp_294_reg_2100_pp0_iter18_reg;
        tmp_294_reg_2100_pp0_iter20_reg <= tmp_294_reg_2100_pp0_iter19_reg;
        tmp_294_reg_2100_pp0_iter21_reg <= tmp_294_reg_2100_pp0_iter20_reg;
        tmp_294_reg_2100_pp0_iter22_reg <= tmp_294_reg_2100_pp0_iter21_reg;
        tmp_294_reg_2100_pp0_iter23_reg <= tmp_294_reg_2100_pp0_iter22_reg;
        tmp_294_reg_2100_pp0_iter24_reg <= tmp_294_reg_2100_pp0_iter23_reg;
        tmp_294_reg_2100_pp0_iter25_reg <= tmp_294_reg_2100_pp0_iter24_reg;
        tmp_294_reg_2100_pp0_iter26_reg <= tmp_294_reg_2100_pp0_iter25_reg;
        tmp_294_reg_2100_pp0_iter27_reg <= tmp_294_reg_2100_pp0_iter26_reg;
        tmp_344_reg_2351_pp0_iter29_reg <= tmp_344_reg_2351;
        tmp_344_reg_2351_pp0_iter30_reg <= tmp_344_reg_2351_pp0_iter29_reg;
        tmp_344_reg_2351_pp0_iter31_reg <= tmp_344_reg_2351_pp0_iter30_reg;
        tmp_344_reg_2351_pp0_iter32_reg <= tmp_344_reg_2351_pp0_iter31_reg;
        tmp_344_reg_2351_pp0_iter33_reg <= tmp_344_reg_2351_pp0_iter32_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        a_assign_reg_1818 <= a_assign_fu_751_p3;
        b_mid2_reg_1801 <= b_mid2_fu_686_p3;
        exitcond6_reg_1796 <= exitcond6_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        absX_reg_2085 <= grp_fu_464_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        absY_reg_2104 <= grp_fu_464_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter10_res_0_1_reg_275 <= ap_phi_reg_pp0_iter9_res_0_1_reg_275;
        ap_phi_reg_pp0_iter10_res_0_4_reg_297 <= ap_phi_reg_pp0_iter9_res_0_4_reg_297;
        ap_phi_reg_pp0_iter10_res_1_4_reg_285 <= ap_phi_reg_pp0_iter9_res_1_4_reg_285;
        ap_phi_reg_pp0_iter10_the_assign_reg_263 <= ap_phi_reg_pp0_iter9_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter11_res_0_1_reg_275 <= ap_phi_reg_pp0_iter10_res_0_1_reg_275;
        ap_phi_reg_pp0_iter11_res_0_4_reg_297 <= ap_phi_reg_pp0_iter10_res_0_4_reg_297;
        ap_phi_reg_pp0_iter11_res_1_4_reg_285 <= ap_phi_reg_pp0_iter10_res_1_4_reg_285;
        ap_phi_reg_pp0_iter11_the_assign_reg_263 <= ap_phi_reg_pp0_iter10_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter12_res_0_1_reg_275 <= ap_phi_reg_pp0_iter11_res_0_1_reg_275;
        ap_phi_reg_pp0_iter12_res_0_4_reg_297 <= ap_phi_reg_pp0_iter11_res_0_4_reg_297;
        ap_phi_reg_pp0_iter12_res_1_4_reg_285 <= ap_phi_reg_pp0_iter11_res_1_4_reg_285;
        ap_phi_reg_pp0_iter12_the_assign_reg_263 <= ap_phi_reg_pp0_iter11_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter13_res_0_1_reg_275 <= ap_phi_reg_pp0_iter12_res_0_1_reg_275;
        ap_phi_reg_pp0_iter13_res_0_4_reg_297 <= ap_phi_reg_pp0_iter12_res_0_4_reg_297;
        ap_phi_reg_pp0_iter13_res_1_4_reg_285 <= ap_phi_reg_pp0_iter12_res_1_4_reg_285;
        ap_phi_reg_pp0_iter13_the_assign_reg_263 <= ap_phi_reg_pp0_iter12_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter14_res_0_1_reg_275 <= ap_phi_reg_pp0_iter13_res_0_1_reg_275;
        ap_phi_reg_pp0_iter14_res_0_4_reg_297 <= ap_phi_reg_pp0_iter13_res_0_4_reg_297;
        ap_phi_reg_pp0_iter14_res_1_4_reg_285 <= ap_phi_reg_pp0_iter13_res_1_4_reg_285;
        ap_phi_reg_pp0_iter14_the_assign_reg_263 <= ap_phi_reg_pp0_iter13_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter15_res_0_1_reg_275 <= ap_phi_reg_pp0_iter14_res_0_1_reg_275;
        ap_phi_reg_pp0_iter15_res_0_4_reg_297 <= ap_phi_reg_pp0_iter14_res_0_4_reg_297;
        ap_phi_reg_pp0_iter15_res_1_4_reg_285 <= ap_phi_reg_pp0_iter14_res_1_4_reg_285;
        ap_phi_reg_pp0_iter15_the_assign_reg_263 <= ap_phi_reg_pp0_iter14_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter16_res_0_1_reg_275 <= ap_phi_reg_pp0_iter15_res_0_1_reg_275;
        ap_phi_reg_pp0_iter16_res_0_4_reg_297 <= ap_phi_reg_pp0_iter15_res_0_4_reg_297;
        ap_phi_reg_pp0_iter16_res_1_4_reg_285 <= ap_phi_reg_pp0_iter15_res_1_4_reg_285;
        ap_phi_reg_pp0_iter16_the_assign_reg_263 <= ap_phi_reg_pp0_iter15_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter17_res_0_1_reg_275 <= ap_phi_reg_pp0_iter16_res_0_1_reg_275;
        ap_phi_reg_pp0_iter17_res_0_4_reg_297 <= ap_phi_reg_pp0_iter16_res_0_4_reg_297;
        ap_phi_reg_pp0_iter17_res_1_4_reg_285 <= ap_phi_reg_pp0_iter16_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter18_res_0_1_reg_275 <= ap_phi_reg_pp0_iter17_res_0_1_reg_275;
        ap_phi_reg_pp0_iter18_res_0_4_reg_297 <= ap_phi_reg_pp0_iter17_res_0_4_reg_297;
        ap_phi_reg_pp0_iter18_res_1_4_reg_285 <= ap_phi_reg_pp0_iter17_res_1_4_reg_285;
        ap_phi_reg_pp0_iter18_the_assign_reg_263 <= ap_phi_reg_pp0_iter17_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_res_0_1_reg_275 <= ap_phi_reg_pp0_iter18_res_0_1_reg_275;
        ap_phi_reg_pp0_iter19_res_0_4_reg_297 <= ap_phi_reg_pp0_iter18_res_0_4_reg_297;
        ap_phi_reg_pp0_iter19_res_1_4_reg_285 <= ap_phi_reg_pp0_iter18_res_1_4_reg_285;
        ap_phi_reg_pp0_iter19_the_assign_reg_263 <= ap_phi_reg_pp0_iter18_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter1_res_0_1_reg_275 <= ap_phi_reg_pp0_iter0_res_0_1_reg_275;
        ap_phi_reg_pp0_iter1_res_0_4_reg_297 <= ap_phi_reg_pp0_iter0_res_0_4_reg_297;
        ap_phi_reg_pp0_iter1_res_1_4_reg_285 <= ap_phi_reg_pp0_iter0_res_1_4_reg_285;
        ap_phi_reg_pp0_iter1_the_assign_reg_263 <= ap_phi_reg_pp0_iter0_the_assign_reg_263;
        indvar_flatten_next_reg_1783 <= indvar_flatten_next_fu_668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_res_0_1_reg_275 <= ap_phi_reg_pp0_iter19_res_0_1_reg_275;
        ap_phi_reg_pp0_iter20_res_0_4_reg_297 <= ap_phi_reg_pp0_iter19_res_0_4_reg_297;
        ap_phi_reg_pp0_iter20_res_1_4_reg_285 <= ap_phi_reg_pp0_iter19_res_1_4_reg_285;
        ap_phi_reg_pp0_iter20_the_assign_reg_263 <= ap_phi_reg_pp0_iter19_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_res_0_1_reg_275 <= ap_phi_reg_pp0_iter20_res_0_1_reg_275;
        ap_phi_reg_pp0_iter21_res_0_4_reg_297 <= ap_phi_reg_pp0_iter20_res_0_4_reg_297;
        ap_phi_reg_pp0_iter21_res_1_4_reg_285 <= ap_phi_reg_pp0_iter20_res_1_4_reg_285;
        ap_phi_reg_pp0_iter21_the_assign_reg_263 <= ap_phi_reg_pp0_iter20_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_res_0_1_reg_275 <= ap_phi_reg_pp0_iter21_res_0_1_reg_275;
        ap_phi_reg_pp0_iter22_res_0_4_reg_297 <= ap_phi_reg_pp0_iter21_res_0_4_reg_297;
        ap_phi_reg_pp0_iter22_res_1_4_reg_285 <= ap_phi_reg_pp0_iter21_res_1_4_reg_285;
        ap_phi_reg_pp0_iter22_the_assign_reg_263 <= ap_phi_reg_pp0_iter21_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_res_0_1_reg_275 <= ap_phi_reg_pp0_iter22_res_0_1_reg_275;
        ap_phi_reg_pp0_iter23_res_0_4_reg_297 <= ap_phi_reg_pp0_iter22_res_0_4_reg_297;
        ap_phi_reg_pp0_iter23_res_1_4_reg_285 <= ap_phi_reg_pp0_iter22_res_1_4_reg_285;
        ap_phi_reg_pp0_iter23_the_assign_reg_263 <= ap_phi_reg_pp0_iter22_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_res_0_1_reg_275 <= ap_phi_reg_pp0_iter23_res_0_1_reg_275;
        ap_phi_reg_pp0_iter24_res_0_4_reg_297 <= ap_phi_reg_pp0_iter23_res_0_4_reg_297;
        ap_phi_reg_pp0_iter24_res_1_4_reg_285 <= ap_phi_reg_pp0_iter23_res_1_4_reg_285;
        ap_phi_reg_pp0_iter24_the_assign_reg_263 <= ap_phi_reg_pp0_iter23_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_res_0_1_reg_275 <= ap_phi_reg_pp0_iter24_res_0_1_reg_275;
        ap_phi_reg_pp0_iter25_res_0_4_reg_297 <= ap_phi_reg_pp0_iter24_res_0_4_reg_297;
        ap_phi_reg_pp0_iter25_res_1_4_reg_285 <= ap_phi_reg_pp0_iter24_res_1_4_reg_285;
        ap_phi_reg_pp0_iter25_the_assign_reg_263 <= ap_phi_reg_pp0_iter24_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_res_0_1_reg_275 <= ap_phi_reg_pp0_iter25_res_0_1_reg_275;
        ap_phi_reg_pp0_iter26_res_0_4_reg_297 <= ap_phi_reg_pp0_iter25_res_0_4_reg_297;
        ap_phi_reg_pp0_iter26_res_1_4_reg_285 <= ap_phi_reg_pp0_iter25_res_1_4_reg_285;
        ap_phi_reg_pp0_iter26_the_assign_reg_263 <= ap_phi_reg_pp0_iter25_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_res_0_1_reg_275 <= ap_phi_reg_pp0_iter26_res_0_1_reg_275;
        ap_phi_reg_pp0_iter27_res_0_4_reg_297 <= ap_phi_reg_pp0_iter26_res_0_4_reg_297;
        ap_phi_reg_pp0_iter27_res_1_4_reg_285 <= ap_phi_reg_pp0_iter26_res_1_4_reg_285;
        ap_phi_reg_pp0_iter27_the_assign_reg_263 <= ap_phi_reg_pp0_iter26_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_res_0_1_reg_275 <= ap_phi_reg_pp0_iter27_res_0_1_reg_275;
        ap_phi_reg_pp0_iter28_res_0_4_reg_297 <= ap_phi_reg_pp0_iter27_res_0_4_reg_297;
        ap_phi_reg_pp0_iter28_res_1_4_reg_285 <= ap_phi_reg_pp0_iter27_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter29_res_0_1_reg_275 <= ap_phi_reg_pp0_iter28_res_0_1_reg_275;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_res_0_1_reg_275 <= ap_phi_reg_pp0_iter1_res_0_1_reg_275;
        ap_phi_reg_pp0_iter2_res_0_4_reg_297 <= ap_phi_reg_pp0_iter1_res_0_4_reg_297;
        ap_phi_reg_pp0_iter2_res_1_4_reg_285 <= ap_phi_reg_pp0_iter1_res_1_4_reg_285;
        ap_phi_reg_pp0_iter2_the_assign_reg_263 <= ap_phi_reg_pp0_iter1_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter30_res_0_1_reg_275 <= ap_phi_reg_pp0_iter29_res_0_1_reg_275;
        ap_phi_reg_pp0_iter30_res_0_4_reg_297 <= ap_phi_reg_pp0_iter29_res_0_4_reg_297;
        ap_phi_reg_pp0_iter30_res_1_4_reg_285 <= ap_phi_reg_pp0_iter29_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter31_res_0_1_reg_275 <= ap_phi_reg_pp0_iter30_res_0_1_reg_275;
        ap_phi_reg_pp0_iter31_res_0_4_reg_297 <= ap_phi_reg_pp0_iter30_res_0_4_reg_297;
        ap_phi_reg_pp0_iter31_res_1_4_reg_285 <= ap_phi_reg_pp0_iter30_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_res_0_1_reg_275 <= ap_phi_reg_pp0_iter31_res_0_1_reg_275;
        ap_phi_reg_pp0_iter32_res_0_4_reg_297 <= ap_phi_reg_pp0_iter31_res_0_4_reg_297;
        ap_phi_reg_pp0_iter32_res_1_4_reg_285 <= ap_phi_reg_pp0_iter31_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_res_0_1_reg_275 <= ap_phi_reg_pp0_iter32_res_0_1_reg_275;
        ap_phi_reg_pp0_iter33_res_0_4_reg_297 <= ap_phi_reg_pp0_iter32_res_0_4_reg_297;
        ap_phi_reg_pp0_iter33_res_1_4_reg_285 <= ap_phi_reg_pp0_iter32_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter34_res_0_4_reg_297 <= ap_phi_reg_pp0_iter33_res_0_4_reg_297;
        ap_phi_reg_pp0_iter34_res_1_4_reg_285 <= ap_phi_reg_pp0_iter33_res_1_4_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_res_0_1_reg_275 <= ap_phi_reg_pp0_iter2_res_0_1_reg_275;
        ap_phi_reg_pp0_iter3_res_0_4_reg_297 <= ap_phi_reg_pp0_iter2_res_0_4_reg_297;
        ap_phi_reg_pp0_iter3_res_1_4_reg_285 <= ap_phi_reg_pp0_iter2_res_1_4_reg_285;
        ap_phi_reg_pp0_iter3_the_assign_reg_263 <= ap_phi_reg_pp0_iter2_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_res_0_1_reg_275 <= ap_phi_reg_pp0_iter3_res_0_1_reg_275;
        ap_phi_reg_pp0_iter4_res_0_4_reg_297 <= ap_phi_reg_pp0_iter3_res_0_4_reg_297;
        ap_phi_reg_pp0_iter4_res_1_4_reg_285 <= ap_phi_reg_pp0_iter3_res_1_4_reg_285;
        ap_phi_reg_pp0_iter4_the_assign_reg_263 <= ap_phi_reg_pp0_iter3_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter5_res_0_1_reg_275 <= ap_phi_reg_pp0_iter4_res_0_1_reg_275;
        ap_phi_reg_pp0_iter5_res_0_4_reg_297 <= ap_phi_reg_pp0_iter4_res_0_4_reg_297;
        ap_phi_reg_pp0_iter5_res_1_4_reg_285 <= ap_phi_reg_pp0_iter4_res_1_4_reg_285;
        ap_phi_reg_pp0_iter5_the_assign_reg_263 <= ap_phi_reg_pp0_iter4_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter6_res_0_1_reg_275 <= ap_phi_reg_pp0_iter5_res_0_1_reg_275;
        ap_phi_reg_pp0_iter6_res_0_4_reg_297 <= ap_phi_reg_pp0_iter5_res_0_4_reg_297;
        ap_phi_reg_pp0_iter6_res_1_4_reg_285 <= ap_phi_reg_pp0_iter5_res_1_4_reg_285;
        ap_phi_reg_pp0_iter6_the_assign_reg_263 <= ap_phi_reg_pp0_iter5_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_res_0_1_reg_275 <= ap_phi_reg_pp0_iter6_res_0_1_reg_275;
        ap_phi_reg_pp0_iter7_res_0_4_reg_297 <= ap_phi_reg_pp0_iter6_res_0_4_reg_297;
        ap_phi_reg_pp0_iter7_res_1_4_reg_285 <= ap_phi_reg_pp0_iter6_res_1_4_reg_285;
        ap_phi_reg_pp0_iter7_the_assign_reg_263 <= ap_phi_reg_pp0_iter6_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_res_0_1_reg_275 <= ap_phi_reg_pp0_iter7_res_0_1_reg_275;
        ap_phi_reg_pp0_iter8_res_0_4_reg_297 <= ap_phi_reg_pp0_iter7_res_0_4_reg_297;
        ap_phi_reg_pp0_iter8_res_1_4_reg_285 <= ap_phi_reg_pp0_iter7_res_1_4_reg_285;
        ap_phi_reg_pp0_iter8_the_assign_reg_263 <= ap_phi_reg_pp0_iter7_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter9_res_0_1_reg_275 <= ap_phi_reg_pp0_iter8_res_0_1_reg_275;
        ap_phi_reg_pp0_iter9_res_0_4_reg_297 <= ap_phi_reg_pp0_iter8_res_0_4_reg_297;
        ap_phi_reg_pp0_iter9_res_1_4_reg_285 <= ap_phi_reg_pp0_iter8_res_1_4_reg_285;
        ap_phi_reg_pp0_iter9_the_assign_reg_263 <= ap_phi_reg_pp0_iter8_the_assign_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        b_1_reg_1833 <= b_1_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_1764 <= exitcond_flatten_fu_608_p2;
        exitcond_flatten_reg_1764_pp0_iter10_reg <= exitcond_flatten_reg_1764_pp0_iter9_reg;
        exitcond_flatten_reg_1764_pp0_iter11_reg <= exitcond_flatten_reg_1764_pp0_iter10_reg;
        exitcond_flatten_reg_1764_pp0_iter12_reg <= exitcond_flatten_reg_1764_pp0_iter11_reg;
        exitcond_flatten_reg_1764_pp0_iter13_reg <= exitcond_flatten_reg_1764_pp0_iter12_reg;
        exitcond_flatten_reg_1764_pp0_iter14_reg <= exitcond_flatten_reg_1764_pp0_iter13_reg;
        exitcond_flatten_reg_1764_pp0_iter15_reg <= exitcond_flatten_reg_1764_pp0_iter14_reg;
        exitcond_flatten_reg_1764_pp0_iter16_reg <= exitcond_flatten_reg_1764_pp0_iter15_reg;
        exitcond_flatten_reg_1764_pp0_iter17_reg <= exitcond_flatten_reg_1764_pp0_iter16_reg;
        exitcond_flatten_reg_1764_pp0_iter18_reg <= exitcond_flatten_reg_1764_pp0_iter17_reg;
        exitcond_flatten_reg_1764_pp0_iter19_reg <= exitcond_flatten_reg_1764_pp0_iter18_reg;
        exitcond_flatten_reg_1764_pp0_iter1_reg <= exitcond_flatten_reg_1764;
        exitcond_flatten_reg_1764_pp0_iter20_reg <= exitcond_flatten_reg_1764_pp0_iter19_reg;
        exitcond_flatten_reg_1764_pp0_iter21_reg <= exitcond_flatten_reg_1764_pp0_iter20_reg;
        exitcond_flatten_reg_1764_pp0_iter22_reg <= exitcond_flatten_reg_1764_pp0_iter21_reg;
        exitcond_flatten_reg_1764_pp0_iter23_reg <= exitcond_flatten_reg_1764_pp0_iter22_reg;
        exitcond_flatten_reg_1764_pp0_iter24_reg <= exitcond_flatten_reg_1764_pp0_iter23_reg;
        exitcond_flatten_reg_1764_pp0_iter25_reg <= exitcond_flatten_reg_1764_pp0_iter24_reg;
        exitcond_flatten_reg_1764_pp0_iter26_reg <= exitcond_flatten_reg_1764_pp0_iter25_reg;
        exitcond_flatten_reg_1764_pp0_iter27_reg <= exitcond_flatten_reg_1764_pp0_iter26_reg;
        exitcond_flatten_reg_1764_pp0_iter28_reg <= exitcond_flatten_reg_1764_pp0_iter27_reg;
        exitcond_flatten_reg_1764_pp0_iter29_reg <= exitcond_flatten_reg_1764_pp0_iter28_reg;
        exitcond_flatten_reg_1764_pp0_iter2_reg <= exitcond_flatten_reg_1764_pp0_iter1_reg;
        exitcond_flatten_reg_1764_pp0_iter30_reg <= exitcond_flatten_reg_1764_pp0_iter29_reg;
        exitcond_flatten_reg_1764_pp0_iter31_reg <= exitcond_flatten_reg_1764_pp0_iter30_reg;
        exitcond_flatten_reg_1764_pp0_iter32_reg <= exitcond_flatten_reg_1764_pp0_iter31_reg;
        exitcond_flatten_reg_1764_pp0_iter33_reg <= exitcond_flatten_reg_1764_pp0_iter32_reg;
        exitcond_flatten_reg_1764_pp0_iter34_reg <= exitcond_flatten_reg_1764_pp0_iter33_reg;
        exitcond_flatten_reg_1764_pp0_iter35_reg <= exitcond_flatten_reg_1764_pp0_iter34_reg;
        exitcond_flatten_reg_1764_pp0_iter3_reg <= exitcond_flatten_reg_1764_pp0_iter2_reg;
        exitcond_flatten_reg_1764_pp0_iter4_reg <= exitcond_flatten_reg_1764_pp0_iter3_reg;
        exitcond_flatten_reg_1764_pp0_iter5_reg <= exitcond_flatten_reg_1764_pp0_iter4_reg;
        exitcond_flatten_reg_1764_pp0_iter6_reg <= exitcond_flatten_reg_1764_pp0_iter5_reg;
        exitcond_flatten_reg_1764_pp0_iter7_reg <= exitcond_flatten_reg_1764_pp0_iter6_reg;
        exitcond_flatten_reg_1764_pp0_iter8_reg <= exitcond_flatten_reg_1764_pp0_iter7_reg;
        exitcond_flatten_reg_1764_pp0_iter9_reg <= exitcond_flatten_reg_1764_pp0_iter8_reg;
        reg_511_pp0_iter10_reg <= reg_511_pp0_iter9_reg;
        reg_511_pp0_iter11_reg <= reg_511_pp0_iter10_reg;
        reg_511_pp0_iter12_reg <= reg_511_pp0_iter11_reg;
        reg_511_pp0_iter13_reg <= reg_511_pp0_iter12_reg;
        reg_511_pp0_iter14_reg <= reg_511_pp0_iter13_reg;
        reg_511_pp0_iter15_reg <= reg_511_pp0_iter14_reg;
        reg_511_pp0_iter16_reg <= reg_511_pp0_iter15_reg;
        reg_511_pp0_iter17_reg <= reg_511_pp0_iter16_reg;
        reg_511_pp0_iter18_reg <= reg_511_pp0_iter17_reg;
        reg_511_pp0_iter19_reg <= reg_511_pp0_iter18_reg;
        reg_511_pp0_iter20_reg <= reg_511_pp0_iter19_reg;
        reg_511_pp0_iter21_reg <= reg_511_pp0_iter20_reg;
        reg_511_pp0_iter22_reg <= reg_511_pp0_iter21_reg;
        reg_511_pp0_iter23_reg <= reg_511_pp0_iter22_reg;
        reg_511_pp0_iter24_reg <= reg_511_pp0_iter23_reg;
        reg_511_pp0_iter25_reg <= reg_511_pp0_iter24_reg;
        reg_511_pp0_iter26_reg <= reg_511_pp0_iter25_reg;
        reg_511_pp0_iter27_reg <= reg_511_pp0_iter26_reg;
        reg_511_pp0_iter28_reg <= reg_511_pp0_iter27_reg;
        reg_511_pp0_iter29_reg <= reg_511_pp0_iter28_reg;
        reg_511_pp0_iter2_reg <= reg_511;
        reg_511_pp0_iter30_reg <= reg_511_pp0_iter29_reg;
        reg_511_pp0_iter31_reg <= reg_511_pp0_iter30_reg;
        reg_511_pp0_iter32_reg <= reg_511_pp0_iter31_reg;
        reg_511_pp0_iter33_reg <= reg_511_pp0_iter32_reg;
        reg_511_pp0_iter34_reg <= reg_511_pp0_iter33_reg;
        reg_511_pp0_iter3_reg <= reg_511_pp0_iter2_reg;
        reg_511_pp0_iter4_reg <= reg_511_pp0_iter3_reg;
        reg_511_pp0_iter5_reg <= reg_511_pp0_iter4_reg;
        reg_511_pp0_iter6_reg <= reg_511_pp0_iter5_reg;
        reg_511_pp0_iter7_reg <= reg_511_pp0_iter6_reg;
        reg_511_pp0_iter8_reg <= reg_511_pp0_iter7_reg;
        reg_511_pp0_iter9_reg <= reg_511_pp0_iter8_reg;
        tmp_i_i_i1_i_reg_1848_pp0_iter9_reg <= tmp_i_i_i1_i_reg_1848;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        h <= height;
        rot_y_0_0_reg_1723 <= grp_sin_or_cos_float_s_fu_321_ap_return;
        rot_y_0_2_reg_1734 <= rot_y_0_2_fu_584_p1;
        rot_y_2_0_reg_1729 <= grp_sin_or_cos_float_s_fu_336_ap_return;
        rot_z_0_0_reg_1739 <= grp_sin_or_cos_float_s_fu_351_ap_return;
        rot_z_0_1_reg_1745 <= grp_sin_or_cos_float_s_fu_366_ap_return;
        rot_z_1_0_reg_1750 <= rot_z_1_0_fu_598_p1;
        tmp_143_reg_1717 <= grp_fu_467_p1;
        tmp_149_reg_1755 <= tmp_149_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        i_1_reg_1788 <= grp_fu_388_p2;
        i_mid2_reg_1813 <= i_mid2_fu_702_p3;
        j_reg_1823 <= grp_fu_400_p2;
        tmp_152_mid2_v_reg_1807 <= tmp_152_mid2_v_fu_694_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        m_reg_2341 <= grp_fu_464_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_reg_2341_pp0_iter29_reg <= m_reg_2341;
        p2_2_reg_1948_pp0_iter14_reg <= p2_2_reg_1948;
        p2_2_reg_1948_pp0_iter15_reg <= p2_2_reg_1948_pp0_iter14_reg;
        p3_2_reg_2005_pp0_iter17_reg <= p3_2_reg_2005;
        tmp_15_i1_reg_1984_pp0_iter15_reg <= tmp_15_i1_reg_1984;
        tmp_42_i_i_reg_2266_pp0_iter21_reg <= tmp_42_i_i_reg_2266;
        tmp_42_i_i_reg_2266_pp0_iter22_reg <= tmp_42_i_i_reg_2266_pp0_iter21_reg;
        tmp_42_i_i_reg_2266_pp0_iter23_reg <= tmp_42_i_i_reg_2266_pp0_iter22_reg;
        tmp_42_i_i_reg_2266_pp0_iter24_reg <= tmp_42_i_i_reg_2266_pp0_iter23_reg;
        tmp_42_i_i_reg_2266_pp0_iter25_reg <= tmp_42_i_i_reg_2266_pp0_iter24_reg;
        tmp_42_i_i_reg_2266_pp0_iter26_reg <= tmp_42_i_i_reg_2266_pp0_iter25_reg;
        tmp_i_i_i2_i_reg_1853_pp0_iter9_reg <= tmp_i_i_i2_i_reg_1853;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        maxAxis_5_reg_2204 <= maxAxis_5_fu_1376_p3;
        or_cond1_i_reg_2172 <= or_cond1_i_fu_1224_p2;
        sel_tmp12_i_reg_2196 <= sel_tmp12_i_fu_1370_p2;
        sel_tmp16_i_reg_2209 <= sel_tmp16_i_fu_1383_p2;
        sel_tmp3_i_reg_2184 <= sel_tmp3_i_fu_1321_p2;
        sel_tmp7_i_reg_2190 <= sel_tmp7_i_fu_1345_p2;
        tmp_306_reg_2165 <= tmp_306_fu_1208_p2;
        tmp_337_reg_2178 <= tmp_337_fu_1304_p2;
        vc_5_reg_2215 <= vc_5_fu_1396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        maxAxis_7_reg_2220 <= maxAxis_7_fu_1473_p3;
        tmp_i_i1_reg_2236 <= tmp_i_i1_fu_1598_p2;
        tmp_i_i2_reg_2241 <= tmp_i_i2_fu_1616_p3;
        uc_1_reg_2226 <= uc_1_fu_1517_p3;
        vc_8_reg_2231 <= vc_8_fu_1536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        maxAxis_reg_2060 <= grp_fu_464_p1;
        tmp_297_reg_2070 <= grp_fu_470_p2;
        tmp_301_reg_2075 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        maxAxis_reg_2060_pp0_iter17_reg <= maxAxis_reg_2060;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter12_reg == 1'd0))) begin
        p2_0_reg_1935 <= grp_fu_400_p2;
        p2_1_reg_1942 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter13_reg == 1'd0))) begin
        p2_2_reg_1948 <= grp_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0))) begin
        p3_2_reg_2005 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        phi_reg_2370 <= grp_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_501 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_506 <= grp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((tmp_149_reg_1755 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0)))) begin
        reg_511 <= grp_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter4_reg == 1'd0)))) begin
        reg_517 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter5_reg == 1'd0)))) begin
        reg_525 <= grp_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter27_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)))) begin
        reg_531 <= grp_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2351 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2351 == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_536 <= grp_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (tmp_344_reg_2351 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2351 == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0)))) begin
        reg_541 <= grp_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (tmp_344_reg_2351_pp0_iter29_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_344_reg_2351_pp0_iter29_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0)))) begin
        reg_546 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2351_pp0_iter32_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2351_pp0_iter32_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_551 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        res_0_1_reg_275 <= ap_phi_reg_pp0_iter34_res_0_1_reg_275;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter9_reg == 1'd0))) begin
        sp_reg_1858 <= grp_sin_or_cos_float_s_fu_321_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter20_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_138_i_reg_2276 <= grp_fu_448_p2;
        tmp_140_i_reg_2281 <= grp_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter22 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter22_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_139_i_reg_2286 <= grp_fu_394_p2;
        tmp_141_i_reg_2291 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter15_reg == 1'd0))) begin
        tmp_14_i1_reg_1990 <= grp_fu_388_p2;
        tmp_18_i2_reg_1995 <= grp_fu_394_p2;
        tmp_22_i1_reg_2000 <= grp_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter11_reg == 1'd0))) begin
        tmp_14_i_reg_1920 <= grp_fu_382_p2;
        tmp_18_i_reg_1925 <= grp_fu_388_p2;
        tmp_22_i_reg_1930 <= grp_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter14_reg == 1'd0))) begin
        tmp_15_i1_reg_1984 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter10_reg == 1'd0))) begin
        tmp_15_i_reg_1884 <= grp_fu_418_p2;
        tmp_19_i_reg_1889 <= grp_fu_424_p2;
        tmp_23_i_reg_1894 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_15_i_reg_1884_pp0_iter11_reg <= tmp_15_i_reg_1884;
        tmp_19_i_reg_1889_pp0_iter11_reg <= tmp_19_i_reg_1889;
        tmp_23_i_reg_1894_pp0_iter11_reg <= tmp_23_i_reg_1894;
        tmp_305_reg_2045_pp0_iter17_reg <= tmp_305_reg_2045;
        tmp_48_i_i_reg_2271_pp0_iter21_reg <= tmp_48_i_i_reg_2271;
        tmp_48_i_i_reg_2271_pp0_iter22_reg <= tmp_48_i_i_reg_2271_pp0_iter21_reg;
        tmp_48_i_i_reg_2271_pp0_iter23_reg <= tmp_48_i_i_reg_2271_pp0_iter22_reg;
        tmp_48_i_i_reg_2271_pp0_iter24_reg <= tmp_48_i_i_reg_2271_pp0_iter23_reg;
        tmp_48_i_i_reg_2271_pp0_iter25_reg <= tmp_48_i_i_reg_2271_pp0_iter24_reg;
        tmp_59_reg_2050_pp0_iter17_reg <= tmp_59_reg_2050;
        tmp_59_reg_2050_pp0_iter18_reg <= tmp_59_reg_2050_pp0_iter17_reg;
        tmp_59_reg_2050_pp0_iter19_reg <= tmp_59_reg_2050_pp0_iter18_reg;
        tmp_59_reg_2050_pp0_iter20_reg <= tmp_59_reg_2050_pp0_iter19_reg;
        tmp_59_reg_2050_pp0_iter21_reg <= tmp_59_reg_2050_pp0_iter20_reg;
        tmp_59_reg_2050_pp0_iter22_reg <= tmp_59_reg_2050_pp0_iter21_reg;
        tmp_59_reg_2050_pp0_iter23_reg <= tmp_59_reg_2050_pp0_iter22_reg;
        tmp_59_reg_2050_pp0_iter24_reg <= tmp_59_reg_2050_pp0_iter23_reg;
        tmp_59_reg_2050_pp0_iter25_reg <= tmp_59_reg_2050_pp0_iter24_reg;
        tmp_59_reg_2050_pp0_iter26_reg <= tmp_59_reg_2050_pp0_iter25_reg;
        tmp_59_reg_2050_pp0_iter27_reg <= tmp_59_reg_2050_pp0_iter26_reg;
        tmp_59_reg_2050_pp0_iter28_reg <= tmp_59_reg_2050_pp0_iter27_reg;
        tmp_59_reg_2050_pp0_iter29_reg <= tmp_59_reg_2050_pp0_iter28_reg;
        tmp_59_reg_2050_pp0_iter30_reg <= tmp_59_reg_2050_pp0_iter29_reg;
        tmp_59_reg_2050_pp0_iter31_reg <= tmp_59_reg_2050_pp0_iter30_reg;
        tmp_59_reg_2050_pp0_iter32_reg <= tmp_59_reg_2050_pp0_iter31_reg;
        tmp_59_reg_2050_pp0_iter33_reg <= tmp_59_reg_2050_pp0_iter32_reg;
        tmp_59_reg_2050_pp0_iter34_reg <= tmp_59_reg_2050_pp0_iter33_reg;
        tmp_59_reg_2050_pp0_iter35_reg <= tmp_59_reg_2050_pp0_iter34_reg;
        vc_3_reg_2017_pp0_iter17_reg <= vc_3_reg_2017;
        vc_reg_2029_pp0_iter17_reg <= vc_reg_2029;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter13_reg == 1'd0))) begin
        tmp_16_i1_reg_1964 <= grp_fu_431_p2;
        tmp_20_i1_reg_1969 <= grp_fu_436_p2;
        tmp_21_i_reg_1974 <= grp_fu_441_p2;
        tmp_i5_46_reg_1959 <= grp_fu_424_p2;
        tmp_i7_reg_1954 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter10_reg == 1'd0))) begin
        tmp_16_i_reg_1910 <= grp_fu_431_p2;
        tmp_20_i_reg_1915 <= grp_fu_436_p2;
        tmp_i6_reg_1899 <= grp_fu_418_p2;
        tmp_i_45_reg_1904 <= grp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter13_reg == 1'd0))) begin
        tmp_17_i_reg_1979 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_284_reg_1759 <= grp_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_608_p2 == 1'd0))) begin
        tmp_289_reg_1768 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_293_reg_2080 <= grp_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_149_reg_1755 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0))) begin
        tmp_294_reg_2100 <= tmp_294_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_305_reg_2045 <= grp_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_314_reg_2115 <= grp_fu_470_p2;
        tmp_322_reg_2120 <= grp_fu_476_p2;
        tmp_325_reg_2125 <= grp_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_316_reg_2130 <= tmp_316_fu_1018_p2;
        tmp_324_reg_2136 <= tmp_324_fu_1070_p2;
        tmp_326_reg_2142 <= tmp_326_fu_1076_p2;
        tmp_329_reg_2148 <= tmp_329_fu_1081_p2;
        tmp_334_reg_2159 <= tmp_334_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_327_reg_2055 <= tmp_327_fu_849_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_330_reg_2154 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_149_reg_1755 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0))) begin
        tmp_344_reg_2351 <= tmp_344_fu_1668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_349_reg_2095 <= tmp_349_fu_881_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_353_reg_2040 <= tmp_353_fu_832_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter18_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_41_i_i_reg_2256 <= grp_fu_498_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter20_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_42_i_i_reg_2266 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter25 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter25_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_43_i_i_reg_2316 <= grp_fu_467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter26_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_44_i_i_reg_2331 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter27_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_45_i_i_reg_2336 <= grp_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter19_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_47_i_i_reg_2261 <= grp_fu_498_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter20 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter20_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_48_i_i_reg_2271 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter24 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter23_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        tmp_49_i_i_reg_2306 <= grp_fu_467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter25 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter25_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_50_i_i_reg_2321 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_reg_1796 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        tmp_518_mid1_reg_1828 <= grp_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter26_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_51_i_i_reg_2326 <= grp_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0))) begin
        tmp_59_reg_2050 <= tmp_59_fu_839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter34_reg == 1'd0))) begin
        tmp_8_i_i_reg_2375 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter7_reg == 1'd0))) begin
        tmp_i_i_i1_i_reg_1848 <= grp_sin_or_cos_float_s_fu_321_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter8_reg == 1'd0))) begin
        tmp_i_i_i2_i_reg_1853 <= grp_sin_or_cos_float_s_fu_321_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_reg_1755 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_i_i_i_i_i_reg_2365 <= grp_generic_asin_float_s_fu_310_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter23 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter23_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        u_reg_2296 <= grp_fu_436_p2;
        v_reg_2301 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0))) begin
        vc_3_reg_2017 <= grp_fu_382_p2;
        vc_reg_2029 <= grp_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        w <= width;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter10_reg == 1'd0))) begin
        x_reg_1871 <= grp_fu_418_p2;
        y_reg_1878 <= grp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter24 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter24_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        y_assign_reg_2311 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        z_reg_1864 <= grp_sin_or_cos_float_s_fu_321_ap_return;
    end
end

always @ (*) begin
    if ((exitcond_flatten_reg_1764 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state41 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state41 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state218)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        ap_phi_mux_a_phi_fu_245_p4 = tmp_152_mid2_v_reg_1807;
    end else begin
        ap_phi_mux_a_phi_fu_245_p4 = a_reg_241;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        ap_phi_mux_b_phi_fu_256_p4 = b_1_reg_1833;
    end else begin
        ap_phi_mux_b_phi_fu_256_p4 = b_reg_252;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_221_p4 = i_mid2_reg_1813;
    end else begin
        ap_phi_mux_i_phi_fu_221_p4 = i_reg_217;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_209_p4 = indvar_flatten_next_reg_1783;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_209_p4 = indvar_flatten_reg_205;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_1_phi_fu_233_p4 = j_reg_1823;
    end else begin
        ap_phi_mux_j_1_phi_fu_233_p4 = j_1_reg_229;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state218)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter35 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        fov_ce0 = 1'b1;
    end else begin
        fov_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter35 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        fov_ce1 = 1'b1;
    end else begin
        fov_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter35 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter35_reg == 1'd0))) begin
        fov_we0 = 1'b1;
    end else begin
        fov_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter35 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter35_reg == 1'd0))) begin
        fov_we1 = 1'b1;
    end else begin
        fov_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_344_fu_1668_p2 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (tmp_344_fu_1668_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_382_p0 = ap_phi_reg_pp0_iter28_the_assign_reg_263;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_382_p0 = tmp_14_i1_reg_1990;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_382_p0 = tmp_22_i_reg_1930;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_382_p0 = tmp_i6_reg_1899;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_382_p0 = ap_phi_mux_i_phi_fu_221_p4;
    end else begin
        grp_fu_382_p0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_344_fu_1668_p2 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_382_p1 = 32'd3226013648;
    end else if (((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (tmp_344_fu_1668_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_382_p1 = 32'd1078530000;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_382_p1 = tmp_15_i1_reg_1984_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_382_p1 = tmp_23_i_reg_1894_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_382_p1 = tmp_i_45_reg_1904;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_382_p1 = 32'd1127481344;
    end else begin
        grp_fu_382_p1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_149_reg_1755 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0))) begin
        grp_fu_388_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter14_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter11_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_608_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter15_reg == 1'd0)))) begin
        grp_fu_388_opcode = 2'd0;
    end else begin
        grp_fu_388_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_388_p0 = 32'd1070141403;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_388_p0 = tmp_18_i2_reg_1995;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_388_p0 = tmp_i7_reg_1954;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_388_p0 = tmp_16_i_reg_1910;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_388_p0 = ap_phi_mux_i_phi_fu_221_p4;
    end else begin
        grp_fu_388_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_388_p1 = tmp_i_i_i_i_i_reg_2365;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_388_p1 = tmp_15_i1_reg_1984_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_388_p1 = tmp_i5_46_reg_1959;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_388_p1 = y_reg_1878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_388_p1 = 32'd1035206572;
    end else begin
        grp_fu_388_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_394_p0 = tmp_138_i_reg_2276;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_394_p0 = tmp_16_i1_reg_1964;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_394_p0 = tmp_20_i_reg_1915;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_394_p0 = ap_phi_mux_j_1_phi_fu_233_p4;
    end else begin
        grp_fu_394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_394_p1 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_394_p1 = tmp_17_i_reg_1979;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_394_p1 = tmp_i_45_reg_1904;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_394_p1 = 32'd1135869952;
    end else begin
        grp_fu_394_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_400_p0 = tmp_140_i_reg_2281;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_400_p0 = tmp_20_i1_reg_1969;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_400_p0 = tmp_14_i_reg_1920;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_400_p0 = ap_phi_mux_j_1_phi_fu_233_p4;
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_400_p1 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_400_p1 = tmp_21_i_reg_1974;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_400_p1 = tmp_15_i_reg_1884_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_400_p1 = 32'd1030749201;
    end else begin
        grp_fu_400_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_00001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter23 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter23_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        grp_fu_406_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter15_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter12_reg == 1'd0)) | ((exitcond6_reg_1796 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0)))) begin
        grp_fu_406_opcode = 2'd0;
    end else begin
        grp_fu_406_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_406_p0 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_406_p0 = tmp_22_i1_reg_2000;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_406_p0 = tmp_18_i_reg_1925;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_406_p0 = i_1_reg_1788;
    end else begin
        grp_fu_406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_406_p1 = v_reg_2301;
    end else if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_406_p1 = p2_2_reg_1948_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_406_p1 = tmp_19_i_reg_1889_pp0_iter11_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_406_p1 = 32'd1127481344;
    end else begin
        grp_fu_406_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_418_p0 = p2_0_reg_1935;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_418_p0 = x_reg_1871;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_418_p0 = z_reg_1864;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_418_p0 = sp_reg_1858;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_418_p0 = a_assign_reg_1818;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_418_p0 = ht;
    end else begin
        grp_fu_418_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_418_p1 = rot_z_0_0_reg_1739;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_418_p1 = rot_y_0_0_reg_1723;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_418_p1 = rot_y_0_2_reg_1734;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_418_p1 = tmp_i_i_i1_i_reg_1848_pp0_iter9_reg;
    end else if (((1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_418_p1 = 32'd1078530000;
    end else begin
        grp_fu_418_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_424_p0 = p2_1_reg_1942;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_424_p0 = y_reg_1878;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_424_p0 = z_reg_1864;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_424_p0 = sp_reg_1858;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_424_p0 = phi_assign_1_mid2_v_s_fu_811_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_424_p0 = hp;
    end else begin
        grp_fu_424_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_424_p1 = rot_z_0_1_reg_1745;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_424_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_424_p1 = tmp_i_i_i2_i_reg_1853_pp0_iter9_reg;
    end else if (((1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_424_p1 = 32'd1078530000;
    end else begin
        grp_fu_424_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_431_p0 = tmp_8_i_i_reg_2375;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_431_p0 = p2_2_reg_1948;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_431_p0 = p2_0_reg_1935;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_431_p0 = x_reg_1871;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_431_p0 = z_reg_1864;
    end else begin
        grp_fu_431_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_431_p1 = reg_511_pp0_iter34_reg;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_431_p1 = rot_z_1_0_reg_1750;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_431_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_431_p1 = rot_y_0_0_reg_1723;
    end else begin
        grp_fu_431_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2351 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2351 == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_436_p0 = reg_536;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_436_p0 = tmp_139_i_reg_2286;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p0 = p2_0_reg_1935;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p0 = x_reg_1871;
    end else begin
        grp_fu_436_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2351 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2351 == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_436_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p1 = rot_y_2_0_reg_1729;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2351_pp0_iter32_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2351_pp0_iter32_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_441_p0 = reg_551;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_441_p0 = tmp_141_i_reg_2291;
    end else if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_441_p0 = p2_1_reg_1942;
    end else begin
        grp_fu_441_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2351_pp0_iter32_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2351_pp0_iter32_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_441_p1 = reg_541_pp0_iter32_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_441_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_441_p1 = rot_z_0_0_reg_1739;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_441_p1 = 32'd0;
    end else begin
        grp_fu_441_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_448_p0 = phi_reg_2370;
    end else if ((((tmp_344_reg_2351_pp0_iter29_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2351_pp0_iter29_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_448_p0 = reg_546;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_448_p0 = uc_1_reg_2226;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_448_p0 = reg_511;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_448_p0 = reg_501;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_344_reg_2351_pp0_iter29_reg == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2351_pp0_iter29_reg == 1'd0) & (exitcond_flatten_reg_1764_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_448_p1 = 32'd1078530000;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_448_p1 = maxAxis_7_reg_2220;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_448_p1 = 32'd1077936128;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_448_p1 = 32'd1127481344;
    end else begin
        grp_fu_448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_453_p0 = vc_8_reg_2231;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_453_p0 = reg_506;
    end else begin
        grp_fu_453_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_453_p1 = maxAxis_7_reg_2220;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_453_p1 = 32'd1127481344;
    end else begin
        grp_fu_453_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_fu_1668_p2 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0) & (tmp_344_fu_1668_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_460_p0 = w;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_460_p0 = h;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_460_p0 = width;
    end else begin
        grp_fu_460_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_464_p0 = reg_531;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_464_p0 = ret_i_i_i_i_i5_i_fu_932_p1;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_464_p0 = ret_i_i_i_i_i_i_fu_872_p1;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_464_p0 = ret_i_i_i_i_i1_i_fu_860_p1;
    end else begin
        grp_fu_464_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_467_p0 = y_assign_reg_2311;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_467_p0 = u_reg_2296;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_467_p0 = vc_reg_2029;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_467_p0 = vc_3_reg_2017;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_467_p0 = p3_2_reg_2005;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_467_p0 = reg_517;
    end else begin
        grp_fu_467_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        grp_fu_470_opcode = 5'd3;
    end else if (((tmp_149_reg_1755 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0))) begin
        grp_fu_470_opcode = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)) | ((tmp_149_reg_1755 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1764_pp0_iter28_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)))) begin
        grp_fu_470_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_470_opcode = 5'd4;
    end else begin
        grp_fu_470_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_470_p0 = ap_phi_reg_pp0_iter28_the_assign_reg_263;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_470_p0 = absX_reg_2085;
    end else if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_470_p0 = vc_3_reg_2017;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_470_p0 = p3_2_reg_2005;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_470_p0 = ap_phi_mux_i_phi_fu_221_p4;
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_470_p1 = 32'd1078530000;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_470_p1 = absY_reg_2104;
    end else if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_149_reg_1755 == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_470_p1 = 32'd0;
    end else begin
        grp_fu_470_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)))) begin
        grp_fu_476_opcode = 5'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0))) begin
        grp_fu_476_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_608_p2 == 1'd0))) begin
        grp_fu_476_opcode = 5'd4;
    end else begin
        grp_fu_476_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_476_p0 = absY_reg_2104;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_476_p0 = absX_reg_2085;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_476_p0 = vc_reg_2029;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_476_p0 = ap_phi_mux_j_1_phi_fu_233_p4;
    end else begin
        grp_fu_476_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_476_p1 = maxAxis_reg_2060;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_476_p1 = 32'd0;
    end else begin
        grp_fu_476_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter17_reg == 1'd0) & (tmp_149_reg_1755 == 1'd0)))) begin
        grp_fu_482_opcode = 5'd3;
    end else if (((exitcond6_reg_1796 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd0))) begin
        grp_fu_482_opcode = 5'd4;
    end else begin
        grp_fu_482_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_482_p0 = maxAxis_reg_2060;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_482_p0 = absY_reg_2104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_482_p0 = i_1_reg_1788;
    end else begin
        grp_fu_482_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_482_p1 = absY_reg_2104;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_482_p1 = absX_reg_2085;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_482_p1 = 32'd0;
    end else begin
        grp_fu_482_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_489_p0 = tmp_45_i_i_reg_2336;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_489_p0 = tmp_51_i_i_reg_2326;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_489_p0 = tmp_42_i_i_reg_2266_pp0_iter26_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_489_p0 = tmp_48_i_i_reg_2271_pp0_iter25_reg;
    end else begin
        grp_fu_489_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_489_p1 = 64'd13830554455654793216;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_489_p1 = tmp_44_i_i_reg_2331;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_489_p1 = tmp_50_i_i_reg_2321;
    end else begin
        grp_fu_489_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_494_p0 = tmp_43_i_i_reg_2316;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_494_p0 = tmp_49_i_i_reg_2306;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_494_p0 = tmp_143_reg_1717;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_494_p1 = tmp_143_reg_1717;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_494_p1 = tmp_47_i_i_reg_2261;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_494_p1 = tmp_41_i_i_reg_2256;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_498_p0 = vertical_i_i_fu_1628_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_498_p0 = tmp_i_i2_cast_fu_1624_p1;
        end else begin
            grp_fu_498_p0 = 'bx;
        end
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_sin_or_cos_float_s_fu_321_do_cos = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_sin_or_cos_float_s_fu_321_do_cos = 1'd1;
    end else begin
        grp_sin_or_cos_float_s_fu_321_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1764_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_sin_or_cos_float_s_fu_321_t_in = reg_517;
    end else if (((1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1764_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_sin_or_cos_float_s_fu_321_t_in = reg_525;
    end else begin
        grp_sin_or_cos_float_s_fu_321_t_in = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter35 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter35 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state218;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_1764 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state218;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_674_p2 = (11'd1 + ap_phi_mux_a_phi_fu_245_p4);

assign a_assign_1_fu_660_p3 = ((tmp_285_fu_655_p2[0:0] === 1'b1) ? grp_fu_382_p2 : i_reg_217);

assign a_assign_1_mid1_fu_804_p3 = ((tmp_519_mid1_fu_799_p2[0:0] === 1'b1) ? grp_fu_406_p2 : i_1_reg_1788);

assign a_assign_fu_751_p3 = ((tmp_290_fu_746_p2[0:0] === 1'b1) ? grp_fu_394_p2 : j_1_reg_229);

assign absX_i_to_int_fu_937_p1 = absX_reg_2085;

assign absY_i_to_int_fu_954_p1 = absY_reg_2104;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state218 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_NS_fsm_state21 = ap_NS_fsm[32'd20];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage4_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage4_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage4_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage4_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage3_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage4_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage3_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage4_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage3_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage4_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage3_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage4_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage3_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage4_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage3_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage4_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage3_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage4_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage2_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage3_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage4_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage2_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage3_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage4_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage2_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage3_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage4_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage2_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage3_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage4_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage2_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage3_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage4_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage2_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage3_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage4_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage2_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage3_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage4_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage2_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage3_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage4_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage2_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage3_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage4_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage1_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage2_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage3_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage4_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage1_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage2_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage3_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage4_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage1_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage2_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage3_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage4_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp0_stage1_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp0_stage2_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp0_stage3_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp0_stage4_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1386 = ((tmp_294_fu_920_p2 == 1'd1) & (tmp_149_reg_1755 == 1'd1) & (exitcond_flatten_reg_1764_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_930 = ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_res_0_1_reg_275 = 'bx;

assign ap_phi_reg_pp0_iter0_res_0_4_reg_297 = 'bx;

assign ap_phi_reg_pp0_iter0_res_1_4_reg_285 = 'bx;

assign ap_phi_reg_pp0_iter0_the_assign_reg_263 = 'bx;

assign b_1_fu_759_p2 = (b_mid2_reg_1801 + 11'd1);

assign b_mid2_fu_686_p3 = ((exitcond6_fu_680_p2[0:0] === 1'b1) ? 11'd0 : ap_phi_mux_b_phi_fu_256_p4);

assign exitcond6_fu_680_p2 = ((ap_phi_mux_b_phi_fu_256_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_608_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_209_p4 == 21'd1048576) ? 1'b1 : 1'b0);

assign fov_address0 = tmp_61_fu_1686_p1;

assign fov_address1 = tmp_62_cast_fu_1697_p1;

assign fov_d0 = ap_phi_reg_pp0_iter35_res_0_4_reg_297;

assign fov_d1 = ap_phi_reg_pp0_iter35_res_1_4_reg_285;

assign grp_sin_or_cos_float_s_fu_321_ap_start = grp_sin_or_cos_float_s_fu_321_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_336_ap_start = grp_sin_or_cos_float_s_fu_336_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_336_do_cos = 1'd0;

assign grp_sin_or_cos_float_s_fu_351_ap_start = grp_sin_or_cos_float_s_fu_351_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_351_do_cos = 1'd1;

assign grp_sin_or_cos_float_s_fu_366_ap_start = grp_sin_or_cos_float_s_fu_366_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_366_do_cos = 1'd0;

assign i_mid2_fu_702_p3 = ((exitcond6_fu_680_p2[0:0] === 1'b1) ? grp_fu_388_p2 : i_reg_217);

assign i_to_int_fu_619_p1 = i_reg_217;

assign i_to_int_mid1_fu_764_p1 = i_1_reg_1788;

assign index_assign_fu_1590_p3 = ((tmp_340_fu_1584_p2[0:0] === 1'b1) ? sel_tmp97_i_cast_fu_1576_p3 : sel_tmp91_i_fu_1568_p3);

assign indvar_flatten_next_fu_668_p2 = (21'd1 + indvar_flatten_reg_205);

assign j_1_to_int_fu_710_p1 = j_1_reg_229;

assign maxAxis_2_fu_1309_p3 = ((or_cond1_i_fu_1224_p2[0:0] === 1'b1) ? maxAxis_reg_2060 : absX_reg_2085);

assign maxAxis_2_i_to_int_fu_1024_p1 = maxAxis_reg_2060;

assign maxAxis_3_fu_1327_p3 = ((sel_tmp3_i_fu_1321_p2[0:0] === 1'b1) ? absX_reg_2085 : maxAxis_2_fu_1309_p3);

assign maxAxis_4_fu_1351_p3 = ((sel_tmp7_i_fu_1345_p2[0:0] === 1'b1) ? absY_reg_2104 : maxAxis_3_fu_1327_p3);

assign maxAxis_5_fu_1376_p3 = ((sel_tmp12_i_fu_1370_p2[0:0] === 1'b1) ? absY_reg_2104 : maxAxis_4_fu_1351_p3);

assign maxAxis_6_fu_1456_p3 = ((sel_tmp18_i_fu_1451_p2[0:0] === 1'b1) ? maxAxis_reg_2060_pp0_iter17_reg : maxAxis_5_reg_2204);

assign maxAxis_7_fu_1473_p3 = ((sel_tmp24_i_fu_1468_p2[0:0] === 1'b1) ? maxAxis_reg_2060_pp0_iter17_reg : maxAxis_6_fu_1456_p3);

assign notlhs1_fu_728_p2 = ((tmp_287_fu_714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_902_p2 = ((tmp_291_fu_888_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs3_fu_1110_p2 = ((tmp_295_fu_1096_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_1150_p2 = ((tmp_299_fu_1136_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_1190_p2 = ((tmp_303_fu_1176_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_971_p2 = ((tmp_308_fu_940_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_989_p2 = ((tmp_309_fu_957_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_1650_p2 = ((tmp_341_fu_1636_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_1041_p2 = ((tmp_318_fu_1027_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_637_p2 = ((tmp_282_fu_623_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_mid1_fu_781_p2 = ((tmp_515_mid1_fu_767_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_734_p2 = ((tmp_317_fu_724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_908_p2 = ((tmp_319_fu_898_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_1116_p2 = ((tmp_354_fu_1106_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_1156_p2 = ((tmp_355_fu_1146_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_1196_p2 = ((tmp_356_fu_1186_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_977_p2 = ((tmp_357_fu_950_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_995_p2 = ((tmp_358_fu_967_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_1656_p2 = ((tmp_360_fu_1646_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_1047_p2 = ((tmp_359_fu_1037_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_643_p2 = ((tmp_307_fu_633_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_mid1_fu_787_p2 = ((tmp_312_fu_777_p1 == 23'd0) ? 1'b1 : 1'b0);

assign or_cond11_i_fu_1437_p2 = (tmp_306_reg_2165 | tmp8_fu_1431_p2);

assign or_cond1_i_fu_1224_p2 = (tmp_316_reg_2130 | tmp3_fu_1219_p2);

assign or_cond3_i_fu_1233_p2 = (tmp_298_fu_1128_p2 | tmp4_fu_1229_p2);

assign or_cond6_i_fu_1266_p2 = (tmp_328_fu_1245_p2 | tmp5_fu_1260_p2);

assign or_cond8_i_fu_1288_p2 = (tmp_302_fu_1168_p2 | tmp6_fu_1282_p2);

assign or_cond9_i_fu_1425_p2 = (tmp_335_fu_1409_p2 | tmp7_fu_1419_p2);

assign p_Result_36_fu_925_p3 = {{1'd0}, {tmp_349_reg_2095}};

assign p_Result_37_fu_853_p3 = {{1'd0}, {tmp_353_reg_2040}};

assign p_Result_s_fu_865_p3 = {{1'd0}, {tmp_327_reg_2055}};

assign p_Val2_30_fu_877_p1 = grp_fu_467_p1;

assign p_Val2_31_fu_828_p1 = grp_fu_467_p1;

assign p_Val2_s_fu_845_p1 = grp_fu_467_p1;

assign p_not4_i_fu_1239_p2 = (tmp_302_fu_1168_p2 ^ 1'd1);

assign p_not9_i_fu_1404_p2 = (tmp_306_reg_2165 ^ 1'd1);

assign p_not_i_fu_1213_p2 = (tmp_298_fu_1128_p2 ^ 1'd1);

assign phi_assign_1_mid2_v_s_fu_811_p3 = ((exitcond6_reg_1796_pp0_iter1_reg[0:0] === 1'b1) ? a_assign_1_mid1_reg_1838 : a_assign_1_reg_1778_pp0_iter1_reg);

assign result_0_write_assi_1_fu_1093_p1 = vc_3_reg_2017_pp0_iter17_reg;

assign result_0_write_assi_fu_885_p1 = vc_3_reg_2017;

assign result_1_write_assi_fu_1133_p1 = vc_reg_2029_pp0_iter17_reg;

assign result_2_write_assi_fu_1173_p1 = p3_2_reg_2005_pp0_iter17_reg;

assign ret_i_i_i_i_i1_i_fu_860_p1 = p_Result_37_fu_853_p3;

assign ret_i_i_i_i_i5_i_fu_932_p1 = p_Result_36_fu_925_p3;

assign ret_i_i_i_i_i_i_fu_872_p1 = p_Result_s_fu_865_p3;

assign rot_y_0_2_fu_584_p1 = tmp_289_neg_fu_578_p2;

assign rot_z_1_0_fu_598_p1 = tmp_295_neg_fu_592_p2;

assign sel_tmp10_i_fu_1358_p2 = (tmp4_fu_1229_p2 & or_cond6_i_fu_1266_p2);

assign sel_tmp11_i_fu_1364_p2 = (or_cond8_i_fu_1288_p2 ^ 1'd1);

assign sel_tmp12_i_fu_1370_p2 = (sel_tmp11_i_fu_1364_p2 & sel_tmp10_i_fu_1358_p2);

assign sel_tmp16_i_fu_1383_p2 = (sel_tmp10_i_fu_1358_p2 & or_cond8_i_fu_1288_p2);

assign sel_tmp17_i_fu_1446_p2 = (tmp_334_reg_2159 & tmp7_not_fu_1442_p2);

assign sel_tmp18_i_fu_1451_p2 = (sel_tmp17_i_fu_1446_p2 & sel_tmp16_i_reg_2209);

assign sel_tmp24_i_fu_1468_p2 = (tmp9_fu_1462_p2 & sel_tmp16_i_reg_2209);

assign sel_tmp27_v_v_v_i_fu_1480_p3 = ((or_cond1_i_reg_2172[0:0] === 1'b1) ? vc_3_reg_2017_pp0_iter17_reg : p3_2_reg_2005_pp0_iter17_reg);

assign sel_tmp2_i_fu_1315_p2 = (or_cond3_i_fu_1233_p2 ^ 1'd1);

assign sel_tmp30_v_v_v_i_fu_1485_p3 = ((sel_tmp3_i_reg_2184[0:0] === 1'b1) ? p3_2_reg_2005_pp0_iter17_reg : sel_tmp27_v_v_v_i_fu_1480_p3);

assign sel_tmp34_v_v_v_i_fu_1491_p3 = ((sel_tmp7_i_reg_2190[0:0] === 1'b1) ? p3_2_reg_2005_pp0_iter17_reg : sel_tmp30_v_v_v_i_fu_1485_p3);

assign sel_tmp39_v_i_fu_1507_p2 = (sel_tmp39_v_v_i_fu_1503_p1 ^ 32'd2147483648);

assign sel_tmp39_v_v_i_fu_1503_p1 = sel_tmp39_v_v_v_i_fu_1497_p3;

assign sel_tmp39_v_v_v_i_fu_1497_p3 = ((sel_tmp12_i_reg_2196[0:0] === 1'b1) ? p3_2_reg_2005_pp0_iter17_reg : sel_tmp34_v_v_v_i_fu_1491_p3);

assign sel_tmp3_i_fu_1321_p2 = (sel_tmp2_i_fu_1315_p2 & or_cond1_i_fu_1224_p2);

assign sel_tmp6_i_fu_1340_p2 = (tmp_326_reg_2142 & tmp5_not_fu_1334_p2);

assign sel_tmp79_i_fu_1543_p3 = ((sel_tmp3_i_reg_2184[0:0] === 1'b1) ? 3'd5 : 3'd3);

assign sel_tmp7_i_fu_1345_p2 = (tmp4_fu_1229_p2 & sel_tmp6_i_fu_1340_p2);

assign sel_tmp82_i_fu_1550_p3 = ((or_cond1_i_reg_2172[0:0] === 1'b1) ? sel_tmp79_i_fu_1543_p3 : 3'd4);

assign sel_tmp86_i_cast_fu_1557_p3 = ((sel_tmp12_i_reg_2196[0:0] === 1'b1) ? 3'd0 : 3'd1);

assign sel_tmp91_i_fu_1568_p3 = ((tmp_339_fu_1564_p2[0:0] === 1'b1) ? sel_tmp86_i_cast_fu_1557_p3 : sel_tmp82_i_fu_1550_p3);

assign sel_tmp97_i_cast_fu_1576_p3 = ((sel_tmp24_i_fu_1468_p2[0:0] === 1'b1) ? 3'd3 : 3'd2);

assign the_assign_to_int_fu_1632_p1 = ap_phi_reg_pp0_iter28_the_assign_reg_263;

assign tmp3_fu_1219_p2 = (tmp_324_reg_2136 | p_not_i_fu_1213_p2);

assign tmp4_fu_1229_p2 = (tmp_324_reg_2136 | tmp_316_reg_2130);

assign tmp5_fu_1260_p2 = (tmp_332_fu_1254_p2 | p_not4_i_fu_1239_p2);

assign tmp5_not_fu_1334_p2 = (tmp_331_fu_1250_p2 & tmp_302_fu_1168_p2);

assign tmp6_fu_1282_p2 = (tmp_332_fu_1254_p2 | tmp_328_fu_1245_p2);

assign tmp7_fu_1419_p2 = (tmp_338_fu_1414_p2 | p_not9_i_fu_1404_p2);

assign tmp7_not_fu_1442_p2 = (tmp_337_reg_2178 & tmp_306_reg_2165);

assign tmp8_fu_1431_p2 = (tmp_338_fu_1414_p2 | tmp_335_fu_1409_p2);

assign tmp9_fu_1462_p2 = (or_cond9_i_fu_1425_p2 & or_cond11_i_fu_1437_p2);

assign tmp_149_fu_602_p2 = ((option == 32'd0) ? 1'b1 : 1'b0);

assign tmp_152_mid2_v_fu_694_p3 = ((exitcond6_fu_680_p2[0:0] === 1'b1) ? a_1_fu_674_p2 : ap_phi_mux_a_phi_fu_245_p4);

assign tmp_159_cast_fu_836_p1 = b_mid2_reg_1801_pp0_iter15_reg;

assign tmp_282_fu_623_p4 = {{i_to_int_fu_619_p1[30:23]}};

assign tmp_283_fu_649_p2 = (notrhs_fu_643_p2 | notlhs_fu_637_p2);

assign tmp_285_fu_655_p2 = (tmp_284_reg_1759 & tmp_283_fu_649_p2);

assign tmp_287_fu_714_p4 = {{j_1_to_int_fu_710_p1[30:23]}};

assign tmp_288_fu_740_p2 = (notrhs1_fu_734_p2 | notlhs1_fu_728_p2);

assign tmp_289_neg_fu_578_p2 = (tmp_289_to_int_fu_574_p1 ^ 32'd2147483648);

assign tmp_289_to_int_fu_574_p1 = grp_sin_or_cos_float_s_fu_336_ap_return;

assign tmp_290_fu_746_p2 = (tmp_289_reg_1768 & tmp_288_fu_740_p2);

assign tmp_291_fu_888_p4 = {{result_0_write_assi_fu_885_p1[30:23]}};

assign tmp_292_fu_914_p2 = (notrhs2_fu_908_p2 | notlhs2_fu_902_p2);

assign tmp_294_fu_920_p2 = (tmp_293_reg_2080 & tmp_292_fu_914_p2);

assign tmp_295_fu_1096_p4 = {{result_0_write_assi_1_fu_1093_p1[30:23]}};

assign tmp_295_neg_fu_592_p2 = (tmp_295_to_int_fu_588_p1 ^ 32'd2147483648);

assign tmp_295_to_int_fu_588_p1 = grp_sin_or_cos_float_s_fu_366_ap_return;

assign tmp_296_fu_1122_p2 = (notrhs3_fu_1116_p2 | notlhs3_fu_1110_p2);

assign tmp_298_fu_1128_p2 = (tmp_297_reg_2070 & tmp_296_fu_1122_p2);

assign tmp_299_fu_1136_p4 = {{result_1_write_assi_fu_1133_p1[30:23]}};

assign tmp_300_fu_1162_p2 = (notrhs4_fu_1156_p2 | notlhs4_fu_1150_p2);

assign tmp_302_fu_1168_p2 = (tmp_301_reg_2075 & tmp_300_fu_1162_p2);

assign tmp_303_fu_1176_p4 = {{result_2_write_assi_fu_1173_p1[30:23]}};

assign tmp_304_fu_1202_p2 = (notrhs5_fu_1196_p2 | notlhs5_fu_1190_p2);

assign tmp_306_fu_1208_p2 = (tmp_305_reg_2045_pp0_iter17_reg & tmp_304_fu_1202_p2);

assign tmp_307_fu_633_p1 = i_to_int_fu_619_p1[22:0];

assign tmp_308_fu_940_p4 = {{absX_i_to_int_fu_937_p1[30:23]}};

assign tmp_309_fu_957_p4 = {{absY_i_to_int_fu_954_p1[30:23]}};

assign tmp_310_fu_983_p2 = (notrhs6_fu_977_p2 | notlhs6_fu_971_p2);

assign tmp_311_fu_1001_p2 = (notrhs7_fu_995_p2 | notlhs7_fu_989_p2);

assign tmp_312_fu_777_p1 = i_to_int_mid1_fu_764_p1[22:0];

assign tmp_313_fu_1007_p2 = (tmp_311_fu_1001_p2 & tmp_310_fu_983_p2);

assign tmp_315_fu_1013_p2 = (tmp_314_reg_2115 & tmp_313_fu_1007_p2);

assign tmp_316_fu_1018_p2 = (tmp_315_fu_1013_p2 ^ 1'd1);

assign tmp_317_fu_724_p1 = j_1_to_int_fu_710_p1[22:0];

assign tmp_318_fu_1027_p4 = {{maxAxis_2_i_to_int_fu_1024_p1[30:23]}};

assign tmp_319_fu_898_p1 = result_0_write_assi_fu_885_p1[22:0];

assign tmp_320_fu_1053_p2 = (notrhs9_fu_1047_p2 | notlhs9_fu_1041_p2);

assign tmp_321_fu_1059_p2 = (tmp_320_fu_1053_p2 & tmp_310_fu_983_p2);

assign tmp_323_fu_1065_p2 = (tmp_322_reg_2120 & tmp_321_fu_1059_p2);

assign tmp_324_fu_1070_p2 = (tmp_323_fu_1065_p2 ^ 1'd1);

assign tmp_326_fu_1076_p2 = (tmp_325_reg_2125 & tmp_313_fu_1007_p2);

assign tmp_327_fu_849_p1 = p_Val2_s_fu_845_p1[62:0];

assign tmp_328_fu_1245_p2 = (tmp_326_reg_2142 ^ 1'd1);

assign tmp_329_fu_1081_p2 = (tmp_320_fu_1053_p2 & tmp_311_fu_1001_p2);

assign tmp_331_fu_1250_p2 = (tmp_330_reg_2154 & tmp_329_reg_2148);

assign tmp_332_fu_1254_p2 = (tmp_331_fu_1250_p2 ^ 1'd1);

assign tmp_334_fu_1087_p2 = (tmp_321_fu_1059_p2 & grp_fu_482_p2);

assign tmp_335_fu_1409_p2 = (tmp_334_reg_2159 ^ 1'd1);

assign tmp_337_fu_1304_p2 = (tmp_329_reg_2148 & grp_fu_482_p2);

assign tmp_338_fu_1414_p2 = (tmp_337_reg_2178 ^ 1'd1);

assign tmp_339_fu_1564_p2 = (sel_tmp7_i_reg_2190 | sel_tmp12_i_reg_2196);

assign tmp_340_fu_1584_p2 = (sel_tmp24_i_fu_1468_p2 | sel_tmp18_i_fu_1451_p2);

assign tmp_341_fu_1636_p4 = {{the_assign_to_int_fu_1632_p1[30:23]}};

assign tmp_342_fu_1662_p2 = (notrhs8_fu_1656_p2 | notlhs8_fu_1650_p2);

assign tmp_344_fu_1668_p2 = (tmp_342_fu_1662_p2 & grp_fu_470_p2);

assign tmp_349_fu_881_p1 = p_Val2_30_fu_877_p1[62:0];

assign tmp_353_fu_832_p1 = p_Val2_31_fu_828_p1[62:0];

assign tmp_354_fu_1106_p1 = result_0_write_assi_1_fu_1093_p1[22:0];

assign tmp_355_fu_1146_p1 = result_1_write_assi_fu_1133_p1[22:0];

assign tmp_356_fu_1186_p1 = result_2_write_assi_fu_1173_p1[22:0];

assign tmp_357_fu_950_p1 = absX_i_to_int_fu_937_p1[22:0];

assign tmp_358_fu_967_p1 = absY_i_to_int_fu_954_p1[22:0];

assign tmp_359_fu_1037_p1 = maxAxis_2_i_to_int_fu_1024_p1[22:0];

assign tmp_360_fu_1646_p1 = the_assign_to_int_fu_1632_p1[22:0];

assign tmp_361_fu_1679_p3 = {{tmp_59_reg_2050_pp0_iter35_reg}, {1'd0}};

assign tmp_515_mid1_fu_767_p4 = {{i_to_int_mid1_fu_764_p1[30:23]}};

assign tmp_517_mid1_fu_793_p2 = (notrhs_mid1_fu_787_p2 | notlhs_mid1_fu_781_p2);

assign tmp_519_mid1_fu_799_p2 = (tmp_518_mid1_reg_1828 & tmp_517_mid1_fu_793_p2);

assign tmp_55_fu_817_p3 = {{tmp_152_mid2_v_reg_1807_pp0_iter15_reg}, {10'd0}};

assign tmp_56_cast_fu_824_p1 = tmp_55_fu_817_p3;

assign tmp_57_fu_1604_p2 = ((index_assign_fu_1590_p3 < 3'd3) ? 1'b1 : 1'b0);

assign tmp_58_fu_1610_p2 = ($signed(3'd5) + $signed(index_assign_fu_1590_p3));

assign tmp_59_fu_839_p2 = (tmp_159_cast_fu_836_p1 + tmp_56_cast_fu_824_p1);

assign tmp_61_fu_1686_p1 = tmp_361_fu_1679_p3;

assign tmp_62_cast_fu_1697_p1 = tmp_62_fu_1691_p2;

assign tmp_62_fu_1691_p2 = (tmp_361_fu_1679_p3 | 23'd1);

assign tmp_i_i1_fu_1598_p2 = ((index_assign_fu_1590_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_i_i2_cast_fu_1624_p1 = tmp_i_i2_reg_2241;

assign tmp_i_i2_fu_1616_p3 = ((tmp_57_fu_1604_p2[0:0] === 1'b1) ? index_assign_fu_1590_p3 : tmp_58_fu_1610_p2);

assign uc_1_fu_1517_p3 = ((sel_tmp18_i_fu_1451_p2[0:0] === 1'b1) ? vc_3_reg_2017_pp0_iter17_reg : uc_fu_1513_p1);

assign uc_fu_1513_p1 = sel_tmp39_v_i_fu_1507_p2;

assign vc_1_fu_1278_p1 = vc_neg_i_fu_1272_p2;

assign vc_1_neg_i_fu_1294_p2 = (result_0_write_assi_1_fu_1093_p1 ^ 32'd2147483648);

assign vc_2_fu_1300_p1 = vc_1_neg_i_fu_1294_p2;

assign vc_4_fu_1389_p3 = ((sel_tmp3_i_fu_1321_p2[0:0] === 1'b1) ? vc_1_fu_1278_p1 : vc_reg_2029_pp0_iter17_reg);

assign vc_5_fu_1396_p3 = ((sel_tmp7_i_fu_1345_p2[0:0] === 1'b1) ? vc_2_fu_1300_p1 : vc_4_fu_1389_p3);

assign vc_6_fu_1524_p3 = ((sel_tmp12_i_reg_2196[0:0] === 1'b1) ? vc_3_reg_2017_pp0_iter17_reg : vc_5_reg_2215);

assign vc_7_fu_1529_p3 = ((sel_tmp18_i_fu_1451_p2[0:0] === 1'b1) ? vc_reg_2029_pp0_iter17_reg : vc_6_fu_1524_p3);

assign vc_8_fu_1536_p3 = ((sel_tmp24_i_fu_1468_p2[0:0] === 1'b1) ? vc_reg_2029_pp0_iter17_reg : vc_7_fu_1529_p3);

assign vc_neg_i_fu_1272_p2 = (result_1_write_assi_fu_1133_p1 ^ 32'd2147483648);

assign vertical_i_i_fu_1628_p1 = tmp_i_i1_reg_2236;

endmodule //convert
