- SDF (Standard Delay Format): has delay information for every instance, wire and register 
- TCF (Toggle Count Format): has switching information for input, output and wire
	- ref: [[How to analyze annotation report of the report_sdb_annotation command in Genus_Joules.pdf]]
- 切記：不論是哪個方法，TCF都要先出現，因爲Netlist會有N次iteration的緣故，TCF如果要做Renaming，需要跟著Nestlist一起iteration
- RTL-level power Report
	- 1st: RTL simulation generate
		- TCF
	- 2nd: Synthesis tool with power report for RTL-level power need: 
		- SDC
		- TCF from RTL-level simulation
		- Netlist
		- Techlib: 6T, SVT, **TT, Normal Volt, 25c**
		- write_tcf -computed
		- 不需要SDF
			- ref: https://www.youtube.com/watch?v=Iz1pTSgo8HY
			- SDF也有會有mapping的問題，通常SDF是在Post-Pre Layout才會extract
- RTL-level simulation with TCF renaming power Report
	- 1st: RTL simulation generate
		- TCF
	- 2nd: Synthesis tool with power report for RTL-level power need: 
		- SDC
		- TCF from RTL-level simulation（需要處理TCF Renaming）
		- Netlist
		- Techlib: 6T, SVT, **TT, Normal Volt, 25c**
		- write_tcf -computed
		- 不需要SDF
			- ref: https://www.youtube.com/watch?v=Iz1pTSgo8HY
			- SDF也有會有mapping的問題，通常SDF是在Post-Pre Layout才會extract
- Gate-level power Report
	- Gate simulation generate: 
		- TCF
	- Synthesis tool with power report for Gate-level power need: 
		- SDC??
		- TCF from Gate-level simulation
		- Netlist
		- Techlib: 6T, SVT, **TT, Normal Volt, 25c**
		- write_tcf -computed
		- 不需要SDF
			- ref: https://www.youtube.com/watch?v=Iz1pTSgo8HY
			- SDF也有會有mapping的問題，通常SDF是在Post-Pre Layout才會extract
# annotation_report

- ref: [[Task-5253.pdf]]
- ![[Pasted image 20250905132700.png]]
- ![[Pasted image 20250822180319.png]]
- ![[Pasted image 20250822172530.png]]
- 結論1: 
	- 有沒有下write_tcf -computed, 只是report的方式不同而已，在Genus的Power中，都將Unasserted的部分推估成100%，只是寫出來的Annoation有沒有回報而已，Power Consumption結果完全一樣
- 結論2: 
	- Input / Memory / Flop 在 unasserted 下，defualt toggle rate 是 2%
	- Driver nets / RTL Driver nets / Outputs 在 unasserted下，會 propagate 計算
	- Outputs 如果前級為Flop則會 unasserted
- ![[Pasted image 20250822171824.png]]
- RTL-level simulation with TCF renaming power flow
	- ![[power_flow.svg]]
