============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:15:21 am
  Module:                 booth32x32_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance    Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
----------------------------------------------------------------------------------
booth32x32_top              15657  41793.230     0.000    41793.230    <none> (D) 

 (D) = wireload is default in technology library
