//---------------------------------------------------------------
// File: mac_mem_controller_combined.sv (timing-optimized version)
// Function:
//   - Unified MAC controller for Mamba SSM
//   - Includes synchronized WBUF + XT pipelines
//   - Fully AXI-Stream compatible
//---------------------------------------------------------------
module mac_mem_controller_combined #(
    parameter int TILE_SIZE  = 4,
    parameter int DATA_WIDTH = 16,
    parameter int ACC_WIDTH  = 32,
    parameter int FRAC_BITS  = 8,
    parameter int N_BANK     = 12,
    parameter int ADDR_W     = 10,   // WBUF address width
    parameter int DATA_W     = 256,
    parameter int XT_ADDR_W  = 6     // XT ROM address width (e.g., depth 64)
)(
    input  logic clk,
    input  logic rst_n,

    // ===== AXI-Stream handshakes =====
    input  logic s_axis_TVALID,   // ä¸Šæ¸¸å‘æ¥çš„æ•°æ®æœ‰æ•ˆä¿¡å·
    output logic s_axis_TREADY,   // å‘Šè¯‰ä¸Šæ¸¸ï¼šæˆ‘èƒ½æ¥æ”¶
    output logic m_axis_TVALID,   // è¾“å‡ºç»™ä¸‹æ¸¸ï¼šæ•°æ®æœ‰æ•ˆ
    input  logic m_axis_TREADY,   // ä»ä¸‹æ¸¸æ¥æ”¶çš„ï¼šå‡†å¤‡å¥½ä¿¡å·

    // ===== Final MAC result =====
    output logic signed [ACC_WIDTH-1:0] reduced_vec [TILE_SIZE-1:0]
);

    // ==========================================================
    // FSM States
    // ==========================================================
    typedef enum logic [2:0] {
        IDLE, RUN_PIPELINE, WAIT_DONE
    } state_t;
    state_t state, next_state;

    logic [15:0] tile_cnt;
    (* keep = "true" *) logic [15:0] tile_cnt_for_xt; // duplicate register to localize XT fanout
    logic [15:0] tile_cnt_next;
    logic valid_in, valid_out;
    // Track previous valid_out and last handshake to align WAIT_DONE exit
    logic valid_out_q;
    //ogic last_handshake_q;
    // Delay valid_in until WBUF data is stable
    logic [2:0] wbuf_cnt; // counts cycles in RUN_PIPELINE
    logic       wbuf_ready;
    // Per-bank address counters for WBUF addressing
    logic [ADDR_W-1:0] addr_bank_cnt [N_BANK];
    // Drain cycles after reaching tile_cnt==63 to capture last WBUF returns
    logic [1:0] drain_cnt;

    // é¢„å…ˆè®¡ç®—ä¸‹ä¸€æ‹çš„ tile è®¡æ•°ï¼Œä¾›å¤šä¸ªå¯„å­˜å™¨å¤ç”¨
    always_comb begin
        tile_cnt_next = tile_cnt;
        if (state == RUN_PIPELINE) begin
            if (tile_cnt != 16'd63)
                tile_cnt_next = tile_cnt + 1'b1;
        end else if (state == IDLE) begin
            tile_cnt_next = 16'd0;
        end
    end

    // ==========================================================
    // 1ï¸âƒ£ WBUF pipeline stage
    // ==========================================================
    logic [3:0][$clog2(N_BANK)-1:0] bank_sel, bank_sel_reg;
    logic [3:0][ADDR_W-1:0]         addr_sel, addr_sel_reg;
    logic [3:0]                     en_sel, en_sel_reg;
    logic [3:0][DATA_W-1:0]         w_data, w_data_reg;

    // --- æ§åˆ¶ä¿¡å·ç”Ÿæˆ ---
    // æ¸è¿›å¼æ¿€æ´»ï¼šç¬¬1/2/3/4æ‹åˆ†åˆ«ä½¿èƒ½1/2/3/4ä¸ªbanké€šé“
    // åœ°å€é‡‡ç”¨æ¯ä¸ªbankç‹¬ç«‹çš„è®¿é—®è®¡æ•°ï¼Œè€Œéå…¨å±€tile_cnt
    always_comb begin
        for (int i = 0; i < 4; i++) begin
            // Start order at {0,3,6,9} when tile_cnt==0
            bank_sel[i] = (tile_cnt[5:0] + $unsigned(3*i)) % N_BANK;
            addr_sel[i] = addr_bank_cnt[ bank_sel[i] ];
        end
        en_sel[0] = (state == RUN_PIPELINE);
        en_sel[1] = (state == RUN_PIPELINE) && (tile_cnt >= 16'd1);
        en_sel[2] = (state == RUN_PIPELINE) && (tile_cnt >= 16'd2);
        en_sel[3] = (state == RUN_PIPELINE) && (tile_cnt >= 16'd3);
    end

    // --- WBUF å®ä¾‹ ---
    multi_bank_wbuf #(
        .N_BANK (N_BANK),
        .ADDR_W (ADDR_W),
        .DATA_W (DATA_W)
    ) u_wbuf (
        .clk(clk),
        .rst_n(rst_n),
        .bank_sel(bank_sel_reg),
        .addr_sel(addr_sel_reg),
        .en_sel(en_sel_reg),
        .dout_sel(w_data)
    );

    // --- ğŸ”§ Pipelineå¯„å­˜å™¨ï¼šWBUFä¿¡å·æ‰“ä¸€æ‹ ---
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            bank_sel_reg <= '0;
            addr_sel_reg <= '0;
            en_sel_reg   <= '0;
            w_data_reg   <= '0;
            for (int k = 0; k < N_BANK; k++) addr_bank_cnt[k] <= '0;
        end else if (state == RUN_PIPELINE) begin
            bank_sel_reg <= bank_sel;
            addr_sel_reg <= addr_sel;
            en_sel_reg   <= en_sel;
            w_data_reg   <= w_data;
            // å¯¹è¢«è®¿é—®çš„bankè¿›è¡Œåœ°å€è‡ªå¢ï¼ˆæ¯ä¸ªbankå•ç‹¬è®¡æ•°ï¼‰
            for (int j = 0; j < 4; j++) begin
                if (en_sel[j] && (tile_cnt != 16'd63)) begin
                    addr_bank_cnt[ bank_sel[j] ] <= addr_bank_cnt[ bank_sel[j] ] + 1'b1;
                end
            end
        end else if (drain_cnt != 0) begin
            // Drainé˜¶æ®µï¼šä¿æŒ bank/addr/en ä¸å˜ï¼Œä»…é‡‡æ ·æœ€åè¿”å›çš„æ•°æ®
            w_data_reg <= w_data;
        end else if (state == IDLE) begin
            // æ–°tileå¼€å§‹æ—¶æ¸…é›¶å„bankåœ°å€è®¡æ•°
            for (int k = 0; k < N_BANK; k++) addr_bank_cnt[k] <= '0;
        end
    end

    // ==========================================================
    // 2ï¸âƒ£ XT pipeline stage
    // ==========================================================
    logic [XT_ADDR_W-1:0] xt_addr, xt_addr_reg;
    // logic       xt_en, xt_en_req, xt_en_reg;
    logic       xt_en_req, xt_en_reg;
    logic       xt_en_reg_d1;
    //logic       xt_switch_req, xt_switch_req_reg;
    logic       xt_switch_req;
    logic [1:0] xt_stage_cnt, xt_stage_cnt_reg;
    logic signed [DATA_WIDTH-1:0] xt_vec [TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] xt_curr [4][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] xt_next [TILE_SIZE-1:0];

    // --- XT ROM å®ä¾‹ ---
    xt_input_buf #(
        .ADDR_W(XT_ADDR_W),
        .DATA_W(DATA_WIDTH),
        .TILE_SIZE(TILE_SIZE)
    ) u_xt (
        .clk(clk),
        .en((state == RUN_PIPELINE) || (state == IDLE && next_state == RUN_PIPELINE)),
        .addr(xt_addr_reg),
        .dout_vec(xt_vec)
    );

    // --- æ§åˆ¶é€»è¾‘ï¼ˆç”Ÿæˆ reqï¼‰ ---
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            xt_addr       <= 0;
            xt_en_req     <= 0;
            xt_switch_req <= 0;
            xt_stage_cnt  <= 0;
            // æ¸…é›¶ xt_currï¼Œé¿å…å¤ä½åä¸º X
            for (int ii = 0; ii < 4; ii++) begin
                for (int jj = 0; jj < TILE_SIZE; jj++) begin
                    xt_curr[ii][jj] <= '0;
                end
            end
        end else begin
            xt_en_req <= 0;
            // 1) Tile èµ·å§‹ï¼šè¿›å…¥ RUN_PIPELINE å½“æ‹å°±é¢„å–å½“å‰ xt_addrï¼Œå¯¹åº”æœ¬ tile ä½¿ç”¨
            if (state == IDLE && next_state == RUN_PIPELINE) begin
                xt_en_req     <= 1;      // è§¦å‘å¯¹å½“å‰ xt_addr çš„è¯»å–
                xt_switch_req <= 1;      // å¯åŠ¨ 3 æ‹æ¸è¿›åˆ‡æ¢ï¼ˆä¸ WBUF æš–æœºå¯¹é½ï¼‰
                // xt_addr ä¸è‡ªå¢ï¼šæœ¬ tile ä½¿ç”¨å½“å‰åœ°å€
            end
            // 2) Tile ç»“æŸè¿‡æ¸¡ï¼š
            //    åœ¨ tile_cnt==60 é¢„å–ä¸‹ä¸€æ¡ xtï¼ˆä¿è¯ 61 å¼€å§‹åˆ‡æ¢æ—¶ xt_next å·²å°±ç»ªï¼‰ï¼›
            //    åœ¨ tile_cnt==61 å¯åŠ¨ 3 æ‹æ¸è¿›åˆ‡æ¢ï¼ˆ61/62/63ï¼‰ã€‚
            else if (state == RUN_PIPELINE && tile_cnt_for_xt == 16'd59) begin
                xt_en_req <= 1;
                xt_addr   <= xt_addr + 1;
            end else if (state == RUN_PIPELINE && tile_cnt_for_xt == 16'd61) begin
                xt_switch_req <= 1;
            end
            if (xt_switch_req) begin
                xt_stage_cnt <= xt_stage_cnt + 1;
                if (xt_stage_cnt == 3) begin
                    xt_switch_req <= 0;
                    xt_stage_cnt  <= 0;
                    for (int i = 0; i < 4; i++)
                        xt_curr[i] <= xt_next;
                end
            end
        end
    end

    // --- ğŸ”§ Pipelineå¯„å­˜å™¨ï¼šXTä¿¡å·æ‰“ä¸€æ‹ ---
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            xt_en_reg        <= 0;
            xt_en_reg_d1     <= 0;
            xt_addr_reg      <= 0;
            //xt_switch_req_reg<= 0;
            xt_stage_cnt_reg <= 0;
        end else begin
            xt_en_reg        <= xt_en_req;
            xt_en_reg_d1     <= xt_en_reg;
            xt_addr_reg      <= xt_addr;
            //xt_switch_req_reg<= xt_switch_req;
            xt_stage_cnt_reg <= xt_stage_cnt;
        end
    end

    // --- XT æ•°æ®å¯„å­˜ ---
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // æ¸…é›¶ xt_nextï¼Œé¿å…å¤ä½åä¸º X
            for (int jj = 0; jj < TILE_SIZE; jj++) begin
                xt_next[jj] <= '0;
            end
        end else if (xt_en_reg_d1) begin
            xt_next <= xt_vec;
        end
    end

    // ==========================================================
    // 3ï¸âƒ£ Broadcast to 4 arrays (replicate vector â†’ matrix rows)
    // ==========================================================
    logic signed [DATA_WIDTH-1:0] B0_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B1_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B2_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B3_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    
    // [NEW] pipeline register for timing
    logic signed [DATA_WIDTH-1:0] B0_mat_reg [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B1_mat_reg [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B2_mat_reg [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] B3_mat_reg [TILE_SIZE-1:0][TILE_SIZE-1:0];
    
    always_comb begin
        for (int i = 0; i < TILE_SIZE; i++) begin
            case (xt_stage_cnt_reg)
                0: begin B0_mat[i] = xt_next; B1_mat[i] = xt_curr[1]; B2_mat[i] = xt_curr[2]; B3_mat[i] = xt_curr[3]; end
                1: begin B0_mat[i] = xt_next; B1_mat[i] = xt_next;   B2_mat[i] = xt_curr[2]; B3_mat[i] = xt_curr[3]; end
                2: begin B0_mat[i] = xt_next; B1_mat[i] = xt_next;   B2_mat[i] = xt_next;    B3_mat[i] = xt_curr[3]; end
                default: begin B0_mat[i] = xt_next; B1_mat[i] = xt_next; B2_mat[i] = xt_next; B3_mat[i] = xt_next; end
            endcase
        end
    end
    // Pipeline register for B matrices// [ADD] pipeline the B*_mat signals
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            B0_mat_reg <= '{default:'0};
            B1_mat_reg <= '{default:'0};
            B2_mat_reg <= '{default:'0};
            B3_mat_reg <= '{default:'0};
        //end else if (state == RUN_PIPELINE) begin
        end else begin
            B0_mat_reg <= B0_mat;
            B1_mat_reg <= B1_mat;
            B2_mat_reg <= B2_mat;
            B3_mat_reg <= B3_mat;
        end
    end
    // ==========================================================
    // 4ï¸âƒ£ Unpack 256-bit â†’ tile matrix
    // ==========================================================
    logic signed [DATA_WIDTH-1:0] A0_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] A1_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] A2_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];
    logic signed [DATA_WIDTH-1:0] A3_mat [TILE_SIZE-1:0][TILE_SIZE-1:0];

    always_comb begin
        for (int i = 0; i < TILE_SIZE; i++) begin
            for (int j = 0; j < TILE_SIZE; j++) begin
                A0_mat[i][j] = w_data_reg[0][(i*TILE_SIZE+j)*DATA_WIDTH +: DATA_WIDTH];
                A1_mat[i][j] = w_data_reg[1][(i*TILE_SIZE+j)*DATA_WIDTH +: DATA_WIDTH];
                A2_mat[i][j] = w_data_reg[2][(i*TILE_SIZE+j)*DATA_WIDTH +: DATA_WIDTH];
                A3_mat[i][j] = w_data_reg[3][(i*TILE_SIZE+j)*DATA_WIDTH +: DATA_WIDTH];
            end
        end
    end

    // ==========================================================
    // 5ï¸âƒ£ Pipeline computation
    // ==========================================================
    (* keep = "true" *) logic signed [ACC_WIDTH-1:0] dummy_mat0 [TILE_SIZE-1:0][TILE_SIZE-1:0]; // unused sink
    (* keep = "true" *) logic signed [ACC_WIDTH-1:0] dummy_mat1 [TILE_SIZE-1:0][TILE_SIZE-1:0];
    (* keep = "true" *) logic signed [ACC_WIDTH-1:0] dummy_mat2 [TILE_SIZE-1:0][TILE_SIZE-1:0];
    (* keep = "true" *) logic signed [ACC_WIDTH-1:0] dummy_mat3 [TILE_SIZE-1:0][TILE_SIZE-1:0];


    pipeline_4array_with_reduction #(
        .TILE_SIZE(TILE_SIZE),
        .DATA_WIDTH(DATA_WIDTH),
        .ACC_WIDTH(ACC_WIDTH),
        .FRAC_BITS(FRAC_BITS)
    ) u_pipeline (
        .clk(clk),
        .rst_n(rst_n),
        .mode(3'b000),
        .valid_in(valid_in),
        .A0_mat(A0_mat), .A1_mat(A1_mat), .A2_mat(A2_mat), .A3_mat(A3_mat),
        .B0_mat(B0_mat_reg), .B1_mat(B1_mat_reg), .B2_mat(B2_mat_reg), .B3_mat(B3_mat_reg),
        .reduced_vec(reduced_vec),
        .reduced_mat_0(dummy_mat0),
        .reduced_mat_1(dummy_mat1),
        .reduced_mat_2(dummy_mat2),
        .reduced_mat_3(dummy_mat3),
        .valid_reduced(valid_out)
    );
    
    // ==========================================================
    // 6ï¸âƒ£ FSM + AXI handshake
    // ==========================================================
    always_comb begin
        next_state = state;
        valid_in = 0;
        s_axis_TREADY = 0;
        m_axis_TVALID = 0;

        case (state)
            IDLE: begin
                s_axis_TREADY = m_axis_TREADY;// ä»…å½“ä¸‹æ¸¸å‡†å¤‡å¥½æ—¶æ‰å…è®¸æ–°ä¸€è½®è¾“å…¥
                if (s_axis_TVALID && s_axis_TREADY) next_state = RUN_PIPELINE;
            end
            RUN_PIPELINE: begin
                // ä»…åœ¨ tile_cnt < 63 æ—¶å¯¹ä¸‹æ¸¸æœ‰æ•ˆï¼›å°¾éƒ¨è¿›å…¥ drain æ”¶å°¾
                valid_in = wbuf_ready && (tile_cnt < 16'd63);
                if (tile_cnt == 16'd63) begin
                    if (drain_cnt == 0) next_state = WAIT_DONE;
                    else                next_state = RUN_PIPELINE; // åœç•™ä»¥é‡‡æ ·æœ€åè¿”å›
                end
            end
            // WAIT_DONE: begin
            //     // ä»…åœ¨ valid_out çš„æœ€åä¸€æ‹åæ‰“ä¸€æ‹ TVALID è„‰å†²
            //     m_axis_TVALID = (!valid_out && valid_out_q);
            //     if (!valid_out && valid_out_q && m_axis_TREADY) next_state = IDLE;
            // end
            WAIT_DONE: begin
                m_axis_TVALID = (!valid_out && valid_out_q);
                if (m_axis_TVALID && !m_axis_TREADY)
                    next_state = WAIT_DONE; // ä¿æŒç­‰å¾…
                else if (m_axis_TVALID && m_axis_TREADY)
                    next_state = IDLE;
            end

            default: next_state = IDLE;
        endcase
    end

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= IDLE;
            tile_cnt <= 0;
            tile_cnt_for_xt <= 0;
            valid_out_q      <= 1'b0;

        end else begin
            state <= next_state;
            // è®°å½• valid_out ä¸ä¸Šä¸€æ‹æ¡æ‰‹ï¼Œç”¨äºåœ¨ç»“æŸæ—¶åˆ»å®‰å…¨é€€å‡º
            valid_out_q      <= valid_out;
            tile_cnt         <= tile_cnt_next;
            tile_cnt_for_xt  <= tile_cnt_next;
        end
    end

    // WBUF startup counter to cover register + sync ROM + output register latency
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            wbuf_cnt <= '0;
        end else if (state == RUN_PIPELINE) begin
            if (wbuf_cnt != 3)
                wbuf_cnt <= wbuf_cnt + 1;
        end else begin
            wbuf_cnt <= '0;
        end
    end
    assign wbuf_ready = (wbuf_cnt == 3);

    // Drain counter: arm at tile_cnt==63 to allow last WBUF data to return
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            drain_cnt <= '0;
        end else if (state == RUN_PIPELINE && tile_cnt == 16'd63 && drain_cnt == 0) begin
            drain_cnt <= 2; // ä¸¤æ‹ç”¨äºæ¥æ”¶æœ€åä¸€æ‰¹è¿”å›
        end else if (drain_cnt != 0) begin
            drain_cnt <= drain_cnt - 1'b1;
        end else if (state == IDLE) begin
            drain_cnt <= '0;
        end
    end

endmodule
