$version Generated by VerilatedVcd $end
$date Fri Feb  3 21:48:24 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 32 $ a [31:0] $end
  $var wire 32 % b [31:0] $end
  $var wire  1 & carry $end
  $var wire  1 ( overflow $end
  $var wire 32 ) result [31:0] $end
  $var wire  1 # sub_add $end
  $var wire  1 ' zero $end
  $scope module AddMinusALU_32 $end
   $var wire  1 # Cin $end
   $var wire 32 $ a [31:0] $end
   $var wire 32 % b [31:0] $end
   $var wire  1 & carry $end
   $var wire  1 ( overflow $end
   $var wire 32 ) result [31:0] $end
   $var wire  1 # sub_add $end
   $var wire 32 * t_no_Cin [31:0] $end
   $var wire  1 ' zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b00111011100110101100101000000000 $
b00111011100110101100101000000000 %
0&
0'
0(
b01110111001101011001010000000000 )
b00111011100110101100101000000000 *
#2
b01110111001101011001010000000000 $
b01110111001101011001010000000000 %
1(
b11101110011010110010100000000000 )
b01110111001101011001010000000000 *
#3
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
1'
0(
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
#4
1#
b01110111001101100101011101010000 $
b00111011100110101100101000000000 %
1&
0'
b00111011100110111000110101001110 )
b11000100011001010011010111111110 *
#5
b00111011100110101100101000000000 $
b01110111001101011001010000000000 %
0&
b11000100011001010011010111111110 )
b10001000110010100110101111111110 *
#6
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b11111111111111111111111111111110 )
b11111111111111111111111111111110 *
#7
