<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4008pt" height="684pt"
 viewBox="0.00 0.00 4008.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 4004,-680 4004,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3980,-8 3980,-8 3986,-8 3992,-14 3992,-20 3992,-20 3992,-656 3992,-656 3992,-662 3986,-668 3980,-668 3980,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2000" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2000" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3972,-16 3972,-16 3978,-16 3984,-22 3984,-28 3984,-28 3984,-610 3984,-610 3984,-616 3978,-622 3972,-622 3972,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2000" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2000" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3007,-24C3007,-24 3872,-24 3872,-24 3878,-24 3884,-30 3884,-36 3884,-36 3884,-380 3884,-380 3884,-386 3878,-392 3872,-392 3872,-392 3007,-392 3007,-392 3001,-392 2995,-386 2995,-380 2995,-380 2995,-36 2995,-36 2995,-30 3001,-24 3007,-24"/>
<text text-anchor="middle" x="3439.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3439.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3530,-147C3530,-147 3864,-147 3864,-147 3870,-147 3876,-153 3876,-159 3876,-159 3876,-334 3876,-334 3876,-340 3870,-346 3864,-346 3864,-346 3530,-346 3530,-346 3524,-346 3518,-340 3518,-334 3518,-334 3518,-159 3518,-159 3518,-153 3524,-147 3530,-147"/>
<text text-anchor="middle" x="3697" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3697" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3538,-155C3538,-155 3681,-155 3681,-155 3687,-155 3693,-161 3693,-167 3693,-167 3693,-288 3693,-288 3693,-294 3687,-300 3681,-300 3681,-300 3538,-300 3538,-300 3532,-300 3526,-294 3526,-288 3526,-288 3526,-167 3526,-167 3526,-161 3532,-155 3538,-155"/>
<text text-anchor="middle" x="3609.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3609.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3546,-163C3546,-163 3673,-163 3673,-163 3679,-163 3685,-169 3685,-175 3685,-175 3685,-242 3685,-242 3685,-248 3679,-254 3673,-254 3673,-254 3546,-254 3546,-254 3540,-254 3534,-248 3534,-242 3534,-242 3534,-175 3534,-175 3534,-169 3540,-163 3546,-163"/>
<text text-anchor="middle" x="3609.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3609.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3713,-155C3713,-155 3856,-155 3856,-155 3862,-155 3868,-161 3868,-167 3868,-167 3868,-288 3868,-288 3868,-294 3862,-300 3856,-300 3856,-300 3713,-300 3713,-300 3707,-300 3701,-294 3701,-288 3701,-288 3701,-167 3701,-167 3701,-161 3707,-155 3713,-155"/>
<text text-anchor="middle" x="3784.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3784.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3721,-163C3721,-163 3848,-163 3848,-163 3854,-163 3860,-169 3860,-175 3860,-175 3860,-242 3860,-242 3860,-248 3854,-254 3848,-254 3848,-254 3721,-254 3721,-254 3715,-254 3709,-248 3709,-242 3709,-242 3709,-175 3709,-175 3709,-169 3715,-163 3721,-163"/>
<text text-anchor="middle" x="3784.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3784.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3209,-32C3209,-32 3371,-32 3371,-32 3377,-32 3383,-38 3383,-44 3383,-44 3383,-111 3383,-111 3383,-117 3377,-123 3371,-123 3371,-123 3209,-123 3209,-123 3203,-123 3197,-117 3197,-111 3197,-111 3197,-44 3197,-44 3197,-38 3203,-32 3209,-32"/>
<text text-anchor="middle" x="3290" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3290" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3015,-32C3015,-32 3177,-32 3177,-32 3183,-32 3189,-38 3189,-44 3189,-44 3189,-111 3189,-111 3189,-117 3183,-123 3177,-123 3177,-123 3015,-123 3015,-123 3009,-123 3003,-117 3003,-111 3003,-111 3003,-44 3003,-44 3003,-38 3009,-32 3015,-32"/>
<text text-anchor="middle" x="3096" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3096" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3411,-32C3411,-32 3573,-32 3573,-32 3579,-32 3585,-38 3585,-44 3585,-44 3585,-111 3585,-111 3585,-117 3579,-123 3573,-123 3573,-123 3411,-123 3411,-123 3405,-123 3399,-117 3399,-111 3399,-111 3399,-44 3399,-44 3399,-38 3405,-32 3411,-32"/>
<text text-anchor="middle" x="3492" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3492" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3609,-32C3609,-32 3771,-32 3771,-32 3777,-32 3783,-38 3783,-44 3783,-44 3783,-111 3783,-111 3783,-117 3777,-123 3771,-123 3771,-123 3609,-123 3609,-123 3603,-123 3597,-117 3597,-111 3597,-111 3597,-44 3597,-44 3597,-38 3603,-32 3609,-32"/>
<text text-anchor="middle" x="3690" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3690" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3221,-163C3221,-163 3498,-163 3498,-163 3504,-163 3510,-169 3510,-175 3510,-175 3510,-242 3510,-242 3510,-248 3504,-254 3498,-254 3498,-254 3221,-254 3221,-254 3215,-254 3209,-248 3209,-242 3209,-242 3209,-175 3209,-175 3209,-169 3215,-163 3221,-163"/>
<text text-anchor="middle" x="3359.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3359.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2110,-24C2110,-24 2975,-24 2975,-24 2981,-24 2987,-30 2987,-36 2987,-36 2987,-380 2987,-380 2987,-386 2981,-392 2975,-392 2975,-392 2110,-392 2110,-392 2104,-392 2098,-386 2098,-380 2098,-380 2098,-36 2098,-36 2098,-30 2104,-24 2110,-24"/>
<text text-anchor="middle" x="2542.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2542.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2633,-147C2633,-147 2967,-147 2967,-147 2973,-147 2979,-153 2979,-159 2979,-159 2979,-334 2979,-334 2979,-340 2973,-346 2967,-346 2967,-346 2633,-346 2633,-346 2627,-346 2621,-340 2621,-334 2621,-334 2621,-159 2621,-159 2621,-153 2627,-147 2633,-147"/>
<text text-anchor="middle" x="2800" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2800" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2641,-155C2641,-155 2784,-155 2784,-155 2790,-155 2796,-161 2796,-167 2796,-167 2796,-288 2796,-288 2796,-294 2790,-300 2784,-300 2784,-300 2641,-300 2641,-300 2635,-300 2629,-294 2629,-288 2629,-288 2629,-167 2629,-167 2629,-161 2635,-155 2641,-155"/>
<text text-anchor="middle" x="2712.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2712.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2649,-163C2649,-163 2776,-163 2776,-163 2782,-163 2788,-169 2788,-175 2788,-175 2788,-242 2788,-242 2788,-248 2782,-254 2776,-254 2776,-254 2649,-254 2649,-254 2643,-254 2637,-248 2637,-242 2637,-242 2637,-175 2637,-175 2637,-169 2643,-163 2649,-163"/>
<text text-anchor="middle" x="2712.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2712.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2816,-155C2816,-155 2959,-155 2959,-155 2965,-155 2971,-161 2971,-167 2971,-167 2971,-288 2971,-288 2971,-294 2965,-300 2959,-300 2959,-300 2816,-300 2816,-300 2810,-300 2804,-294 2804,-288 2804,-288 2804,-167 2804,-167 2804,-161 2810,-155 2816,-155"/>
<text text-anchor="middle" x="2887.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2887.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2824,-163C2824,-163 2951,-163 2951,-163 2957,-163 2963,-169 2963,-175 2963,-175 2963,-242 2963,-242 2963,-248 2957,-254 2951,-254 2951,-254 2824,-254 2824,-254 2818,-254 2812,-248 2812,-242 2812,-242 2812,-175 2812,-175 2812,-169 2818,-163 2824,-163"/>
<text text-anchor="middle" x="2887.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2887.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2312,-32C2312,-32 2474,-32 2474,-32 2480,-32 2486,-38 2486,-44 2486,-44 2486,-111 2486,-111 2486,-117 2480,-123 2474,-123 2474,-123 2312,-123 2312,-123 2306,-123 2300,-117 2300,-111 2300,-111 2300,-44 2300,-44 2300,-38 2306,-32 2312,-32"/>
<text text-anchor="middle" x="2393" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2393" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2118,-32C2118,-32 2280,-32 2280,-32 2286,-32 2292,-38 2292,-44 2292,-44 2292,-111 2292,-111 2292,-117 2286,-123 2280,-123 2280,-123 2118,-123 2118,-123 2112,-123 2106,-117 2106,-111 2106,-111 2106,-44 2106,-44 2106,-38 2112,-32 2118,-32"/>
<text text-anchor="middle" x="2199" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2199" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2514,-32C2514,-32 2676,-32 2676,-32 2682,-32 2688,-38 2688,-44 2688,-44 2688,-111 2688,-111 2688,-117 2682,-123 2676,-123 2676,-123 2514,-123 2514,-123 2508,-123 2502,-117 2502,-111 2502,-111 2502,-44 2502,-44 2502,-38 2508,-32 2514,-32"/>
<text text-anchor="middle" x="2595" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2595" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2712,-32C2712,-32 2874,-32 2874,-32 2880,-32 2886,-38 2886,-44 2886,-44 2886,-111 2886,-111 2886,-117 2880,-123 2874,-123 2874,-123 2712,-123 2712,-123 2706,-123 2700,-117 2700,-111 2700,-111 2700,-44 2700,-44 2700,-38 2706,-32 2712,-32"/>
<text text-anchor="middle" x="2793" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2793" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2324,-163C2324,-163 2601,-163 2601,-163 2607,-163 2613,-169 2613,-175 2613,-175 2613,-242 2613,-242 2613,-248 2607,-254 2601,-254 2601,-254 2324,-254 2324,-254 2318,-254 2312,-248 2312,-242 2312,-242 2312,-175 2312,-175 2312,-169 2318,-163 2324,-163"/>
<text text-anchor="middle" x="2462.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2462.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-111 1363,-111 1363,-117 1357,-123 1351,-123 1351,-123 1189,-123 1189,-123 1183,-123 1177,-117 1177,-111 1177,-111 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust401"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1962,-400C1962,-400 2198,-400 2198,-400 2204,-400 2210,-406 2210,-412 2210,-412 2210,-479 2210,-479 2210,-485 2204,-491 2198,-491 2198,-491 1962,-491 1962,-491 1956,-491 1950,-485 1950,-479 1950,-479 1950,-412 1950,-412 1950,-406 1956,-400 1962,-400"/>
<text text-anchor="middle" x="2080" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2080" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust404"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1861,-32C1861,-32 2023,-32 2023,-32 2029,-32 2035,-38 2035,-44 2035,-44 2035,-111 2035,-111 2035,-117 2029,-123 2023,-123 2023,-123 1861,-123 1861,-123 1855,-123 1849,-117 1849,-111 1849,-111 1849,-44 1849,-44 1849,-38 1855,-32 1861,-32"/>
<text text-anchor="middle" x="1942" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1942" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust410" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust410"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1842,-163C1842,-163 2078,-163 2078,-163 2084,-163 2090,-169 2090,-175 2090,-175 2090,-242 2090,-242 2090,-248 2084,-254 2078,-254 2078,-254 1842,-254 1842,-254 1836,-254 1830,-248 1830,-242 1830,-242 1830,-175 1830,-175 1830,-169 1836,-163 1842,-163"/>
<text text-anchor="middle" x="1960" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1960" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust413" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust413"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3904,-163C3904,-163 3964,-163 3964,-163 3970,-163 3976,-169 3976,-175 3976,-175 3976,-242 3976,-242 3976,-248 3970,-254 3964,-254 3964,-254 3904,-254 3904,-254 3898,-254 3892,-248 3892,-242 3892,-242 3892,-175 3892,-175 3892,-169 3898,-163 3904,-163"/>
<text text-anchor="middle" x="3934" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3934" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2114.5,-539.5C2114.5,-539.5 2181.5,-539.5 2181.5,-539.5 2187.5,-539.5 2193.5,-545.5 2193.5,-551.5 2193.5,-551.5 2193.5,-563.5 2193.5,-563.5 2193.5,-569.5 2187.5,-575.5 2181.5,-575.5 2181.5,-575.5 2114.5,-575.5 2114.5,-575.5 2108.5,-575.5 2102.5,-569.5 2102.5,-563.5 2102.5,-563.5 2102.5,-551.5 2102.5,-551.5 2102.5,-545.5 2108.5,-539.5 2114.5,-539.5"/>
<text text-anchor="middle" x="2148" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2106,-408.5C2106,-408.5 2190,-408.5 2190,-408.5 2196,-408.5 2202,-414.5 2202,-420.5 2202,-420.5 2202,-432.5 2202,-432.5 2202,-438.5 2196,-444.5 2190,-444.5 2190,-444.5 2106,-444.5 2106,-444.5 2100,-444.5 2094,-438.5 2094,-432.5 2094,-432.5 2094,-420.5 2094,-420.5 2094,-414.5 2100,-408.5 2106,-408.5"/>
<text text-anchor="middle" x="2148" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2148,-539.37C2148,-517.78 2148,-480.41 2148,-454.85"/>
<polygon fill="black" stroke="black" points="2151.5,-454.7 2148,-444.7 2144.5,-454.7 2151.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3125,-171.5C3125,-171.5 3187,-171.5 3187,-171.5 3193,-171.5 3199,-177.5 3199,-183.5 3199,-183.5 3199,-195.5 3199,-195.5 3199,-201.5 3193,-207.5 3187,-207.5 3187,-207.5 3125,-207.5 3125,-207.5 3119,-207.5 3113,-201.5 3113,-195.5 3113,-195.5 3113,-183.5 3113,-183.5 3113,-177.5 3119,-171.5 3125,-171.5"/>
<text text-anchor="middle" x="3156" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3315.5,-40.5C3315.5,-40.5 3362.5,-40.5 3362.5,-40.5 3368.5,-40.5 3374.5,-46.5 3374.5,-52.5 3374.5,-52.5 3374.5,-64.5 3374.5,-64.5 3374.5,-70.5 3368.5,-76.5 3362.5,-76.5 3362.5,-76.5 3315.5,-76.5 3315.5,-76.5 3309.5,-76.5 3303.5,-70.5 3303.5,-64.5 3303.5,-64.5 3303.5,-52.5 3303.5,-52.5 3303.5,-46.5 3309.5,-40.5 3315.5,-40.5"/>
<text text-anchor="middle" x="3339" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3172.32,-171.48C3181.26,-163.04 3192.96,-153.32 3205,-147 3241.28,-127.97 3260.39,-146.43 3294,-123 3307.56,-113.55 3318.43,-98.63 3326.09,-85.63"/>
<polygon fill="black" stroke="black" points="3329.31,-87.05 3331.1,-76.61 3323.19,-83.66 3329.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3015.5,-171.5C3015.5,-171.5 3082.5,-171.5 3082.5,-171.5 3088.5,-171.5 3094.5,-177.5 3094.5,-183.5 3094.5,-183.5 3094.5,-195.5 3094.5,-195.5 3094.5,-201.5 3088.5,-207.5 3082.5,-207.5 3082.5,-207.5 3015.5,-207.5 3015.5,-207.5 3009.5,-207.5 3003.5,-201.5 3003.5,-195.5 3003.5,-195.5 3003.5,-183.5 3003.5,-183.5 3003.5,-177.5 3009.5,-171.5 3015.5,-171.5"/>
<text text-anchor="middle" x="3049" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3121.5,-40.5C3121.5,-40.5 3168.5,-40.5 3168.5,-40.5 3174.5,-40.5 3180.5,-46.5 3180.5,-52.5 3180.5,-52.5 3180.5,-64.5 3180.5,-64.5 3180.5,-70.5 3174.5,-76.5 3168.5,-76.5 3168.5,-76.5 3121.5,-76.5 3121.5,-76.5 3115.5,-76.5 3109.5,-70.5 3109.5,-64.5 3109.5,-64.5 3109.5,-52.5 3109.5,-52.5 3109.5,-46.5 3115.5,-40.5 3121.5,-40.5"/>
<text text-anchor="middle" x="3145" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3062.64,-171.42C3073.03,-158.3 3087.62,-139.66 3100,-123 3109.18,-110.64 3119.11,-96.7 3127.29,-85.04"/>
<polygon fill="black" stroke="black" points="3130.31,-86.83 3133.17,-76.63 3124.58,-82.82 3130.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3554,-171.5C3554,-171.5 3584,-171.5 3584,-171.5 3590,-171.5 3596,-177.5 3596,-183.5 3596,-183.5 3596,-195.5 3596,-195.5 3596,-201.5 3590,-207.5 3584,-207.5 3584,-207.5 3554,-207.5 3554,-207.5 3548,-207.5 3542,-201.5 3542,-195.5 3542,-195.5 3542,-183.5 3542,-183.5 3542,-177.5 3548,-171.5 3554,-171.5"/>
<text text-anchor="middle" x="3569" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3517.5,-40.5C3517.5,-40.5 3564.5,-40.5 3564.5,-40.5 3570.5,-40.5 3576.5,-46.5 3576.5,-52.5 3576.5,-52.5 3576.5,-64.5 3576.5,-64.5 3576.5,-70.5 3570.5,-76.5 3564.5,-76.5 3564.5,-76.5 3517.5,-76.5 3517.5,-76.5 3511.5,-76.5 3505.5,-70.5 3505.5,-64.5 3505.5,-64.5 3505.5,-52.5 3505.5,-52.5 3505.5,-46.5 3511.5,-40.5 3517.5,-40.5"/>
<text text-anchor="middle" x="3541" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3565.28,-171.37C3560.57,-149.68 3552.41,-112.08 3546.86,-86.51"/>
<polygon fill="black" stroke="black" points="3550.28,-85.73 3544.73,-76.7 3543.43,-87.22 3550.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3729,-171.5C3729,-171.5 3759,-171.5 3759,-171.5 3765,-171.5 3771,-177.5 3771,-183.5 3771,-183.5 3771,-195.5 3771,-195.5 3771,-201.5 3765,-207.5 3759,-207.5 3759,-207.5 3729,-207.5 3729,-207.5 3723,-207.5 3717,-201.5 3717,-195.5 3717,-195.5 3717,-183.5 3717,-183.5 3717,-177.5 3723,-171.5 3729,-171.5"/>
<text text-anchor="middle" x="3744" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3715.5,-40.5C3715.5,-40.5 3762.5,-40.5 3762.5,-40.5 3768.5,-40.5 3774.5,-46.5 3774.5,-52.5 3774.5,-52.5 3774.5,-64.5 3774.5,-64.5 3774.5,-70.5 3768.5,-76.5 3762.5,-76.5 3762.5,-76.5 3715.5,-76.5 3715.5,-76.5 3709.5,-76.5 3703.5,-70.5 3703.5,-64.5 3703.5,-64.5 3703.5,-52.5 3703.5,-52.5 3703.5,-46.5 3709.5,-40.5 3715.5,-40.5"/>
<text text-anchor="middle" x="3739" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3743.34,-171.37C3742.5,-149.78 3741.05,-112.41 3740.06,-86.85"/>
<polygon fill="black" stroke="black" points="3743.55,-86.56 3739.67,-76.7 3736.56,-86.83 3743.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3217,-40.5C3217,-40.5 3273,-40.5 3273,-40.5 3279,-40.5 3285,-46.5 3285,-52.5 3285,-52.5 3285,-64.5 3285,-64.5 3285,-70.5 3279,-76.5 3273,-76.5 3273,-76.5 3217,-76.5 3217,-76.5 3211,-76.5 3205,-70.5 3205,-64.5 3205,-64.5 3205,-52.5 3205,-52.5 3205,-46.5 3211,-40.5 3217,-40.5"/>
<text text-anchor="middle" x="3245" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3023,-40.5C3023,-40.5 3079,-40.5 3079,-40.5 3085,-40.5 3091,-46.5 3091,-52.5 3091,-52.5 3091,-64.5 3091,-64.5 3091,-70.5 3085,-76.5 3079,-76.5 3079,-76.5 3023,-76.5 3023,-76.5 3017,-76.5 3011,-70.5 3011,-64.5 3011,-64.5 3011,-52.5 3011,-52.5 3011,-46.5 3017,-40.5 3023,-40.5"/>
<text text-anchor="middle" x="3051" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3419,-40.5C3419,-40.5 3475,-40.5 3475,-40.5 3481,-40.5 3487,-46.5 3487,-52.5 3487,-52.5 3487,-64.5 3487,-64.5 3487,-70.5 3481,-76.5 3475,-76.5 3475,-76.5 3419,-76.5 3419,-76.5 3413,-76.5 3407,-70.5 3407,-64.5 3407,-64.5 3407,-52.5 3407,-52.5 3407,-46.5 3413,-40.5 3419,-40.5"/>
<text text-anchor="middle" x="3447" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3617,-40.5C3617,-40.5 3673,-40.5 3673,-40.5 3679,-40.5 3685,-46.5 3685,-52.5 3685,-52.5 3685,-64.5 3685,-64.5 3685,-70.5 3679,-76.5 3673,-76.5 3673,-76.5 3617,-76.5 3617,-76.5 3611,-76.5 3605,-70.5 3605,-64.5 3605,-64.5 3605,-52.5 3605,-52.5 3605,-46.5 3611,-40.5 3617,-40.5"/>
<text text-anchor="middle" x="3645" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3418.5,-171.5C3418.5,-171.5 3489.5,-171.5 3489.5,-171.5 3495.5,-171.5 3501.5,-177.5 3501.5,-183.5 3501.5,-183.5 3501.5,-195.5 3501.5,-195.5 3501.5,-201.5 3495.5,-207.5 3489.5,-207.5 3489.5,-207.5 3418.5,-207.5 3418.5,-207.5 3412.5,-207.5 3406.5,-201.5 3406.5,-195.5 3406.5,-195.5 3406.5,-183.5 3406.5,-183.5 3406.5,-177.5 3412.5,-171.5 3418.5,-171.5"/>
<text text-anchor="middle" x="3454" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3301.5,-171.5C3301.5,-171.5 3376.5,-171.5 3376.5,-171.5 3382.5,-171.5 3388.5,-177.5 3388.5,-183.5 3388.5,-183.5 3388.5,-195.5 3388.5,-195.5 3388.5,-201.5 3382.5,-207.5 3376.5,-207.5 3376.5,-207.5 3301.5,-207.5 3301.5,-207.5 3295.5,-207.5 3289.5,-201.5 3289.5,-195.5 3289.5,-195.5 3289.5,-183.5 3289.5,-183.5 3289.5,-177.5 3295.5,-171.5 3301.5,-171.5"/>
<text text-anchor="middle" x="3339" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3229,-171.5C3229,-171.5 3259,-171.5 3259,-171.5 3265,-171.5 3271,-177.5 3271,-183.5 3271,-183.5 3271,-195.5 3271,-195.5 3271,-201.5 3265,-207.5 3259,-207.5 3259,-207.5 3229,-207.5 3229,-207.5 3223,-207.5 3217,-201.5 3217,-195.5 3217,-195.5 3217,-183.5 3217,-183.5 3217,-177.5 3223,-171.5 3229,-171.5"/>
<text text-anchor="middle" x="3244" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2228,-171.5C2228,-171.5 2290,-171.5 2290,-171.5 2296,-171.5 2302,-177.5 2302,-183.5 2302,-183.5 2302,-195.5 2302,-195.5 2302,-201.5 2296,-207.5 2290,-207.5 2290,-207.5 2228,-207.5 2228,-207.5 2222,-207.5 2216,-201.5 2216,-195.5 2216,-195.5 2216,-183.5 2216,-183.5 2216,-177.5 2222,-171.5 2228,-171.5"/>
<text text-anchor="middle" x="2259" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2418.5,-40.5C2418.5,-40.5 2465.5,-40.5 2465.5,-40.5 2471.5,-40.5 2477.5,-46.5 2477.5,-52.5 2477.5,-52.5 2477.5,-64.5 2477.5,-64.5 2477.5,-70.5 2471.5,-76.5 2465.5,-76.5 2465.5,-76.5 2418.5,-76.5 2418.5,-76.5 2412.5,-76.5 2406.5,-70.5 2406.5,-64.5 2406.5,-64.5 2406.5,-52.5 2406.5,-52.5 2406.5,-46.5 2412.5,-40.5 2418.5,-40.5"/>
<text text-anchor="middle" x="2442" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2275.32,-171.48C2284.26,-163.04 2295.96,-153.32 2308,-147 2344.28,-127.97 2363.39,-146.43 2397,-123 2410.56,-113.55 2421.43,-98.63 2429.09,-85.63"/>
<polygon fill="black" stroke="black" points="2432.31,-87.05 2434.1,-76.61 2426.19,-83.66 2432.31,-87.05"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2118.5,-171.5C2118.5,-171.5 2185.5,-171.5 2185.5,-171.5 2191.5,-171.5 2197.5,-177.5 2197.5,-183.5 2197.5,-183.5 2197.5,-195.5 2197.5,-195.5 2197.5,-201.5 2191.5,-207.5 2185.5,-207.5 2185.5,-207.5 2118.5,-207.5 2118.5,-207.5 2112.5,-207.5 2106.5,-201.5 2106.5,-195.5 2106.5,-195.5 2106.5,-183.5 2106.5,-183.5 2106.5,-177.5 2112.5,-171.5 2118.5,-171.5"/>
<text text-anchor="middle" x="2152" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2224.5,-40.5C2224.5,-40.5 2271.5,-40.5 2271.5,-40.5 2277.5,-40.5 2283.5,-46.5 2283.5,-52.5 2283.5,-52.5 2283.5,-64.5 2283.5,-64.5 2283.5,-70.5 2277.5,-76.5 2271.5,-76.5 2271.5,-76.5 2224.5,-76.5 2224.5,-76.5 2218.5,-76.5 2212.5,-70.5 2212.5,-64.5 2212.5,-64.5 2212.5,-52.5 2212.5,-52.5 2212.5,-46.5 2218.5,-40.5 2224.5,-40.5"/>
<text text-anchor="middle" x="2248" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2165.64,-171.42C2176.03,-158.3 2190.62,-139.66 2203,-123 2212.18,-110.64 2222.11,-96.7 2230.29,-85.04"/>
<polygon fill="black" stroke="black" points="2233.31,-86.83 2236.17,-76.63 2227.58,-82.82 2233.31,-86.83"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2657,-171.5C2657,-171.5 2687,-171.5 2687,-171.5 2693,-171.5 2699,-177.5 2699,-183.5 2699,-183.5 2699,-195.5 2699,-195.5 2699,-201.5 2693,-207.5 2687,-207.5 2687,-207.5 2657,-207.5 2657,-207.5 2651,-207.5 2645,-201.5 2645,-195.5 2645,-195.5 2645,-183.5 2645,-183.5 2645,-177.5 2651,-171.5 2657,-171.5"/>
<text text-anchor="middle" x="2672" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2620.5,-40.5C2620.5,-40.5 2667.5,-40.5 2667.5,-40.5 2673.5,-40.5 2679.5,-46.5 2679.5,-52.5 2679.5,-52.5 2679.5,-64.5 2679.5,-64.5 2679.5,-70.5 2673.5,-76.5 2667.5,-76.5 2667.5,-76.5 2620.5,-76.5 2620.5,-76.5 2614.5,-76.5 2608.5,-70.5 2608.5,-64.5 2608.5,-64.5 2608.5,-52.5 2608.5,-52.5 2608.5,-46.5 2614.5,-40.5 2620.5,-40.5"/>
<text text-anchor="middle" x="2644" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2668.28,-171.37C2663.57,-149.68 2655.41,-112.08 2649.86,-86.51"/>
<polygon fill="black" stroke="black" points="2653.28,-85.73 2647.73,-76.7 2646.43,-87.22 2653.28,-85.73"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2832,-171.5C2832,-171.5 2862,-171.5 2862,-171.5 2868,-171.5 2874,-177.5 2874,-183.5 2874,-183.5 2874,-195.5 2874,-195.5 2874,-201.5 2868,-207.5 2862,-207.5 2862,-207.5 2832,-207.5 2832,-207.5 2826,-207.5 2820,-201.5 2820,-195.5 2820,-195.5 2820,-183.5 2820,-183.5 2820,-177.5 2826,-171.5 2832,-171.5"/>
<text text-anchor="middle" x="2847" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2818.5,-40.5C2818.5,-40.5 2865.5,-40.5 2865.5,-40.5 2871.5,-40.5 2877.5,-46.5 2877.5,-52.5 2877.5,-52.5 2877.5,-64.5 2877.5,-64.5 2877.5,-70.5 2871.5,-76.5 2865.5,-76.5 2865.5,-76.5 2818.5,-76.5 2818.5,-76.5 2812.5,-76.5 2806.5,-70.5 2806.5,-64.5 2806.5,-64.5 2806.5,-52.5 2806.5,-52.5 2806.5,-46.5 2812.5,-40.5 2818.5,-40.5"/>
<text text-anchor="middle" x="2842" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2846.34,-171.37C2845.5,-149.78 2844.05,-112.41 2843.06,-86.85"/>
<polygon fill="black" stroke="black" points="2846.55,-86.56 2842.67,-76.7 2839.56,-86.83 2846.55,-86.56"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2320,-40.5C2320,-40.5 2376,-40.5 2376,-40.5 2382,-40.5 2388,-46.5 2388,-52.5 2388,-52.5 2388,-64.5 2388,-64.5 2388,-70.5 2382,-76.5 2376,-76.5 2376,-76.5 2320,-76.5 2320,-76.5 2314,-76.5 2308,-70.5 2308,-64.5 2308,-64.5 2308,-52.5 2308,-52.5 2308,-46.5 2314,-40.5 2320,-40.5"/>
<text text-anchor="middle" x="2348" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2126,-40.5C2126,-40.5 2182,-40.5 2182,-40.5 2188,-40.5 2194,-46.5 2194,-52.5 2194,-52.5 2194,-64.5 2194,-64.5 2194,-70.5 2188,-76.5 2182,-76.5 2182,-76.5 2126,-76.5 2126,-76.5 2120,-76.5 2114,-70.5 2114,-64.5 2114,-64.5 2114,-52.5 2114,-52.5 2114,-46.5 2120,-40.5 2126,-40.5"/>
<text text-anchor="middle" x="2154" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2522,-40.5C2522,-40.5 2578,-40.5 2578,-40.5 2584,-40.5 2590,-46.5 2590,-52.5 2590,-52.5 2590,-64.5 2590,-64.5 2590,-70.5 2584,-76.5 2578,-76.5 2578,-76.5 2522,-76.5 2522,-76.5 2516,-76.5 2510,-70.5 2510,-64.5 2510,-64.5 2510,-52.5 2510,-52.5 2510,-46.5 2516,-40.5 2522,-40.5"/>
<text text-anchor="middle" x="2550" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2720,-40.5C2720,-40.5 2776,-40.5 2776,-40.5 2782,-40.5 2788,-46.5 2788,-52.5 2788,-52.5 2788,-64.5 2788,-64.5 2788,-70.5 2782,-76.5 2776,-76.5 2776,-76.5 2720,-76.5 2720,-76.5 2714,-76.5 2708,-70.5 2708,-64.5 2708,-64.5 2708,-52.5 2708,-52.5 2708,-46.5 2714,-40.5 2720,-40.5"/>
<text text-anchor="middle" x="2748" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2521.5,-171.5C2521.5,-171.5 2592.5,-171.5 2592.5,-171.5 2598.5,-171.5 2604.5,-177.5 2604.5,-183.5 2604.5,-183.5 2604.5,-195.5 2604.5,-195.5 2604.5,-201.5 2598.5,-207.5 2592.5,-207.5 2592.5,-207.5 2521.5,-207.5 2521.5,-207.5 2515.5,-207.5 2509.5,-201.5 2509.5,-195.5 2509.5,-195.5 2509.5,-183.5 2509.5,-183.5 2509.5,-177.5 2515.5,-171.5 2521.5,-171.5"/>
<text text-anchor="middle" x="2557" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2404.5,-171.5C2404.5,-171.5 2479.5,-171.5 2479.5,-171.5 2485.5,-171.5 2491.5,-177.5 2491.5,-183.5 2491.5,-183.5 2491.5,-195.5 2491.5,-195.5 2491.5,-201.5 2485.5,-207.5 2479.5,-207.5 2479.5,-207.5 2404.5,-207.5 2404.5,-207.5 2398.5,-207.5 2392.5,-201.5 2392.5,-195.5 2392.5,-195.5 2392.5,-183.5 2392.5,-183.5 2392.5,-177.5 2398.5,-171.5 2404.5,-171.5"/>
<text text-anchor="middle" x="2442" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2332,-171.5C2332,-171.5 2362,-171.5 2362,-171.5 2368,-171.5 2374,-177.5 2374,-183.5 2374,-183.5 2374,-195.5 2374,-195.5 2374,-201.5 2368,-207.5 2362,-207.5 2362,-207.5 2332,-207.5 2332,-207.5 2326,-207.5 2320,-201.5 2320,-195.5 2320,-195.5 2320,-183.5 2320,-183.5 2320,-177.5 2326,-171.5 2332,-171.5"/>
<text text-anchor="middle" x="2347" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1197.5,-40.5C1197.5,-40.5 1244.5,-40.5 1244.5,-40.5 1250.5,-40.5 1256.5,-46.5 1256.5,-52.5 1256.5,-52.5 1256.5,-64.5 1256.5,-64.5 1256.5,-70.5 1250.5,-76.5 1244.5,-76.5 1244.5,-76.5 1197.5,-76.5 1197.5,-76.5 1191.5,-76.5 1185.5,-70.5 1185.5,-64.5 1185.5,-64.5 1185.5,-52.5 1185.5,-52.5 1185.5,-46.5 1191.5,-40.5 1197.5,-40.5"/>
<text text-anchor="middle" x="1221" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.46,-171.37C1124.66,-148.91 1167.25,-109.38 1194.78,-83.83"/>
<polygon fill="black" stroke="black" points="1197.52,-86.07 1202.47,-76.7 1192.75,-80.94 1197.52,-86.07"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1287,-40.5C1287,-40.5 1343,-40.5 1343,-40.5 1349,-40.5 1355,-46.5 1355,-52.5 1355,-52.5 1355,-64.5 1355,-64.5 1355,-70.5 1349,-76.5 1343,-76.5 1343,-76.5 1287,-76.5 1287,-76.5 1281,-76.5 1275,-70.5 1275,-64.5 1275,-64.5 1275,-52.5 1275,-52.5 1275,-46.5 1281,-40.5 1287,-40.5"/>
<text text-anchor="middle" x="1315" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2212.53,-425.88C2461.89,-427.08 3350.96,-428.75 3398,-392 3455.79,-346.84 3457.25,-247.49 3455.29,-207.59"/>
<polygon fill="black" stroke="black" points="2212.2,-422.38 2202.19,-425.83 2212.17,-429.38 2212.2,-422.38"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2102.73,-404.83C2096.86,-402.85 2090.86,-401.16 2085,-400 2064.21,-395.89 576.4,-404.1 559,-392 496.84,-348.77 485.47,-247.85 483.43,-207.56"/>
<polygon fill="black" stroke="black" points="2101.82,-408.22 2112.41,-408.38 2104.22,-401.65 2101.82,-408.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2212.35,-423.3C2308.15,-419.44 2479.4,-410.09 2501,-392 2557.09,-345.03 2559.58,-247.16 2558.09,-207.62"/>
<polygon fill="black" stroke="black" points="2212.04,-419.81 2202.19,-423.7 2212.32,-426.8 2212.04,-419.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2102.72,-404.87C2096.86,-402.89 2090.85,-401.18 2085,-400 2067.87,-396.55 1470.31,-402.03 1456,-392 1394.01,-348.54 1382.53,-247.76 1380.45,-207.53"/>
<polygon fill="black" stroke="black" points="2101.81,-408.27 2112.4,-408.42 2104.22,-401.69 2101.81,-408.27"/>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1869,-40.5C1869,-40.5 1925,-40.5 1925,-40.5 1931,-40.5 1937,-46.5 1937,-52.5 1937,-52.5 1937,-64.5 1937,-64.5 1937,-70.5 1931,-76.5 1925,-76.5 1925,-76.5 1869,-76.5 1869,-76.5 1863,-76.5 1857,-70.5 1857,-64.5 1857,-64.5 1857,-52.5 1857,-52.5 1857,-46.5 1863,-40.5 1869,-40.5"/>
<text text-anchor="middle" x="1897" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M2102.47,-404.9C2096.69,-402.93 2090.77,-401.22 2085,-400 2070.91,-397.03 1836.02,-402.34 1826,-392 1788.1,-352.91 1807.8,-198.31 1826,-147 1836.07,-118.61 1859.72,-92.71 1876.96,-76.58"/>
<polygon fill="black" stroke="black" points="2101.45,-408.25 2112.04,-408.41 2103.86,-401.68 2101.45,-408.25"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1970,-408.5C1970,-408.5 2064,-408.5 2064,-408.5 2070,-408.5 2076,-414.5 2076,-420.5 2076,-420.5 2076,-432.5 2076,-432.5 2076,-438.5 2070,-444.5 2064,-444.5 2064,-444.5 1970,-444.5 1970,-444.5 1964,-444.5 1958,-438.5 1958,-432.5 1958,-432.5 1958,-420.5 1958,-420.5 1958,-414.5 1964,-408.5 1970,-408.5"/>
<text text-anchor="middle" x="2017" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2055.52,-408.38C2064.98,-404.93 2075.21,-401.81 2085,-400 2101.32,-396.98 3266.75,-402 3280,-392 3334.3,-351.03 3340.79,-262.72 3340.31,-217.86"/>
<polygon fill="black" stroke="black" points="3343.81,-217.61 3340.08,-207.7 3336.81,-217.77 3343.81,-217.61"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2055.52,-408.38C2064.98,-404.93 2075.21,-401.81 2085,-400 2100.41,-397.15 3201.15,-402.24 3213,-392 3262.85,-348.92 3256.6,-261.95 3249.47,-217.7"/>
<polygon fill="black" stroke="black" points="3252.89,-216.92 3247.72,-207.67 3245.99,-218.12 3252.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1957.89,-425.2C1673.44,-423.67 457.96,-415.71 427,-392 372.99,-350.64 366.37,-262.51 366.75,-217.77"/>
<polygon fill="black" stroke="black" points="370.25,-217.71 366.96,-207.64 363.25,-217.56 370.25,-217.71"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1957.97,-425.36C1660.87,-424.52 342.06,-419.25 310,-392 259.55,-349.12 262.91,-262.06 268.49,-217.74"/>
<polygon fill="black" stroke="black" points="271.98,-218.09 269.89,-207.7 265.05,-217.12 271.98,-218.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2055.91,-408.39C2065.26,-404.99 2075.35,-401.88 2085,-400 2101.25,-396.83 2369.88,-402.11 2383,-392 2436.89,-350.49 2443.56,-262.42 2443.22,-217.74"/>
<polygon fill="black" stroke="black" points="2446.72,-217.54 2443.02,-207.62 2439.72,-217.69 2446.72,-217.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2055.92,-408.45C2065.27,-405.04 2075.36,-401.92 2085,-400 2097.59,-397.49 2306.4,-400.53 2316,-392 2365.26,-348.24 2359.27,-261.58 2352.34,-217.54"/>
<polygon fill="black" stroke="black" points="2355.77,-216.84 2350.63,-207.57 2348.87,-218.02 2355.77,-216.84"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1957.71,-424.49C1794.44,-421.47 1348.71,-411.46 1324,-392 1270.56,-349.91 1263.68,-262.11 1263.88,-217.61"/>
<polygon fill="black" stroke="black" points="1267.38,-217.59 1264.05,-207.53 1260.38,-217.47 1267.38,-217.59"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M1957.87,-425.06C1775.98,-423.43 1235.26,-416.55 1207,-392 1157.02,-348.58 1160.16,-261.76 1165.6,-217.62"/>
<polygon fill="black" stroke="black" points="1169.08,-218 1166.96,-207.62 1162.14,-217.05 1169.08,-218"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node68" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3912,-171.5C3912,-171.5 3942,-171.5 3942,-171.5 3948,-171.5 3954,-177.5 3954,-183.5 3954,-183.5 3954,-195.5 3954,-195.5 3954,-201.5 3948,-207.5 3942,-207.5 3942,-207.5 3912,-207.5 3912,-207.5 3906,-207.5 3900,-201.5 3900,-195.5 3900,-195.5 3900,-183.5 3900,-183.5 3900,-177.5 3906,-171.5 3912,-171.5"/>
<text text-anchor="middle" x="3927" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2055.16,-408.5C2064.72,-405 2075.08,-401.82 2085,-400 2109.3,-395.54 3844.12,-406.68 3864,-392 3919.02,-351.37 3927.3,-262.9 3927.75,-217.93"/>
<polygon fill="black" stroke="black" points="3931.25,-217.73 3927.72,-207.74 3924.25,-217.75 3931.25,-217.73"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1967.5,-40.5C1967.5,-40.5 2014.5,-40.5 2014.5,-40.5 2020.5,-40.5 2026.5,-46.5 2026.5,-52.5 2026.5,-52.5 2026.5,-64.5 2026.5,-64.5 2026.5,-70.5 2020.5,-76.5 2014.5,-76.5 2014.5,-76.5 1967.5,-76.5 1967.5,-76.5 1961.5,-76.5 1955.5,-70.5 1955.5,-64.5 1955.5,-64.5 1955.5,-52.5 1955.5,-52.5 1955.5,-46.5 1961.5,-40.5 1967.5,-40.5"/>
<text text-anchor="middle" x="1991" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1850,-171.5C1850,-171.5 1934,-171.5 1934,-171.5 1940,-171.5 1946,-177.5 1946,-183.5 1946,-183.5 1946,-195.5 1946,-195.5 1946,-201.5 1940,-207.5 1934,-207.5 1934,-207.5 1850,-207.5 1850,-207.5 1844,-207.5 1838,-201.5 1838,-195.5 1838,-195.5 1838,-183.5 1838,-183.5 1838,-177.5 1844,-171.5 1850,-171.5"/>
<text text-anchor="middle" x="1892" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1919.74,-165.37C1930.14,-158.06 1942.49,-150.88 1955,-147 2086.4,-106.22 3069.24,-183.09 3193,-123 3213,-113.29 3227.93,-91.83 3236.55,-76.55"/>
<polygon fill="black" stroke="black" points="1917.45,-162.71 1911.49,-171.48 1921.61,-168.34 1917.45,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1919.99,-165.25C1930.35,-158 1942.6,-150.89 1955,-147 2054.16,-115.88 2788.16,-143.71 2890,-123 2936.08,-113.63 2985.99,-91.98 3017.82,-76.57"/>
<polygon fill="black" stroke="black" points="1917.75,-162.55 1911.78,-171.3 1921.91,-168.19 1917.75,-162.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1919.73,-165.36C1930.14,-158.04 1942.49,-150.87 1955,-147 2031.02,-123.52 3314.2,-155.1 3387,-123 3408.65,-113.45 3426.19,-91.96 3436.6,-76.63"/>
<polygon fill="black" stroke="black" points="1917.44,-162.7 1911.49,-171.46 1921.61,-168.32 1917.44,-162.7"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1919.73,-165.34C1930.13,-158.03 1942.48,-150.85 1955,-147 2041.77,-120.29 3506.53,-160.96 3589,-123 3609.83,-113.41 3626.07,-91.93 3635.58,-76.61"/>
<polygon fill="black" stroke="black" points="1917.43,-162.68 1911.48,-171.45 1921.6,-168.31 1917.43,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1849.42,-167.09C1831.54,-159.19 1810.22,-151.16 1790,-147 1651.86,-118.62 656.31,-162.74 521,-123 489.56,-113.76 458.19,-92.2 438.48,-76.77"/>
<polygon fill="black" stroke="black" points="1848.43,-170.49 1858.98,-171.44 1851.33,-164.11 1848.43,-170.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1849.43,-167.06C1831.55,-159.16 1810.23,-151.12 1790,-147 1707.57,-130.19 355.03,-151.81 276,-123 250.41,-113.67 227.04,-92.13 212.69,-76.73"/>
<polygon fill="black" stroke="black" points="1848.43,-170.45 1858.98,-171.42 1851.34,-164.08 1848.43,-170.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1849.42,-167.13C1831.53,-159.23 1810.22,-151.19 1790,-147 1731.51,-134.88 768.7,-149.17 715,-123 695.02,-113.26 680.08,-91.81 671.46,-76.54"/>
<polygon fill="black" stroke="black" points="1848.42,-170.52 1858.97,-171.47 1851.32,-164.15 1848.42,-170.52"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1848.98,-167.01C1831.18,-159.18 1810.05,-151.22 1790,-147 1607.92,-108.66 1130.4,-179.15 953,-123 923.28,-113.59 894.13,-92.07 875.9,-76.69"/>
<polygon fill="black" stroke="black" points="1847.95,-170.38 1858.5,-171.32 1850.84,-164 1847.95,-170.38"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M1920.34,-165.39C1930.65,-158.22 1942.79,-151.13 1955,-147 2026.96,-122.64 2228.53,-157.91 2296,-123 2315.62,-112.85 2330.54,-91.71 2339.26,-76.61"/>
<polygon fill="black" stroke="black" points="1918.17,-162.64 1912.15,-171.36 1922.29,-168.3 1918.17,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1922.69,-165.59C1932.63,-158.92 1943.95,-152.07 1955,-147 1990.29,-130.8 2003.11,-137.81 2039,-123 2070.41,-110.04 2104.22,-90.65 2126.99,-76.71"/>
<polygon fill="black" stroke="black" points="1920.59,-162.79 1914.36,-171.36 1924.57,-168.55 1920.59,-162.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.04,-165.38C1930.4,-158.14 1942.64,-151.01 1955,-147 2068.2,-110.28 2381.79,-172.53 2490,-123 2511.38,-113.22 2528.86,-92 2539.33,-76.78"/>
<polygon fill="black" stroke="black" points="1917.81,-162.68 1911.82,-171.42 1921.95,-168.32 1917.81,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.01,-165.3C1930.37,-158.05 1942.61,-150.93 1955,-147 2033.09,-122.2 2617.88,-157.92 2692,-123 2712.74,-113.23 2729,-91.78 2738.54,-76.52"/>
<polygon fill="black" stroke="black" points="1917.77,-162.6 1911.79,-171.34 1921.92,-168.23 1917.77,-162.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M1848.48,-167.19C1830.76,-159.47 1809.81,-151.54 1790,-147 1628.51,-109.97 1575.86,-173.3 1418,-123 1386.98,-113.12 1355.76,-91.92 1335.96,-76.74"/>
<polygon fill="black" stroke="black" points="1847.41,-170.54 1857.97,-171.43 1850.27,-164.15 1847.41,-170.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1848.96,-167.11C1831.16,-159.3 1810.02,-151.32 1790,-147 1655.88,-118.04 1301.37,-171.48 1173,-123 1147.52,-113.38 1124.13,-91.9 1109.74,-76.59"/>
<polygon fill="black" stroke="black" points="1847.93,-170.48 1858.48,-171.41 1850.81,-164.1 1847.93,-170.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1847.03,-167.35C1829.56,-159.89 1809.17,-152.1 1790,-147 1712.86,-126.46 1681.69,-161.92 1612,-123 1592.84,-112.3 1577.92,-91.49 1569.06,-76.61"/>
<polygon fill="black" stroke="black" points="1845.85,-170.65 1856.41,-171.43 1848.64,-164.23 1845.85,-170.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1866.06,-164.25C1838.75,-138.73 1796.46,-99.19 1772.4,-76.7"/>
<polygon fill="black" stroke="black" points="1863.98,-167.1 1873.67,-171.37 1868.76,-161.98 1863.98,-167.1"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node67" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1976,-171.5C1976,-171.5 2070,-171.5 2070,-171.5 2076,-171.5 2082,-177.5 2082,-183.5 2082,-183.5 2082,-195.5 2082,-195.5 2082,-201.5 2076,-207.5 2070,-207.5 2070,-207.5 1976,-207.5 1976,-207.5 1970,-207.5 1964,-201.5 1964,-195.5 1964,-195.5 1964,-183.5 1964,-183.5 1964,-177.5 1970,-171.5 1976,-171.5"/>
<text text-anchor="middle" x="2023" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2018.75,-171.37C2013.37,-149.68 2004.04,-112.08 1997.7,-86.51"/>
<polygon fill="black" stroke="black" points="2001.07,-85.56 1995.27,-76.7 1994.28,-87.25 2001.07,-85.56"/>
</g>
</g>
</svg>
