#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f92e1e0c8a0 .scope module, "test_tb" "test_tb" 2 12;
 .timescale -9 -12;
L_0x7f92e1e2e980 .functor AND 1, v0x7f92e1e2bef0_0, L_0x7f92e1e2e8a0, C4<1>, C4<1>;
L_0x7f92e1e2ebf0 .functor AND 1, L_0x7f92e1e2e980, L_0x7f92e1e2eb50, C4<1>, C4<1>;
L_0x7f92e1e2ee90 .functor AND 1, v0x7f92e1e2bef0_0, L_0x7f92e1e2edb0, C4<1>, C4<1>;
L_0x7f92e1e2f140 .functor AND 1, L_0x7f92e1e2ee90, L_0x7f92e1e2f060, C4<1>, C4<1>;
L_0x7f92e1e2f320 .functor AND 1, L_0x7f92e1e2f140, L_0x7f92e1e2f230, C4<1>, C4<1>;
v0x7f92e1e2b430_0 .net *"_s10", 0 0, L_0x7f92e1e2eb50;  1 drivers
v0x7f92e1e2b4c0_0 .net *"_s11", 0 0, L_0x7f92e1e2ebf0;  1 drivers
v0x7f92e1e2b550_0 .net *"_s16", 0 0, L_0x7f92e1e2ece0;  1 drivers
v0x7f92e1e2b5e0_0 .net *"_s18", 0 0, L_0x7f92e1e2edb0;  1 drivers
v0x7f92e1e2b670_0 .net *"_s19", 0 0, L_0x7f92e1e2ee90;  1 drivers
v0x7f92e1e2b740_0 .net *"_s2", 0 0, L_0x7f92e1e2e800;  1 drivers
v0x7f92e1e2b7f0_0 .net *"_s22", 0 0, L_0x7f92e1e2ef80;  1 drivers
v0x7f92e1e2b8a0_0 .net *"_s24", 0 0, L_0x7f92e1e2f060;  1 drivers
v0x7f92e1e2b940_0 .net *"_s25", 0 0, L_0x7f92e1e2f140;  1 drivers
v0x7f92e1e2ba50_0 .net *"_s28", 0 0, L_0x7f92e1e2f230;  1 drivers
v0x7f92e1e2baf0_0 .net *"_s29", 0 0, L_0x7f92e1e2f320;  1 drivers
v0x7f92e1e2bba0_0 .net *"_s4", 0 0, L_0x7f92e1e2e8a0;  1 drivers
v0x7f92e1e2bc40_0 .net *"_s5", 0 0, L_0x7f92e1e2e980;  1 drivers
v0x7f92e1e2bcf0_0 .net *"_s8", 0 0, L_0x7f92e1e2ea30;  1 drivers
v0x7f92e1e2bda0_0 .net "adder_to_out", 0 1, L_0x7f92e1e2e4b0;  1 drivers
v0x7f92e1e2be60_0 .net "adder_to_stat", 0 0, L_0x7f92e1e2e690;  1 drivers
v0x7f92e1e2bef0_0 .var "clock", 0 0;
v0x7f92e1e2c080_0 .var "constant", 0 1;
v0x7f92e1e2c110_0 .net "instruct", 0 1, L_0x7f92e1e2d6e0;  1 drivers
v0x7f92e1e2c1a0_0 .var "out", 0 1;
v0x7f92e1e2c230_0 .var "s1", 0 0;
v0x7f92e1e2c2c0_0 .var "s2", 0 0;
v0x7f92e1e2c350_0 .var "status", 0 0;
E_0x7f92e1e00e10 .event posedge, L_0x7f92e1e2f320;
E_0x7f92e1e014e0 .event posedge, L_0x7f92e1e2ebf0;
L_0x7f92e1e2e800 .part L_0x7f92e1e2d6e0, 1, 1;
L_0x7f92e1e2e8a0 .reduce/nor L_0x7f92e1e2e800;
L_0x7f92e1e2ea30 .part L_0x7f92e1e2d6e0, 0, 1;
L_0x7f92e1e2eb50 .reduce/nor L_0x7f92e1e2ea30;
L_0x7f92e1e2ece0 .part L_0x7f92e1e2d6e0, 1, 1;
L_0x7f92e1e2edb0 .reduce/nor L_0x7f92e1e2ece0;
L_0x7f92e1e2ef80 .part L_0x7f92e1e2d6e0, 0, 1;
L_0x7f92e1e2f060 .reduce/nor L_0x7f92e1e2ef80;
L_0x7f92e1e2f230 .reduce/nor v0x7f92e1e2c350_0;
S_0x7f92e1e00750 .scope module, "adder1" "fulladder" 2 76, 3 9 0, S_0x7f92e1e0c8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "stat"
    .port_info 1 /OUTPUT 2 "sum"
    .port_info 2 /INPUT 2 "a"
    .port_info 3 /INPUT 2 "b"
L_0x7f92e1e2d970 .functor XOR 1, L_0x7f92e1e2d9e0, L_0x7f92e1e2db00, C4<0>, C4<0>;
L_0x7f92e1e2dc20 .functor AND 1, L_0x7f92e1e2dc90, L_0x7f92e1e2dd30, C4<1>, C4<1>;
L_0x7f92e1e2de10 .functor XOR 1, L_0x7f92e1e2dee0, L_0x7f92e1e2e070, C4<0>, C4<0>;
L_0x7f92e1e2e190 .functor AND 1, L_0x7f92e1e2e200, L_0x7f92e1e2e2e0, C4<1>, C4<1>;
L_0x7f92e1e2e3c0 .functor AND 1, L_0x7f92e1e2dc20, L_0x7f92e1e2de10, C4<1>, C4<1>;
L_0x7f92e1e2e620 .functor XOR 1, L_0x7f92e1e2dc20, L_0x7f92e1e2de10, C4<0>, C4<0>;
L_0x7f92e1e2e690 .functor OR 1, L_0x7f92e1e2e190, L_0x7f92e1e2e3c0, C4<0>, C4<0>;
v0x7f92e1e0dd40_0 .net *"_s0", 0 0, L_0x7f92e1e2d970;  1 drivers
v0x7f92e1e290e0_0 .net *"_s11", 0 0, L_0x7f92e1e2dee0;  1 drivers
v0x7f92e1e29190_0 .net *"_s13", 0 0, L_0x7f92e1e2e070;  1 drivers
v0x7f92e1e29250_0 .net *"_s15", 0 0, L_0x7f92e1e2e200;  1 drivers
v0x7f92e1e29300_0 .net *"_s17", 0 0, L_0x7f92e1e2e2e0;  1 drivers
v0x7f92e1e293f0_0 .net *"_s18", 0 0, L_0x7f92e1e2e620;  1 drivers
v0x7f92e1e294a0_0 .net *"_s3", 0 0, L_0x7f92e1e2d9e0;  1 drivers
v0x7f92e1e29550_0 .net *"_s5", 0 0, L_0x7f92e1e2db00;  1 drivers
v0x7f92e1e29600_0 .net *"_s7", 0 0, L_0x7f92e1e2dc90;  1 drivers
v0x7f92e1e29710_0 .net *"_s9", 0 0, L_0x7f92e1e2dd30;  1 drivers
v0x7f92e1e297c0_0 .net "a", 1 0, v0x7f92e1e2c1a0_0;  1 drivers
v0x7f92e1e29870_0 .net "b", 1 0, v0x7f92e1e2c080_0;  1 drivers
v0x7f92e1e29920_0 .net "stat", 0 0, L_0x7f92e1e2e690;  alias, 1 drivers
v0x7f92e1e299c0_0 .net "sum", 1 0, L_0x7f92e1e2e4b0;  alias, 1 drivers
v0x7f92e1e29a70_0 .net "w0", 0 0, L_0x7f92e1e2dc20;  1 drivers
v0x7f92e1e29b10_0 .net "w1", 0 0, L_0x7f92e1e2de10;  1 drivers
v0x7f92e1e29bb0_0 .net "w2", 0 0, L_0x7f92e1e2e190;  1 drivers
v0x7f92e1e29d40_0 .net "w3", 0 0, L_0x7f92e1e2e3c0;  1 drivers
L_0x7f92e1e2d9e0 .part v0x7f92e1e2c1a0_0, 0, 1;
L_0x7f92e1e2db00 .part v0x7f92e1e2c080_0, 1, 1;
L_0x7f92e1e2dc90 .part v0x7f92e1e2c1a0_0, 0, 1;
L_0x7f92e1e2dd30 .part v0x7f92e1e2c080_0, 1, 1;
L_0x7f92e1e2dee0 .part v0x7f92e1e2c1a0_0, 1, 1;
L_0x7f92e1e2e070 .part v0x7f92e1e2c080_0, 0, 1;
L_0x7f92e1e2e200 .part v0x7f92e1e2c1a0_0, 1, 1;
L_0x7f92e1e2e2e0 .part v0x7f92e1e2c080_0, 0, 1;
L_0x7f92e1e2e4b0 .concat8 [ 1 1 0 0], L_0x7f92e1e2d970, L_0x7f92e1e2e620;
S_0x7f92e1e29e10 .scope module, "ram1" "twoBitRam" 2 69, 4 1 0, S_0x7f92e1e0c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel1"
    .port_info 1 /INPUT 1 "sel2"
    .port_info 2 /OUTPUT 2 "out"
L_0x104a72008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2c3e0 .functor AND 1, L_0x7f92e1e2c4f0, L_0x7f92e1e2c610, L_0x104a72008, C4<1>;
L_0x104a72050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2c730 .functor AND 1, L_0x7f92e1e2c7c0, v0x7f92e1e2c2c0_0, L_0x104a72050, C4<1>;
L_0x104a72098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2c8e0 .functor AND 1, v0x7f92e1e2c230_0, L_0x7f92e1e2ca10, L_0x104a72098, C4<1>;
L_0x104a720e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2cb70 .functor AND 1, v0x7f92e1e2c230_0, v0x7f92e1e2c2c0_0, L_0x104a720e0, C4<1>;
L_0x104a72128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2cc60 .functor AND 1, L_0x7f92e1e2cd60, L_0x7f92e1e2ce70, L_0x104a72128, C4<1>;
L_0x104a72170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2cfd0 .functor AND 1, L_0x7f92e1e2d040, v0x7f92e1e2c2c0_0, L_0x104a72170, C4<1>;
L_0x104a721b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2d160 .functor AND 1, v0x7f92e1e2c230_0, L_0x7f92e1e2d2d0, L_0x104a721b8, C4<1>;
L_0x104a72200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f92e1e2caf0 .functor AND 1, v0x7f92e1e2c230_0, v0x7f92e1e2c2c0_0, L_0x104a72200, C4<1>;
L_0x7f92e1e2d4f0 .functor OR 1, L_0x7f92e1e2c3e0, L_0x7f92e1e2c730, L_0x7f92e1e2c8e0, L_0x7f92e1e2cb70;
L_0x7f92e1e2d810 .functor OR 1, L_0x7f92e1e2cc60, L_0x7f92e1e2cfd0, L_0x7f92e1e2d160, L_0x7f92e1e2caf0;
v0x7f92e1e29fc0_0 .net *"_s1", 0 0, L_0x7f92e1e2c4f0;  1 drivers
v0x7f92e1e2a050_0 .net *"_s11", 0 0, L_0x7f92e1e2ca10;  1 drivers
v0x7f92e1e2a0e0_0 .net/2u *"_s12", 0 0, L_0x104a72098;  1 drivers
v0x7f92e1e2a1a0_0 .net/2u *"_s14", 0 0, L_0x104a720e0;  1 drivers
v0x7f92e1e2a250_0 .net *"_s17", 0 0, L_0x7f92e1e2cd60;  1 drivers
v0x7f92e1e2a330_0 .net *"_s19", 0 0, L_0x7f92e1e2ce70;  1 drivers
v0x7f92e1e2a3d0_0 .net/2u *"_s20", 0 0, L_0x104a72128;  1 drivers
v0x7f92e1e2a480_0 .net *"_s23", 0 0, L_0x7f92e1e2d040;  1 drivers
v0x7f92e1e2a520_0 .net/2u *"_s24", 0 0, L_0x104a72170;  1 drivers
v0x7f92e1e2a630_0 .net *"_s27", 0 0, L_0x7f92e1e2d2d0;  1 drivers
v0x7f92e1e2a6d0_0 .net/2u *"_s28", 0 0, L_0x104a721b8;  1 drivers
v0x7f92e1e2a780_0 .net *"_s3", 0 0, L_0x7f92e1e2c610;  1 drivers
v0x7f92e1e2a820_0 .net/2u *"_s30", 0 0, L_0x104a72200;  1 drivers
v0x7f92e1e2a8d0_0 .net *"_s32", 0 0, L_0x7f92e1e2d4f0;  1 drivers
v0x7f92e1e2a980_0 .net *"_s34", 0 0, L_0x7f92e1e2d810;  1 drivers
v0x7f92e1e2aa30_0 .net/2u *"_s4", 0 0, L_0x104a72008;  1 drivers
v0x7f92e1e2aae0_0 .net *"_s7", 0 0, L_0x7f92e1e2c7c0;  1 drivers
v0x7f92e1e2ac70_0 .net/2u *"_s8", 0 0, L_0x104a72050;  1 drivers
v0x7f92e1e2ad00_0 .net "a1_lsb", 0 0, L_0x7f92e1e2cc60;  1 drivers
v0x7f92e1e2ad90_0 .net "a1_msb", 0 0, L_0x7f92e1e2c3e0;  1 drivers
v0x7f92e1e2ae30_0 .net "a2_lsb", 0 0, L_0x7f92e1e2cfd0;  1 drivers
v0x7f92e1e2aed0_0 .net "a2_msb", 0 0, L_0x7f92e1e2c730;  1 drivers
v0x7f92e1e2af70_0 .net "a3_lsb", 0 0, L_0x7f92e1e2d160;  1 drivers
v0x7f92e1e2b010_0 .net "a3_msb", 0 0, L_0x7f92e1e2c8e0;  1 drivers
v0x7f92e1e2b0b0_0 .net "a4_lsb", 0 0, L_0x7f92e1e2caf0;  1 drivers
v0x7f92e1e2b150_0 .net "a4_msb", 0 0, L_0x7f92e1e2cb70;  1 drivers
v0x7f92e1e2b1f0_0 .net "out", 1 0, L_0x7f92e1e2d6e0;  alias, 1 drivers
v0x7f92e1e2b2a0_0 .net "sel1", 0 0, v0x7f92e1e2c230_0;  1 drivers
v0x7f92e1e2b340_0 .net "sel2", 0 0, v0x7f92e1e2c2c0_0;  1 drivers
L_0x7f92e1e2c4f0 .reduce/nor v0x7f92e1e2c230_0;
L_0x7f92e1e2c610 .reduce/nor v0x7f92e1e2c2c0_0;
L_0x7f92e1e2c7c0 .reduce/nor v0x7f92e1e2c230_0;
L_0x7f92e1e2ca10 .reduce/nor v0x7f92e1e2c2c0_0;
L_0x7f92e1e2cd60 .reduce/nor v0x7f92e1e2c230_0;
L_0x7f92e1e2ce70 .reduce/nor v0x7f92e1e2c2c0_0;
L_0x7f92e1e2d040 .reduce/nor v0x7f92e1e2c230_0;
L_0x7f92e1e2d2d0 .reduce/nor v0x7f92e1e2c2c0_0;
L_0x7f92e1e2d6e0 .concat8 [ 1 1 0 0], L_0x7f92e1e2d4f0, L_0x7f92e1e2d810;
    .scope S_0x7f92e1e0c8a0;
T_0 ;
    %vpi_call 2 29 "$monitor", "time = %g s1 = %b s2 = %b instruct1 = %b instruct2 = %b out1 = %b out2 = %b stat = %b", $time, v0x7f92e1e2c230_0, v0x7f92e1e2c2c0_0, &PV<v0x7f92e1e2c110_0, 1, 1>, &PV<v0x7f92e1e2c110_0, 0, 1>, &PV<v0x7f92e1e2c1a0_0, 1, 1>, &PV<v0x7f92e1e2c1a0_0, 0, 1>, v0x7f92e1e2c350_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f92e1e2bef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f92e1e2c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f92e1e2c1a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f92e1e2c1a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f92e1e2c080_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f92e1e2c080_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f92e1e2c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f92e1e2c2c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f92e1e2c2c0_0, 0, 1;
    %delay 15000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f92e1e0c8a0;
T_1 ;
    %wait E_0x7f92e1e014e0;
    %load/vec4 v0x7f92e1e2bda0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92e1e2c1a0_0, 4, 5;
    %load/vec4 v0x7f92e1e2bda0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92e1e2c1a0_0, 4, 5;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f92e1e0c8a0;
T_2 ;
    %wait E_0x7f92e1e00e10;
    %load/vec4 v0x7f92e1e2be60_0;
    %assign/vec4 v0x7f92e1e2c350_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f92e1e0c8a0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x7f92e1e2bef0_0;
    %inv;
    %store/vec4 v0x7f92e1e2bef0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./two_bit_fa.v";
    "./twoBitRam.v";
