Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Oct 21 23:57:47 2021
| Host         : DESKTOP-PQJ8FTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Adder_control_sets_placed.rpt
| Design       : Adder
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+---------------+-------------------+------------------+----------------+
|  Clock Signal | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------+-------------------+------------------+----------------+
|  f8/oC_reg/G0 |               |                   |                1 |              1 |
|  f7/oC_reg/G0 |               |                   |                1 |              1 |
|  f6/oC_reg/G0 |               |                   |                1 |              1 |
|  f5/oC_reg/G0 |               |                   |                1 |              1 |
|  f4/oC_reg/G0 |               |                   |                1 |              1 |
|  f3/oC_reg/G0 |               |                   |                1 |              1 |
|  f2/oC_reg/G0 |               |                   |                1 |              1 |
|  f1/oC_reg/G0 |               |                   |                1 |              1 |
|  f1/oS_n_0    |               | f1/oS_reg_i_2_n_0 |                1 |              1 |
|  f2/oS_n_0    |               | f1/oData[1]_0     |                1 |              1 |
|  f3/oS_n_0    |               | f2/oData[2]_0     |                1 |              1 |
|  f4/oS_n_0    |               | f3/oData[3]_0     |                1 |              1 |
|  f5/oS_n_0    |               | f4/oData[4]_0     |                1 |              1 |
|  f6/oS_n_0    |               | f5/oData[5]_0     |                1 |              1 |
|  f7/oS_n_0    |               | f6/oData[6]_0     |                1 |              1 |
|  f8/oS_n_0    |               | f7/oData[7]_0     |                1 |              1 |
+---------------+---------------+-------------------+------------------+----------------+


