{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561570212800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561570212831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 14:30:12 2019 " "Processing started: Wed Jun 26 14:30:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561570212831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561570212831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561570212831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1561570214022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561570231741 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainUla " "Found entity 2: MainUla" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561570231741 ""} { "Info" "ISGN_ENTITY_NAME" "3 AluControl " "Found entity 3: AluControl" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561570231741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561570231741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func Ula.v(10) " "Verilog HDL Implicit Net warning at Ula.v(10): created implicit net for \"func\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570231741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isOverflowed Ula.v(48) " "Verilog HDL Implicit Net warning at Ula.v(48): created implicit net for \"isOverflowed\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570231741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561570231788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:aluControl " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:aluControl\"" {  } { { "Ula.v" "aluControl" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561570231835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isOverflowed Ula.v(48) " "Verilog HDL or VHDL warning at Ula.v(48): object \"isOverflowed\" assigned a value but never read" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ula.v(58) " "Verilog HDL assignment warning at Ula.v(58): truncated value with size 32 to match size of target (3)" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluControlOutControl Ula.v(52) " "Verilog HDL Always Construct warning at Ula.v(52): inferring latch(es) for variable \"aluControlOutControl\", which holds its previous value in one or more paths through the always construct" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutControl\[0\] Ula.v(56) " "Inferred latch for \"aluControlOutControl\[0\]\" at Ula.v(56)" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutControl\[1\] Ula.v(56) " "Inferred latch for \"aluControlOutControl\[1\]\" at Ula.v(56)" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutControl\[2\] Ula.v(56) " "Inferred latch for \"aluControlOutControl\[2\]\" at Ula.v(56)" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561570231851 "|Ula|AluControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainUla MainUla:mainUla " "Elaborating entity \"MainUla\" for hierarchy \"MainUla:mainUla\"" {  } { { "Ula.v" "mainUla" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561570231851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Ula.v(30) " "Verilog HDL assignment warning at Ula.v(30): truncated value with size 32 to match size of target (2)" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561570231882 "|Ula|MainUla:mainUla"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Ula.v(36) " "Verilog HDL warning at Ula.v(36): converting signed shift amount to unsigned" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1561570231882 "|Ula|MainUla:mainUla"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Ula.v(37) " "Verilog HDL warning at Ula.v(37): converting signed shift amount to unsigned" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 37 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1561570231882 "|Ula|MainUla:mainUla"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Ula.v(38) " "Verilog HDL warning at Ula.v(38): converting signed shift amount to unsigned" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 38 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1561570231882 "|Ula|MainUla:mainUla"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[3\] " "Net \"aluControlOut\[3\]\" is missing source, defaulting to GND" {  } { { "Ula.v" "aluControlOut\[3\]" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1561570231944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1561570231944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1561570232788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:aluControl\|aluControlOutControl\[1\] " "Latch AluControl:aluControl\|aluControlOutControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561570232819 ""}  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561570232819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:aluControl\|aluControlOutControl\[2\] " "Latch AluControl:aluControl\|aluControlOutControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561570232819 ""}  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561570232819 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isOverflowed\[1\] GND " "Pin \"isOverflowed\[1\]\" is stuck at GND" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561570233384 "|Ula|isOverflowed[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561570233384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561570233501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561570234876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570234876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "No output dependent on input pin \"funct\[0\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "No output dependent on input pin \"funct\[1\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "No output dependent on input pin \"funct\[2\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "No output dependent on input pin \"funct\[3\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "No output dependent on input pin \"funct\[4\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "No output dependent on input pin \"funct\[5\]\"" {  } { { "Ula.v" "" { Text "C:/Users/aluno/Desktop/Ula-32bits-crop/Ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561570235056 "|Ula|funct[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561570235056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "592 " "Implemented 592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561570235056 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561570235056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561570235056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561570235056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561570235165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 14:30:35 2019 " "Processing ended: Wed Jun 26 14:30:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561570235165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561570235165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561570235165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561570235165 ""}
