
namespace eval kmeans {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries kmeans_internal_10 1
    dict set libraries kmeans             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/dspba_library_ver.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_data_fifo.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_fifo.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_altera_syncram_wrapped.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_scfifo_wrapped.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ecc_decoder.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ecc_encoder.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ecc.svh\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ll_fifo.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ll_ram_fifo.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_valid_fifo_counter.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_dspba_valid_fifo_counter.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_staging_reg.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_mid_speed_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_latency_one_ram_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_latency_zero_ram_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_fifo_zero_width.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_high_speed_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_low_latency_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_zero_latency_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_fanout_pipeline.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_std_synchronizer_nocut.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_tessellated_incr_decr_threshold.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_tessellated_incr_lookahead.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_reset_handler.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_lfsr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_pop.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_push.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_token_fifo_counter.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_pipeline.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_dspba_buffer.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_enable_sink.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/st_top.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ffwdsrc.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ffwddst.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_top.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_permute_address.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_pipelined.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_enabled.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_basic_coalescer.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_simple.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_streaming.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_burst_master.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_bursting_load_stores.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_non_aligned_write.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_read_cache.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_atomic.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_prefetch_block.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_wide_wrapper.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_streaming_prefetch.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_aligned_burst_coalesced_lsu.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_toggle_detect.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_debug_mem.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_fifo_stall_valid_lookahead.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_parameter_assert.svh\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_global_load_store.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_burst_coalescer.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_data_aligner.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_read_cache.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_read_data_alignment.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_unaligned_controller.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_word_coalescer.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_write_data_alignment.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/hld_lsu_write_kernel_downstream.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_shift_register_no_reset.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_full_detector.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_tessellated_incr_decr_decr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_loop_limiter.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_reset_wire.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_function_wrapper.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_function.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B0_runOnce.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B0_runOnce_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_token_i1_wt_limpush_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B0_runOnce_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B0_runOnce_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B0_runOnce_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B10.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B10_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond32_preheader_s_c0_enter19119_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit195_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000004Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z95_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond32_prA000000Z0_enter19119_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going48_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i11_fpga_indvars_iv17_pop31_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp51108_pop33_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i27_047_pop32_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i11_fpga_indvars_iv17_push31_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp51108_push33_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond49_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i27_047_push32_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B10_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B10_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B10_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B11.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B11_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B11_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B11_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B12.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B12_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond37_preheader_s_c0_enter20020_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit208_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000005Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z08_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond37_prA000000Z0_enter20020_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp344137_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_clusters5632_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_dim5727_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going43_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i16_c_044_pop35_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp46112_pop39_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp51109_pop38_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_conv3345_pop34_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i27_047_pop32114_pop40_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i16_c_044_push35_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp46112_push39_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp51109_push38_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond44_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_conv3345_push34_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i27_047_pop32114_push40_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B12_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B12_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B12_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B13.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B13_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_memdep_5_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B13_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B13_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B14.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B14_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond_cleanup39_A000000Z_c0_enter218_kmeans4.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit224_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond_cleaA000000Z_c0_enter218_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp344138_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i16_min_042_pop37_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i16_min_id_043_pop36_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i16_min_042_push37_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i16_min_id_043_push36_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B14_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B14_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B15.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B15_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_body40_s_c0_enter23121_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_for_body40_s_c0_exit249_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000006Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z49_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_body40_s_c0_enter23121_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_unnamed_24_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_unnamed_25_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_unnamed_26_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_dim5726_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i33_unnamed_23_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_lm1_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_lm252_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i16_c_044_pop35118_pop50_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i16_sum_039_pop43_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_forked111116_pop48_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp41119_pop52_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp46113_pop46_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_notcmp51110_pop45_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i1_pop51_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i2_cleanups_pop44_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i27_047_pop32115_pop47_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_j_040_pop42_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_mul46117_pop49_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i33_fpga_indvars_iv14_pop41_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i16_c_044_pop35118_push50_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i16_sum_039_push43_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_forked111116_push48_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_lastiniteration_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp41119_push52_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp46113_push46_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notcmp51110_push45_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_push51_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i2_cleanups_push44_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i27_047_pop32115_push47_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_j_040_push42_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_mul46117_push49_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i33_fpga_indvars_iv14_push41_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B15_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B15_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B15_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B2.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B2_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B2_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B2_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B3.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B3_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_body_s_c0_enter15615_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit158_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z58_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_body_s_c0_enter15615_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp5330_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp5331_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i33_unnamed_8_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_memdep_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going90_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i_054_pop19_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop18_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_cleanups93_pop21_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_initerations88_pop20_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_lastiniteration92_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond100_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i_054_push19_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i33_fpga_indvars_iv_push18_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_cleanups93_push21_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_initerations88_push20_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B3_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B3_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B3_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B5.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B5_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_body5_s_c0_enter16316_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit167_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib" 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000001Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z67_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_body5_s_c0_enter16316_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_memdep_3_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going75_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop22_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i1_052_pop23_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_cleanups78_pop25_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_initerations73_pop24_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i11_fpga_indvars_iv6_push22_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_lastiniteration77_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond85_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i1_052_push23_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_cleanups78_push25_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_initerations73_push24_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B5_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B5_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B5_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B6.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B6_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp5329_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_clusters5633_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_dim5724_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_dim5725_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i1_unnamed_15_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i1_unnamed_16_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i33_unnamed_17_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B6_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B6_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B7.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B7_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_body16_s_c0_enter17117_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_for_body16_s_c0_exit175_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000002Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z75_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_body16_s_c0_enter17117_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp145034_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i1_cmp145035_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i33_unnamed_18_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_memdep_4_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going59_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i32_i11_051_pop27_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i33_fpga_indvars_iv10_pop26_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_cleanups62_pop29_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i4_initerations57_pop28_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_lastiniteration61_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond69_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i32_i11_051_push27_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i33_fpga_indvars_iv10_push26_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_cleanups62_push29_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i4_initerations57_push28_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B7_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B7_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B7_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B8.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B8_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond28_preheader_s_c0_enter17918_kmeans1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit183_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond28_prA000000Z0_enter17918_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going53_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_i8_fpga_indvars_iv20_pop30_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond54_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i8_fpga_indvars_iv20_push30_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B8_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B8_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B8_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B9.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B9_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_iowr_bl_return_unnamed_kmeans21_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_token_i1_throttle_push_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond_cleanup25_s_c0_enter186_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit188_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000003Zmeans1_full_detector.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z88_kmeans1_data_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond_cleanup25_s_c0_enter186_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib" 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_idx5523_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_mem_unnamed_20_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B9_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B9_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going103_1_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going103_1_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going43_2_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going48_2_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going53_2_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going59_6_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going59_6_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going75_6_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going75_6_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going90_6_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going90_6_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going_6_sr.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_2.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_3.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_4.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_5.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_loop_limiter_6.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B10_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B11_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B12_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B13_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B14_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B15_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B1_start.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B1_start_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i1_unnamed_6_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                 
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i32_unnamed_4_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i32_unnamed_5_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i33_unnamed_7_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B1_start_merge_reg.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_iord_bl_call_unnamed_kmeans2_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                       
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_s_struct_A000000Zamed_kmeans3_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_wt_entry_s_c0_enter14_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_pipeline_keep_going103_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_push_i1_notexitcond104_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B1_start_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B1_start_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B2_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B3_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B4.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B4_stall_region.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                           
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_s_c0_in_for_cond12_preheader_s_c0_enter160_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit161_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_sfc_logic_s_c0_in_for_cond12_prA000000Z_c0_enter160_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_i32_num_dim5728_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                      
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i1_unnamed_12_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i32_unnamed_11_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_source_i33_unnamed_13_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_i_llvm_fpga_ffwd_dest_s_struct_z6A000000Zmed_kmeans10_kmeans0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B4_branch.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                    
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_B4_merge.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B4_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B5_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B6_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B7_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B8_sr_1.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_bb_B9_sr_0.sv\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                   
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_avm_to_ic.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                        
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_mem1x.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                            
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_mem_staging_reg.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                  
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_local_mem_router.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                              
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_master_endpoint.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                               
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_arb_intf.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                         
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_intf.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                          
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_slave_endpoint.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_slave_rrp.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_ic_slave_wrp.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                     
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/acl_arb2.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                             
    lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../kmeans_internal_10/sim/kmeans_internal.v\"  -work kmeans_internal_10 -cdslib  ./cds_libs/kmeans_internal_10.cds.lib"                                                      
    lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/kmeans.v\"  -work kmeans"                                                                                                                                              
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
