{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@119:129@HdlIdDef", "wire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@117:127", "wire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@114:124", "\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@116:126", "wire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@120:130", "wire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\n"]], "Diff Content": {"Delete": [[124, "reg  [DATA_PATH_WIDTH-1:0] unexpected_char;\n"]], "Add": []}}