Title:  OR1200
Source:  http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/or1200/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core serves as the Central Processing Unit (CPU) for our System-on-Chip (SOC).

Title:  SoC (top)
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/orpsoc_top/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This module connects together the CPU and various other cores into a System-on-Chip.  Essentially, this module simply instantiates and connects other cores together.

Title:  aes
Source: https://opencores.org/project,tiny_aes
License Description:  Apache 2.0
License terms: http://www.apache.org/licenses/LICENSE-2.0.html
Function:  This core provides a standard AES encryption function, where the key is 192 bits long.  It will be integrated as a HW accelerator into the SoC.

Title:  md5
Source: http://pancham.sourceforge.net/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core provides a standard MD5 hash function.  It will be integrated as a HW accelerator into the SoC.

Title:  des3
Source: http://asics.ws/v6/free-ip-cores/#
License Description:  BSD-based
License terms:
Copyright (C) 2000-2009, ASICs World Services, LTD. , AUTHORS All rights reserved. Redistribution and use in source, netlist, binary and silicon forms, with or without modification, are permitted provided that the following conditions are met: 

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
Neither the name of ASICS World Services, the Authors and/or the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Function:  This core provides a standard MD5 hash function.  It will be integrated as a HW accelerator into the SoC.

Title:  rsa
Source: http://git.level2crm.com/cryptech/core-math-modexp/tree/master
License Description:  LGPL-ish
License terms:
// Author: Joachim Strombergson
// Copyright (c) 2015, Secworks Sweden AB
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or
// without modification, are permitted provided that the following
// conditions are met:
//
// 1. Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in
//    the documentation and/or other materials provided with the
//    distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
// FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
// COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
// BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Function:  This core provides the mathematical base (modular exponentiation) required to implement a standard 2048-bit RSA public-key encryption function.  It will be integrated as a HW accelerator into the SoC.

Title:  sha
Source: http://git.level2crm.com/cryptech/core-hash-sha256/tree/master
License Description:  LGPL-ish
License terms:
// Author: Joachim Strombergson
// Copyright (c) 2013, Secworks Sweden AB
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or
// without modification, are permitted provided that the following
// conditions are met:
//
// 1. Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in
//    the documentation and/or other materials provided with the
//    distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
// FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
// COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
// BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Function:  This core provides a standard SHA hash function, where the resulting hash value is 256 bits.  It will be integrated as a HW accelerator into the SoC.

Title:  bus arbiters
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/arbiter/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This set of three cores implement the Wishbone bus standard.  The Wishbone bus relies on a central arbitrator that these cores implement for the instruction bus, data bus, and peripheral bus.  The bus arbiters connect the cores to the CPU to form the SoC.

Title:  adv_debug_sys
Source: https://opencores.org/project,adv_debug_sys
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core provides a JTAG debugging interface that goes through Xilinx's programming interface to the SoC allowing users to load code onto the SoC and inspect execution.  It will be integrated as a basic building block into the SoC.

Title:  clkgen
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/clkgen/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core generates a the clock and reset signals used by all of the hardware modules in the SoC.

Title:  dbg_if
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/dbg_if/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core provides a JTAG debugging interface that goes directly to IO pins to the SoC allowing users to load code onto the SoC and inspect execution.  It will be integrated as a basic building block into the SoC.

Title:  ethmac
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core implements an Ethernet controller used to connect the SoC to existing networks.  It will be integrated as a HW accelerator into the system.  It will be integrated as a basic building block into the SoC.

Title:  jtag_tap
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/jtag_tap/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core is used by the other debugging cores to implement a JTAG test-access-port interface without requiring special blocks from an FPGA vendor.  It will be integrated as a basic building block into the SoC.

Title:  test bench
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/bench/verilog/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This core provides the setup and monitoring code for Register Transfer Level (RTL) simulation and debugging.  It is only used during debugging.

Title:  UART
Source: http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/rtl/verilog/uart16550/
License Description:  LGPL 2.1
License terms: https://www.gnu.org/licenses/old-licenses/lgpl-2.1.txt
Function:  This code provides a basic test input and output using the RS-232 protocol.  It will be integrated as a basic building block into the SoC.
