
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -338.40

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.13

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.13

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.18   36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.19    0.03   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.75    7.25   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.43   data arrival time
-----------------------------------------------------------------------------
                                 35.03   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.92   30.54   43.20   43.20 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.54    0.08   43.29 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.76   76.57   69.21  112.50 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.57    0.10  112.60 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.09   18.86   42.39  154.99 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.86    0.03  155.02 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.00   21.83  176.85 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.00    0.00  176.86 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.76   11.50   19.90  196.76 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.16  196.92 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.74   17.18   20.79  217.71 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 17.18    0.07  217.78 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.01   24.33  242.11 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.01    0.01  242.12 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.22   10.44   28.97  271.09 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.44    0.04  271.13 ^ resp_msg[13] (out)
                                271.13   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.13   data arrival time
-----------------------------------------------------------------------------
                                -23.13   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.92   30.54   43.20   43.20 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.54    0.08   43.29 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.76   76.57   69.21  112.50 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.57    0.10  112.60 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.09   18.86   42.39  154.99 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.86    0.03  155.02 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.00   21.83  176.85 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.00    0.00  176.86 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.76   11.50   19.90  196.76 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.51    0.16  196.92 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.74   17.18   20.79  217.71 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 17.18    0.07  217.78 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.01   24.33  242.11 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.01    0.01  242.12 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.22   10.44   28.97  271.09 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.44    0.04  271.13 ^ resp_msg[13] (out)
                                271.13   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.13   data arrival time
-----------------------------------------------------------------------------
                                -23.13   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
231.3390350341797

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7229

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.661354064941406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8100

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.31   42.31 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.44  109.75 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.05  147.80 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.84  165.64 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.42  186.06 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.54  206.60 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.47  224.06 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.57  250.64 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.48  277.12 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.23  287.35 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.72  313.07 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.02  313.09 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.09   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.95  299.05   library setup time
         299.05   data required time
---------------------------------------------------------
         299.05   data required time
        -313.09   data arrival time
---------------------------------------------------------
         -14.04   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.28   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.43   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.43   data arrival time
---------------------------------------------------------
          35.03   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.1311

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.1311

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.531334

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.37e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
