{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643820752968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643820752969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 02 13:52:32 2022 " "Processing started: Wed Feb 02 13:52:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643820752969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643820752969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643820752969 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643820753521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754271 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643820754280 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x datapath.vhd(140) " "VHDL Signal Declaration warning at datapath.vhd(140): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1643820754283 "|datapath"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_umidade.vhd 2 1 " "Using design file reg_umidade.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_umidade-reg " "Found design unit 1: reg_umidade-reg" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_umidade.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754303 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_umidade " "Found entity 1: reg_umidade" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_umidade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_umidade reg_umidade:RG_UMIDADE " "Elaborating entity \"reg_umidade\" for hierarchy \"reg_umidade:RG_UMIDADE\"" {  } { { "datapath.vhd" "RG_UMIDADE" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_ld reg_umidade.vhd(18) " "VHDL Process Statement warning at reg_umidade.vhd(18): signal \"reg_umidade_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_umidade.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754306 "|datapath|reg_umidade:RG_UMIDADE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_cl reg_umidade.vhd(21) " "VHDL Process Statement warning at reg_umidade.vhd(21): signal \"reg_umidade_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_umidade.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754307 "|datapath|reg_umidade:RG_UMIDADE"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_temperatura.vhd 2 1 " "Using design file reg_temperatura.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_temperatura-reg " "Found design unit 1: reg_temperatura-reg" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_temperatura.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754327 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_temperatura " "Found entity 1: reg_temperatura" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_temperatura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_temperatura reg_temperatura:RG_TEMPERATURA " "Elaborating entity \"reg_temperatura\" for hierarchy \"reg_temperatura:RG_TEMPERATURA\"" {  } { { "datapath.vhd" "RG_TEMPERATURA" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754331 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_ld reg_temperatura.vhd(18) " "VHDL Process Statement warning at reg_temperatura.vhd(18): signal \"reg_temperatura_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_temperatura.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754333 "|datapath|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_cl reg_temperatura.vhd(21) " "VHDL Process Statement warning at reg_temperatura.vhd(21): signal \"reg_temperatura_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_temperatura.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754333 "|datapath|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_tempo.vhd 2 1 " "Using design file reg_tempo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_tempo-reg " "Found design unit 1: reg_tempo-reg" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_tempo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754354 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_tempo " "Found entity 1: reg_tempo" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_tempo reg_tempo:RG_TEMPO " "Elaborating entity \"reg_tempo\" for hierarchy \"reg_tempo:RG_TEMPO\"" {  } { { "datapath.vhd" "RG_TEMPO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754356 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_ld reg_tempo.vhd(18) " "VHDL Process Statement warning at reg_tempo.vhd(18): signal \"reg_tempo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_tempo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754357 "|datapath|reg_tempo:RG_TEMPO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_cl reg_tempo.vhd(21) " "VHDL Process Statement warning at reg_tempo.vhd(21): signal \"reg_tempo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_tempo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754358 "|datapath|reg_tempo:RG_TEMPO"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_intervalo.vhd 2 1 " "Using design file reg_intervalo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_intervalo-reg " "Found design unit 1: reg_intervalo-reg" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_intervalo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754380 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_intervalo " "Found entity 1: reg_intervalo" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_intervalo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_intervalo reg_intervalo:RG_INTERVALO " "Elaborating entity \"reg_intervalo\" for hierarchy \"reg_intervalo:RG_INTERVALO\"" {  } { { "datapath.vhd" "RG_INTERVALO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_ld reg_intervalo.vhd(18) " "VHDL Process Statement warning at reg_intervalo.vhd(18): signal \"reg_intervalo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_intervalo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754384 "|datapath|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_cl reg_intervalo.vhd(21) " "VHDL Process Statement warning at reg_intervalo.vhd(21): signal \"reg_intervalo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/reg_intervalo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643820754384 "|datapath|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-behavioral " "Found design unit 1: rom-behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754405 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:RM " "Elaborating entity \"rom\" for hierarchy \"rom:RM\"" {  } { { "datapath.vhd" "RM" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_temporal.vhd 2 1 " "Using design file mux_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_temporal-comportamento " "Found design unit 1: mux_temporal-comportamento" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/mux_temporal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754431 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_temporal " "Found entity 1: mux_temporal" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/mux_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_temporal mux_temporal:M_TEMPORAL " "Elaborating entity \"mux_temporal\" for hierarchy \"mux_temporal:M_TEMPORAL\"" {  } { { "datapath.vhd" "M_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_sensores.vhd 2 1 " "Using design file mux_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_sensores-comportamento " "Found design unit 1: mux_sensores-comportamento" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/mux_sensores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_sensores " "Found entity 1: mux_sensores" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/mux_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sensores mux_sensores:M_SENSORES " "Elaborating entity \"mux_sensores\" for hierarchy \"mux_sensores:M_SENSORES\"" {  } { { "datapath.vhd" "M_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_temporal.vhd 2 1 " "Using design file comparador_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_temporal-comportamento " "Found design unit 1: comparador_temporal-comportamento" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/comparador_temporal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754486 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_temporal " "Found entity 1: comparador_temporal" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/comparador_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_temporal comparador_temporal:COMP_TEMPORAL " "Elaborating entity \"comparador_temporal\" for hierarchy \"comparador_temporal:COMP_TEMPORAL\"" {  } { { "datapath.vhd" "COMP_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754488 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_sensores.vhd 2 1 " "Using design file comparador_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_sensores-comportamento " "Found design unit 1: comparador_sensores-comportamento" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/comparador_sensores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754511 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_sensores " "Found entity 1: comparador_sensores" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/comparador_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_sensores comparador_sensores:COMP_SENSORES " "Elaborating entity \"comparador_sensores\" for hierarchy \"comparador_sensores:COMP_SENSORES\"" {  } { { "datapath.vhd" "COMP_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/contador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754536 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643820754536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643820754536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:CNT_T " "Elaborating entity \"contador\" for hierarchy \"contador:CNT_T\"" {  } { { "datapath.vhd" "CNT_T" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643820754538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643820755538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643820755538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN_ROM " "No output dependent on input pin \"EN_ROM\"" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/datapath/datapath.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643820755611 "|datapath|EN_ROM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643820755611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "357 " "Implemented 357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643820755612 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643820755612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643820755612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643820755612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643820755654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 02 13:52:35 2022 " "Processing ended: Wed Feb 02 13:52:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643820755654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643820755654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643820755654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643820755654 ""}
