{
  "module_name": "dce_audio.h",
  "hash_id": "9e124d7c804a6e472cef67c1d129b8932b67aee26d74aa28de1eccb4ddf67bb9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_audio.h",
  "human_readable_source": " \n#ifndef __DAL_AUDIO_DCE_110_H__\n#define __DAL_AUDIO_DCE_110_H__\n\n#include \"audio.h\"\n\n#define AUD_COMMON_REG_LIST(id)\\\n\tSRI(AZALIA_F0_CODEC_ENDPOINT_INDEX, AZF0ENDPOINT, id),\\\n\tSRI(AZALIA_F0_CODEC_ENDPOINT_DATA, AZF0ENDPOINT, id),\\\n\tSR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS),\\\n\tSR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES),\\\n\tSR(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES),\\\n\tSR(DCCG_AUDIO_DTO_SOURCE),\\\n\tSR(DCCG_AUDIO_DTO0_MODULE),\\\n\tSR(DCCG_AUDIO_DTO0_PHASE),\\\n\tSR(DCCG_AUDIO_DTO1_MODULE),\\\n\tSR(DCCG_AUDIO_DTO1_PHASE)\n\n\n  \n#define SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n\n#define AUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO_SEL, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO2_USE_512FBR_DTO, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_USE_512FBR_DTO, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO1_USE_512FBR_DTO, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO0_MODULE, DCCG_AUDIO_DTO0_MODULE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO0_PHASE, DCCG_AUDIO_DTO0_PHASE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO1_MODULE, DCCG_AUDIO_DTO1_MODULE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO1_PHASE, DCCG_AUDIO_DTO1_PHASE, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES, AUDIO_RATE_CAPABILITIES, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES, CLKSTOP, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES, EPSS, mask_sh)\n\n#define AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define AUD_DCE60_MASK_SH_LIST(mask_sh)\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO_SEL, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO0_MODULE, DCCG_AUDIO_DTO0_MODULE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO0_PHASE, DCCG_AUDIO_DTO0_PHASE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO1_MODULE, DCCG_AUDIO_DTO1_MODULE, mask_sh),\\\n\t\tSF(DCCG_AUDIO_DTO1_PHASE, DCCG_AUDIO_DTO1_PHASE, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES, AUDIO_RATE_CAPABILITIES, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES, CLKSTOP, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES, EPSS, mask_sh), \\\n\t\tSF(AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh)\n#endif\n\nstruct dce_audio_registers {\n\tuint32_t AZALIA_F0_CODEC_ENDPOINT_INDEX;\n\tuint32_t AZALIA_F0_CODEC_ENDPOINT_DATA;\n\n\tuint32_t AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS;\n\tuint32_t AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES;\n\tuint32_t AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES;\n\n\tuint32_t DCCG_AUDIO_DTO_SOURCE;\n\tuint32_t DCCG_AUDIO_DTO0_MODULE;\n\tuint32_t DCCG_AUDIO_DTO0_PHASE;\n\tuint32_t DCCG_AUDIO_DTO1_MODULE;\n\tuint32_t DCCG_AUDIO_DTO1_PHASE;\n\n\tuint32_t AUDIO_RATE_CAPABILITIES;\n};\n\nstruct dce_audio_shift {\n\tuint8_t AZALIA_ENDPOINT_REG_INDEX;\n\tuint8_t AZALIA_ENDPOINT_REG_DATA;\n\n\tuint8_t AUDIO_RATE_CAPABILITIES;\n\tuint8_t CLKSTOP;\n\tuint8_t EPSS;\n\n\tuint8_t DCCG_AUDIO_DTO0_SOURCE_SEL;\n\tuint8_t DCCG_AUDIO_DTO_SEL;\n\tuint8_t DCCG_AUDIO_DTO0_MODULE;\n\tuint8_t DCCG_AUDIO_DTO0_PHASE;\n\tuint8_t DCCG_AUDIO_DTO1_MODULE;\n\tuint8_t DCCG_AUDIO_DTO1_PHASE;\n\tuint8_t DCCG_AUDIO_DTO2_USE_512FBR_DTO;\n\tuint32_t DCCG_AUDIO_DTO0_USE_512FBR_DTO;\n\tuint32_t DCCG_AUDIO_DTO1_USE_512FBR_DTO;\n\tuint32_t CLOCK_GATING_DISABLE;\n};\n\nstruct dce_audio_mask {\n\tuint32_t AZALIA_ENDPOINT_REG_INDEX;\n\tuint32_t AZALIA_ENDPOINT_REG_DATA;\n\n\tuint32_t AUDIO_RATE_CAPABILITIES;\n\tuint32_t CLKSTOP;\n\tuint32_t EPSS;\n\n\tuint32_t DCCG_AUDIO_DTO0_SOURCE_SEL;\n\tuint32_t DCCG_AUDIO_DTO_SEL;\n\tuint32_t DCCG_AUDIO_DTO0_MODULE;\n\tuint32_t DCCG_AUDIO_DTO0_PHASE;\n\tuint32_t DCCG_AUDIO_DTO1_MODULE;\n\tuint32_t DCCG_AUDIO_DTO1_PHASE;\n\tuint32_t DCCG_AUDIO_DTO2_USE_512FBR_DTO;\n\tuint32_t DCCG_AUDIO_DTO0_USE_512FBR_DTO;\n\tuint32_t DCCG_AUDIO_DTO1_USE_512FBR_DTO;\n\tuint32_t CLOCK_GATING_DISABLE;\n\n};\n\nstruct dce_audio {\n\tstruct audio base;\n\tconst struct dce_audio_registers *regs;\n\tconst struct dce_audio_shift *shifts;\n\tconst struct dce_audio_mask *masks;\n};\n\nstruct audio *dce_audio_create(\n\t\tstruct dc_context *ctx,\n\t\tunsigned int inst,\n\t\tconst struct dce_audio_registers *reg,\n\t\tconst struct dce_audio_shift *shifts,\n\t\tconst struct dce_audio_mask *masks);\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nstruct audio *dce60_audio_create(\n\t\tstruct dc_context *ctx,\n\t\tunsigned int inst,\n\t\tconst struct dce_audio_registers *reg,\n\t\tconst struct dce_audio_shift *shifts,\n\t\tconst struct dce_audio_mask *masks);\n#endif\n\nvoid dce_aud_destroy(struct audio **audio);\n\nvoid dce_aud_hw_init(struct audio *audio);\n\nvoid dce_aud_az_enable(struct audio *audio);\nvoid dce_aud_az_disable(struct audio *audio);\n\nvoid dce_aud_az_configure(struct audio *audio,\n\tenum signal_type signal,\n\tconst struct audio_crtc_info *crtc_info,\n\tconst struct audio_info *audio_info);\n\nvoid dce_aud_wall_dto_setup(struct audio *audio,\n\tenum signal_type signal,\n\tconst struct audio_crtc_info *crtc_info,\n\tconst struct audio_pll_info *pll_info);\n\n#endif    \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}