// Seed: 4281896498
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  always @(posedge 1) begin
    id_3 = 1;
  end
  type_10(
      id_3, id_4, 1
  );
  type_11 id_6 (
      1,
      id_4,
      id_5
  );
endmodule
