// Seed: 1376750131
program module_0;
  parameter id_1 = -1'h0;
  logic id_2;
  logic id_3;
  ;
  module_2 modCall_1 ();
endprogram
module module_1 (
    output tri id_0
);
  if (1) logic id_2;
  else assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  logic id_1;
endmodule
module module_3 #(
    parameter id_3 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17[id_3 :-1],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output tri1 id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output logic [7:0] id_17;
  input wire id_16;
  module_2 modCall_1 ();
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_15;
  logic id_23, id_24;
  parameter id_25 = 1;
  assign id_22 = -1;
endmodule
