$date
	Wed Dec  9 06:31:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_control_tb $end
$var wire 1 ! fetch $end
$var wire 1 " Y_sel $end
$var wire 1 # X_sel $end
$var wire 1 $ Wr $end
$var wire 1 % Rd $end
$var wire 1 & PC_En $end
$var wire 2 ' M [1:0] $end
$var wire 1 ( IR_En $end
$var wire 1 ) Halted $end
$var wire 1 * Addr_sel $end
$var wire 1 + Acc_En $end
$var reg 1 , Clk $end
$var reg 4 - F [3:0] $end
$var reg 1 . N $end
$var reg 1 / Reset $end
$var reg 1 0 Z $end
$scope module dut $end
$var wire 1 , Clk $end
$var wire 4 1 F [3:0] $end
$var wire 1 . N $end
$var wire 1 / Reset $end
$var wire 1 0 Z $end
$var wire 1 2 state $end
$var wire 1 ! fetch $end
$var wire 1 " Y_sel $end
$var wire 1 # X_sel $end
$var wire 1 $ Wr $end
$var wire 1 % Rd $end
$var wire 1 & PC_En $end
$var wire 2 3 M [1:0] $end
$var wire 1 ( IR_En $end
$var wire 1 ) Halted $end
$var wire 1 * Addr_sel $end
$var wire 1 + Acc_En $end
$scope module decode $end
$var wire 4 4 F [3:0] $end
$var wire 1 . N $end
$var wire 1 0 Z $end
$var wire 1 2 state $end
$var reg 1 + Acc_En $end
$var reg 1 * Addr_sel $end
$var reg 1 ) Halted $end
$var reg 1 ( IR_En $end
$var reg 2 5 M [1:0] $end
$var reg 1 & PC_En $end
$var reg 1 % Rd $end
$var reg 1 $ Wr $end
$var reg 1 # X_sel $end
$var reg 1 " Y_sel $end
$var reg 1 ! fetch $end
$upscope $end
$scope module fsm $end
$var wire 1 , Clk $end
$var wire 1 ) Halted $end
$var wire 1 / Reset $end
$var reg 1 6 next_state $end
$var reg 1 2 state $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
bx 5
bx 4
bx 3
x2
bx 1
x0
x/
x.
bx -
0,
x+
x*
x)
x(
bx '
x&
x%
x$
x#
x"
x!
$end
#500
1,
#1000
0,
#1500
0*
1#
b10 '
b10 3
b10 5
1!
16
02
0)
0$
1%
0+
1(
1&
1,
00
0.
1/
#2000
0,
0/
#2500
0%
x*
x#
bx '
bx 3
bx 5
0(
0&
0!
06
12
1,
#3000
0,
#3500
1%
0*
1#
b10 '
b10 3
b10 5
1(
1&
1!
16
02
1,
#4000
0,
#4500
1*
0"
x#
b0 '
b0 3
b0 5
1+
0(
0&
0!
06
12
1,
b0 -
b0 1
b0 4
#5000
0,
#5500
0*
x"
1#
b10 '
b10 3
b10 5
0+
1(
1&
1!
16
02
1,
#6000
0,
#6500
1$
0%
1*
0#
bx '
bx 3
bx 5
0(
0&
0!
06
12
1,
b1 -
b1 1
b1 4
#7000
0,
#7500
0$
1%
0*
1#
b10 '
b10 3
b10 5
1(
1&
1!
16
02
1,
#8000
0,
#8500
1*
0"
0#
b1 '
b1 3
b1 5
1+
0(
0&
0!
06
12
1,
b10 -
b10 1
b10 4
#9000
0,
#9500
0*
x"
1#
b10 '
b10 3
b10 5
0+
1(
1&
1!
16
02
1,
#10000
0,
#10500
1*
0"
0#
b11 '
b11 3
b11 5
1+
0(
0&
0!
06
12
1,
b11 -
b11 1
b11 4
#11000
0,
#11500
0*
x"
1#
b10 '
b10 3
b10 5
0+
1(
1&
1!
16
02
1,
#12000
0,
#12500
0%
x*
1"
x#
b0 '
b0 3
b0 5
0(
0!
06
12
1,
b100 -
b100 1
b100 4
#13000
0,
#13500
1%
0*
x"
1#
b10 '
b10 3
b10 5
1(
1!
16
02
1,
#14000
0,
#14500
0%
x*
1"
x#
b0 '
b0 3
b0 5
0(
0!
06
12
1,
b101 -
b101 1
b101 4
#15000
0,
#15500
1%
0*
x"
1#
b10 '
b10 3
b10 5
1(
1!
16
02
1,
#16000
0,
#16500
0%
x*
x#
bx '
bx 3
bx 5
0(
0&
0!
06
12
1,
1.
#17000
0,
#17500
1%
0*
1#
b10 '
b10 3
b10 5
1(
1&
1!
16
02
1,
#18000
0,
#18500
0%
x*
1"
x#
b0 '
b0 3
b0 5
0(
0!
06
12
1,
b110 -
b110 1
b110 4
#19000
0,
#19500
1%
0*
x"
1#
b10 '
b10 3
b10 5
1(
1!
16
02
1,
#20000
0,
#20500
0%
x*
x#
bx '
bx 3
bx 5
0(
0&
0!
06
12
1,
10
#21000
0,
#21500
1%
0*
1#
b10 '
b10 3
b10 5
1(
1&
1!
16
02
1,
#22000
0,
#22500
1)
0%
x*
x#
bx '
bx 3
bx 5
0(
0&
0!
06
12
1,
b111 -
b111 1
b111 4
#23000
0,
#23500
1,
#24000
0,
#24500
0)
1%
0*
1#
b10 '
b10 3
b10 5
1(
1&
1!
16
02
1,
1/
#25000
0,
#25500
1,
