Analysis & Synthesis report for Register_file_3_C
Tue Dec 08 21:40:45 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 08 21:40:45 2020       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; Register_file_3_C                           ;
; Top-level Entity Name           ; Register_file_3_C                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 192                                         ;
; Total pins                      ; 163                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Register_file_3_C  ; Register_file_3_C  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; Register_file_3_C.v              ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v ;         ;
; gate+etc.v                       ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v          ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 133       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 74        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 9         ;
;     -- 5 input functions                    ; 64        ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 1         ;
;                                             ;           ;
; Dedicated logic registers                   ; 192       ;
;                                             ;           ;
; I/O pins                                    ; 163       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 192       ;
; Total fan-out                               ; 1371      ;
; Average fan-out                             ; 2.32      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |Register_file_3_C                         ; 74 (0)            ; 192 (0)      ; 0                 ; 0          ; 163  ; 0            ; |Register_file_3_C                                                                                                ; work         ;
;    |read_operation_3:U2_read_operation|    ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|read_operation_3:U2_read_operation                                                             ; work         ;
;       |_3_to_1_MUX:U0|                     ; 68 (68)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|read_operation_3:U2_read_operation|_3_to_1_MUX:U0                                              ; work         ;
;    |register64_3:U0_register64_3|          ; 0 (0)             ; 192 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3                                                                   ; work         ;
;       |register64_r_en:U0_register64_r_en| ; 0 (0)             ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en                                ; work         ;
;          |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U4|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U4|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U5|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U5|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U6|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U6|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U7|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U7|_dff_r_en:U7 ; work         ;
;       |register64_r_en:U1_register64_r_en| ; 0 (0)             ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en                                ; work         ;
;          |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U4|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U4|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U5|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U5|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U6|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U6|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U7|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U1_register64_r_en|register8_r_en:U7|_dff_r_en:U7 ; work         ;
;       |register64_r_en:U2_register64_r_en| ; 0 (0)             ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en                                ; work         ;
;          |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U4|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U4|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U5|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U5|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U6|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U6|_dff_r_en:U7 ; work         ;
;          |register8_r_en:U7|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7              ; work         ;
;             |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U0 ; work         ;
;             |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U1 ; work         ;
;             |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U2 ; work         ;
;             |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U3 ; work         ;
;             |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U4 ; work         ;
;             |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U5 ; work         ;
;             |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U6 ; work         ;
;             |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|register64_3:U0_register64_3|register64_r_en:U2_register64_r_en|register8_r_en:U7|_dff_r_en:U7 ; work         ;
;    |write_operation_3:U1_write_operation|  ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|write_operation_3:U1_write_operation                                                           ; work         ;
;       |_16_to_3_decoder:U0|                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|write_operation_3:U1_write_operation|_16_to_3_decoder:U0                                       ; work         ;
;       |_and2:U1|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|write_operation_3:U1_write_operation|_and2:U1                                                  ; work         ;
;       |_and2:U2|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|write_operation_3:U1_write_operation|_and2:U2                                                  ; work         ;
;       |_and2:U3|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Register_file_3_C|write_operation_3:U1_write_operation|_and2:U3                                                  ; work         ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 192   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 192   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Register_file_3_C|read_operation_3:U2_read_operation|_3_to_1_MUX:U0|Selector63 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 192                         ;
;     ENA CLR           ; 192                         ;
; arriav_lcell_comb     ; 74                          ;
;     normal            ; 74                          ;
;         2 data inputs ; 1                           ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 9                           ;
; boundary_port         ; 163                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Dec 08 21:40:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register_file_3_C -c Register_file_3_C
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 9 design units, including 9 entities, in source file register_file_3_c.v
    Info (12023): Found entity 1: Register_file_3_C File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 1
    Info (12023): Found entity 2: _16_to_3_decoder File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 18
    Info (12023): Found entity 3: write_operation_3 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 32
    Info (12023): Found entity 4: read_operation_3 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 45
    Info (12023): Found entity 5: _3_to_1_MUX File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 55
    Info (12023): Found entity 6: register64_3 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 70
    Info (12023): Found entity 7: _dff_r_en File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 82
    Info (12023): Found entity 8: register8_r_en File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 93
    Info (12023): Found entity 9: register64_r_en File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 108
Info (12021): Found 29 design units, including 29 entities, in source file gate+etc.v
    Info (12023): Found entity 1: _inv_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 1
    Info (12023): Found entity 2: _and2_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 7
    Info (12023): Found entity 3: _or2_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 13
    Info (12023): Found entity 4: _inv File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 20
    Info (12023): Found entity 5: _xor2 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 26
    Info (12023): Found entity 6: _xor2_4bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 38
    Info (12023): Found entity 7: _xor2_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 47
    Info (12023): Found entity 8: _inv_4bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 63
    Info (12023): Found entity 9: _xnor2_4bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 69
    Info (12023): Found entity 10: _xnor2_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 77
    Info (12023): Found entity 11: fa_v2 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 93
    Info (12023): Found entity 12: _and2 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 102
    Info (12023): Found entity 13: _or2 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 108
    Info (12023): Found entity 14: _and3 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 114
    Info (12023): Found entity 15: _and4 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 120
    Info (12023): Found entity 16: _and5 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 126
    Info (12023): Found entity 17: _or3 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 132
    Info (12023): Found entity 18: _or4 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 138
    Info (12023): Found entity 19: _or5 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 144
    Info (12023): Found entity 20: clb4 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 150
    Info (12023): Found entity 21: cla4_ov File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 203
    Info (12023): Found entity 22: cla32_ov File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 216
    Info (12023): Found entity 23: mx2_64bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 236
    Info (12023): Found entity 24: mx8_64bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 243
    Info (12023): Found entity 25: mx2_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 257
    Info (12023): Found entity 26: mx8_32bits File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 264
    Info (12023): Found entity 27: cla4 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 280
    Info (12023): Found entity 28: cla8 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 295
    Info (12023): Found entity 29: cla32 File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/gate+etc.v Line: 306
Info (12021): Found 1 design units, including 1 entities, in source file tb_register_file_3_c.v
    Info (12023): Found entity 1: tb_Register_file_3_C File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/tb_Register_file_3_C.v Line: 3
Info (12127): Elaborating entity "Register_file_3_C" for the top level hierarchy
Info (12128): Elaborating entity "register64_3" for hierarchy "register64_3:U0_register64_3" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 10
Info (12128): Elaborating entity "register64_r_en" for hierarchy "register64_3:U0_register64_3|register64_r_en:U0_register64_r_en" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 76
Info (12128): Elaborating entity "register8_r_en" for hierarchy "register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 113
Info (12128): Elaborating entity "_dff_r_en" for hierarchy "register64_3:U0_register64_3|register64_r_en:U0_register64_r_en|register8_r_en:U0|_dff_r_en:U0" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 98
Info (12128): Elaborating entity "write_operation_3" for hierarchy "write_operation_3:U1_write_operation" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 12
Info (12128): Elaborating entity "_16_to_3_decoder" for hierarchy "write_operation_3:U1_write_operation|_16_to_3_decoder:U0" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 39
Info (12128): Elaborating entity "_and2" for hierarchy "write_operation_3:U1_write_operation|_and2:U1" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 40
Info (12128): Elaborating entity "read_operation_3" for hierarchy "read_operation_3:U2_read_operation" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 14
Info (12128): Elaborating entity "_3_to_1_MUX" for hierarchy "read_operation_3:U2_read_operation|_3_to_1_MUX:U0" File: C:/Users/jjaa7/Desktop/RF/Register_file_3_C/Register_file_3_C.v Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/jjaa7/Desktop/RF/Register_file_3_C/output_files/Register_file_3_C.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 99 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 266 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Tue Dec 08 21:40:45 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jjaa7/Desktop/RF/Register_file_3_C/output_files/Register_file_3_C.map.smsg.


