Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  9 22:32:56 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1655)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4475)
5. checking no_input_delay (22)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1655)
---------------------------
 There are 1655 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4475)
---------------------------------------------------
 There are 4475 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.320        0.000                      0                 1074        0.101        0.000                      0                 1074        4.020        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.320        0.000                      0                 1074        0.101        0.000                      0                 1074        4.020        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.074ns (29.803%)  route 4.885ns (70.197%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.833    12.204    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[25]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.726    14.523    CPU/stepper1/current_reg[25]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.074ns (29.803%)  route 4.885ns (70.197%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.833    12.204    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[26]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.726    14.523    CPU/stepper1/current_reg[26]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.074ns (29.803%)  route 4.885ns (70.197%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.833    12.204    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[27]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.726    14.523    CPU/stepper1/current_reg[27]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.074ns (29.803%)  route 4.885ns (70.197%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.833    12.204    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  CPU/stepper1/current_reg[28]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.726    14.523    CPU/stepper1/current_reg[28]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.074ns (29.850%)  route 4.874ns (70.150%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.822    12.193    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.602    15.025    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[17]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.726    14.522    CPU/stepper1/current_reg[17]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.074ns (29.850%)  route 4.874ns (70.150%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.822    12.193    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.602    15.025    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[18]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.726    14.522    CPU/stepper1/current_reg[18]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.074ns (29.850%)  route 4.874ns (70.150%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.822    12.193    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.602    15.025    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[19]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.726    14.522    CPU/stepper1/current_reg[19]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.074ns (29.850%)  route 4.874ns (70.150%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.822    12.193    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.602    15.025    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  CPU/stepper1/current_reg[20]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.726    14.522    CPU/stepper1/current_reg[20]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 2.074ns (30.457%)  route 4.736ns (69.543%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.684    12.054    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  CPU/stepper1/current_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.602    15.025    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  CPU/stepper1/current_reg[16]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.726    14.522    CPU/stepper1/current_reg[16]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 CPU/stepper1/target_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.074ns (30.364%)  route 4.756ns (69.636%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.642     5.245    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CPU/stepper1/target_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  CPU/stepper1/target_reg[9]/Q
                         net (fo=2, routed)           0.624     6.386    RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_38[0]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.510 r  RegisterFile/reg_loop[1].reg1/dff_loop[9].dff/count[17]_i_48/O
                         net (fo=1, routed)           0.705     7.216    CPU/stepper1/count[17]_i_24_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  CPU/stepper1/count[17]_i_38/O
                         net (fo=1, routed)           0.513     7.853    CPU/stepper1/count[17]_i_38_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.977 r  CPU/stepper1/count[17]_i_24/O
                         net (fo=1, routed)           0.000     7.977    CPU/stepper1/count[17]_i_24_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CPU/stepper1/count_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.353    CPU/stepper1/count_reg[17]_i_10_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CPU/stepper1/count_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.470    CPU/stepper1/count_reg[17]_i_4_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.699 f  CPU/stepper1/count_reg[17]_i_2/CO[2]
                         net (fo=21, routed)          0.958     9.657    CPU/stepper1/count_reg[17]_i_2_n_1
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.310     9.967 f  CPU/stepper1/current[15]_i_3/O
                         net (fo=18, routed)          1.252    11.218    CPU/stepper1/current[15]_i_3_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.152    11.370 r  CPU/stepper1/current[31]_i_1/O
                         net (fo=17, routed)          0.705    12.075    CPU/stepper1/current[31]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  CPU/stepper1/current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.601    15.024    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  CPU/stepper1/current_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.631    14.616    CPU/stepper1/current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  2.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CPU/stepper3/letter_fix_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/letter_fix_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.605     1.524    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  CPU/stepper3/letter_fix_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.783    CPU/stepper3/letter_fix_counter_reg[15]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  CPU/stepper3/letter_fix_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    CPU/stepper3/letter_fix_counter_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  CPU/stepper3/letter_fix_counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.997    CPU/stepper3/letter_fix_counter_reg[16]_i_1__1_n_7
    SLICE_X3Y100         FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.872     2.037    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    CPU/stepper3/letter_fix_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CPU/stepper1/letter_fix_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/letter_fix_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.604     1.523    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  CPU/stepper1/letter_fix_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.814    CPU/stepper1/letter_fix_counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CPU/stepper1/letter_fix_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    CPU/stepper1/letter_fix_counter_reg[8]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  CPU/stepper1/letter_fix_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    CPU/stepper1/letter_fix_counter_reg[12]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.868     2.034    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    CPU/stepper1/letter_fix_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CPU/stepper2/letter_fix_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/letter_fix_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.576     1.495    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  CPU/stepper2/letter_fix_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.786    CPU/stepper2/letter_fix_counter_reg[10]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  CPU/stepper2/letter_fix_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.943    CPU/stepper2/letter_fix_counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  CPU/stepper2/letter_fix_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.996    CPU/stepper2/letter_fix_counter_reg[12]_i_1__0_n_7
    SLICE_X12Y100        FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.841     2.006    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    CPU/stepper2/letter_fix_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU/stepper3/letter_fix_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/letter_fix_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.605     1.524    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  CPU/stepper3/letter_fix_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.783    CPU/stepper3/letter_fix_counter_reg[15]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  CPU/stepper3/letter_fix_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    CPU/stepper3/letter_fix_counter_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  CPU/stepper3/letter_fix_counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.008    CPU/stepper3/letter_fix_counter_reg[16]_i_1__1_n_5
    SLICE_X3Y100         FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.872     2.037    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  CPU/stepper3/letter_fix_counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    CPU/stepper3/letter_fix_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CPU/stepper1/letter_fix_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/letter_fix_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.604     1.523    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  CPU/stepper1/letter_fix_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.814    CPU/stepper1/letter_fix_counter_reg[10]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CPU/stepper1/letter_fix_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    CPU/stepper1/letter_fix_counter_reg[8]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  CPU/stepper1/letter_fix_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    CPU/stepper1/letter_fix_counter_reg[12]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.868     2.034    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  CPU/stepper1/letter_fix_counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    CPU/stepper1/letter_fix_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CPU/stepper2/letter_fix_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/letter_fix_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.576     1.495    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  CPU/stepper2/letter_fix_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.786    CPU/stepper2/letter_fix_counter_reg[10]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  CPU/stepper2/letter_fix_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.943    CPU/stepper2/letter_fix_counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  CPU/stepper2/letter_fix_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.009    CPU/stepper2/letter_fix_counter_reg[12]_i_1__0_n_5
    SLICE_X12Y100        FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.841     2.006    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  CPU/stepper2/letter_fix_counter_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    CPU/stepper2/letter_fix_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPU/stepper3/target_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.679%)  route 0.197ns (58.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.599     1.518    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  CPU/stepper3/target_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CPU/stepper3/target_reg[7]/Q
                         net (fo=3, routed)           0.197     1.857    CPU/Q[7]
    SLICE_X2Y84          SRL16E                                       r  CPU/LED_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.036    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X2Y84          SRL16E                                       r  CPU/LED_reg[7]_srl2/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.739    CPU/LED_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CPU/stepper3/target_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.923%)  route 0.141ns (50.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.599     1.518    CPU/stepper3/clk_100mhz_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  CPU/stepper3/target_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CPU/stepper3/target_reg[6]/Q
                         net (fo=3, routed)           0.141     1.801    CPU/Q[6]
    SLICE_X2Y84          SRL16E                                       r  CPU/LED_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.036    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X2Y84          SRL16E                                       r  CPU/LED_reg[6]_srl2/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.665    CPU/LED_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.244%)  route 0.215ns (56.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.566     1.485    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  CPU/stepper1/ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CPU/stepper1/ps2/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.215     1.865    CPU/stepper1/ScanCode/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.881     2.046    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.563     1.482    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  CPU/stepper2/ps2/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CPU/stepper2/ps2/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.690    CPU/stepper2/ps2/ps2_clk_clean
    SLICE_X11Y76         FDRE                                         r  CPU/stepper2/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.831     1.996    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  CPU/stepper2/ps2/ps2_clk_s_reg/C
                         clock pessimism             -0.513     1.482    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.071     1.553    CPU/stepper2/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y84     LED_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     LED_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     LED_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     LED_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     LED_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72     LED_reg[14]__0/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y84     CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y84     CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y84     CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y84     CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72     CPU/LED_reg[13]_srl2/CLK



