{
  "module_name": "bcm_sf2_regs.h",
  "hash_id": "a984e7461c03aff89dc379fd0914d758e7303ba5a83ae136ef7819218132bb69",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/bcm_sf2_regs.h",
  "human_readable_source": " \n \n#ifndef __BCM_SF2_REGS_H\n#define __BCM_SF2_REGS_H\n\n \n\nenum bcm_sf2_reg_offs {\n\tREG_SWITCH_CNTRL = 0,\n\tREG_SWITCH_STATUS,\n\tREG_DIR_DATA_WRITE,\n\tREG_DIR_DATA_READ,\n\tREG_SWITCH_REVISION,\n\tREG_PHY_REVISION,\n\tREG_SPHY_CNTRL,\n\tREG_CROSSBAR,\n\tREG_RGMII_0_CNTRL,\n\tREG_RGMII_1_CNTRL,\n\tREG_RGMII_2_CNTRL,\n\tREG_RGMII_11_CNTRL,\n\tREG_LED_0_CNTRL,\n\tREG_LED_1_CNTRL,\n\tREG_LED_2_CNTRL,\n\tREG_LED_3_CNTRL,\n\tREG_LED_4_CNTRL,\n\tREG_LED_5_CNTRL,\n\tREG_LED_AGGREGATE_CTRL,\n\tREG_SWITCH_REG_MAX,\n};\n\n \n#define  MDIO_MASTER_SEL\t\t(1 << 0)\n\n \n#define  SF2_REV_MASK\t\t\t0xffff\n#define  SWITCH_TOP_REV_SHIFT\t\t16\n#define  SWITCH_TOP_REV_MASK\t\t0xffff\n\n \n#define  PHY_REVISION_MASK\t\t0xffff\n\n \n#define  IDDQ_BIAS\t\t\t(1 << 0)\n#define  EXT_PWR_DOWN\t\t\t(1 << 1)\n#define  FORCE_DLL_EN\t\t\t(1 << 2)\n#define  IDDQ_GLOBAL_PWR\t\t(1 << 3)\n#define  CK25_DIS\t\t\t(1 << 4)\n#define  PHY_RESET\t\t\t(1 << 5)\n#define  PHY_PHYAD_SHIFT\t\t8\n#define  PHY_PHYAD_MASK\t\t\t0x1F\n\n \n#define CROSSBAR_BCM4908_INT_P7\t\t0\n#define CROSSBAR_BCM4908_INT_RUNNER\t1\n#define CROSSBAR_BCM4908_EXT_SERDES\t0\n#define CROSSBAR_BCM4908_EXT_GPHY4\t1\n#define CROSSBAR_BCM4908_EXT_RGMII\t2\n\n \n#define  LED_CNTRL_NO_LINK_ENCODE_SHIFT\t\t0\n#define  LED_CNTRL_M10_ENCODE_SHIFT\t\t2\n#define  LED_CNTRL_M100_ENCODE_SHIFT\t\t4\n#define  LED_CNTRL_M1000_ENCODE_SHIFT\t\t6\n#define  LED_CNTRL_SEL_NO_LINK_ENCODE_SHIFT\t8\n#define  LED_CNTRL_SEL_10M_ENCODE_SHIFT\t\t10\n#define  LED_CNTRL_SEL_100M_ENCODE_SHIFT\t12\n#define  LED_CNTRL_SEL_1000M_ENCODE_SHIFT\t14\n#define  LED_CNTRL_RX_DV_EN\t\t\t(1 << 16)\n#define  LED_CNTRL_TX_EN_EN\t\t\t(1 << 17)\n#define  LED_CNTRL_SPDLNK_LED0_ACT_SEL_SHIFT\t18\n#define  LED_CNTRL_SPDLNK_LED1_ACT_SEL_SHIFT\t20\n#define  LED_CNTRL_ACT_LED_ACT_SEL_SHIFT\t22\n#define  LED_CNTRL_SPDLNK_SRC_SEL\t\t(1 << 24)\n#define  LED_CNTRL_SPDLNK_LED0_ACT_POL_SEL\t(1 << 25)\n#define  LED_CNTRL_SPDLNK_LED1_ACT_POL_SEL\t(1 << 26)\n#define  LED_CNTRL_ACT_LED_POL_SEL\t\t(1 << 27)\n#define  LED_CNTRL_MASK\t\t\t\t0x3\n\n \n#define REG_LED_CTRL\t\t\t\t0x0\n#define  LED_CTRL_RX_ACT_EN\t\t\t0x00000001\n#define  LED_CTRL_TX_ACT_EN\t\t\t0x00000002\n#define  LED_CTRL_SPDLNK_LED0_ACT_SEL\t\t0x00000004\n#define  LED_CTRL_SPDLNK_LED1_ACT_SEL\t\t0x00000008\n#define  LED_CTRL_SPDLNK_LED2_ACT_SEL\t\t0x00000010\n#define  LED_CTRL_ACT_LED_ACT_SEL\t\t0x00000020\n#define  LED_CTRL_SPDLNK_LED0_ACT_POL_SEL\t0x00000040\n#define  LED_CTRL_SPDLNK_LED1_ACT_POL_SEL\t0x00000080\n#define  LED_CTRL_SPDLNK_LED2_ACT_POL_SEL\t0x00000100\n#define  LED_CTRL_ACT_LED_POL_SEL\t\t0x00000200\n#define  LED_CTRL_LED_SPD_OVRD\t\t\t0x00001c00\n#define  LED_CTRL_LNK_STATUS_OVRD\t\t0x00002000\n#define  LED_CTRL_SPD_OVRD_EN\t\t\t0x00004000\n#define  LED_CTRL_LNK_OVRD_EN\t\t\t0x00008000\n\n \n#define REG_LED_LINK_SPEED_ENC_SEL\t\t0x4\n#define  LED_LINK_SPEED_ENC_SEL_NO_LINK_SHIFT\t0\n#define  LED_LINK_SPEED_ENC_SEL_10M_SHIFT\t3\n#define  LED_LINK_SPEED_ENC_SEL_100M_SHIFT\t6\n#define  LED_LINK_SPEED_ENC_SEL_1000M_SHIFT\t9\n#define  LED_LINK_SPEED_ENC_SEL_2500M_SHIFT\t12\n#define  LED_LINK_SPEED_ENC_SEL_10G_SHIFT\t15\n#define  LED_LINK_SPEED_ENC_SEL_MASK\t\t0x7\n\n \n#define REG_LED_LINK_SPEED_ENC\t\t\t0x8\n#define  LED_LINK_SPEED_ENC_NO_LINK_SHIFT\t0\n#define  LED_LINK_SPEED_ENC_M10_SHIFT\t\t3\n#define  LED_LINK_SPEED_ENC_M100_SHIFT\t\t6\n#define  LED_LINK_SPEED_ENC_M1000_SHIFT\t\t9\n#define  LED_LINK_SPEED_ENC_M2500_SHIFT\t\t12\n#define  LED_LINK_SPEED_ENC_M10G_SHIFT\t\t15\n#define  LED_LINK_SPEED_ENC_MASK\t\t0x7\n\n \n#define  RGMII_MODE_EN\t\t\t(1 << 0)\n#define  ID_MODE_DIS\t\t\t(1 << 1)\n#define  PORT_MODE_SHIFT\t\t2\n#define  INT_EPHY\t\t\t(0 << PORT_MODE_SHIFT)\n#define  INT_GPHY\t\t\t(1 << PORT_MODE_SHIFT)\n#define  EXT_EPHY\t\t\t(2 << PORT_MODE_SHIFT)\n#define  EXT_GPHY\t\t\t(3 << PORT_MODE_SHIFT)\n#define  EXT_REVMII\t\t\t(4 << PORT_MODE_SHIFT)\n#define  PORT_MODE_MASK\t\t\t0x7\n#define  RVMII_REF_SEL\t\t\t(1 << 5)\n#define  RX_PAUSE_EN\t\t\t(1 << 6)\n#define  TX_PAUSE_EN\t\t\t(1 << 7)\n#define  TX_CLK_STOP_EN\t\t\t(1 << 8)\n#define  LPI_COUNT_SHIFT\t\t9\n#define  LPI_COUNT_MASK\t\t\t0x3F\n\n \n#define INTRL2_CPU_STATUS\t\t0x00\n#define INTRL2_CPU_SET\t\t\t0x04\n#define INTRL2_CPU_CLEAR\t\t0x08\n#define INTRL2_CPU_MASK_STATUS\t\t0x0c\n#define INTRL2_CPU_MASK_SET\t\t0x10\n#define INTRL2_CPU_MASK_CLEAR\t\t0x14\n\n \n#define P_LINK_UP_IRQ(x)\t\t(1 << (0 + (x)))\n#define P_LINK_DOWN_IRQ(x)\t\t(1 << (1 + (x)))\n#define P_ENERGY_ON_IRQ(x)\t\t(1 << (2 + (x)))\n#define P_ENERGY_OFF_IRQ(x)\t\t(1 << (3 + (x)))\n#define P_GPHY_IRQ(x)\t\t\t(1 << (4 + (x)))\n#define P_NUM_IRQ\t\t\t5\n#define P_IRQ_MASK(x)\t\t\t(P_LINK_UP_IRQ((x)) | \\\n\t\t\t\t\t P_LINK_DOWN_IRQ((x)) | \\\n\t\t\t\t\t P_ENERGY_ON_IRQ((x)) | \\\n\t\t\t\t\t P_ENERGY_OFF_IRQ((x)) | \\\n\t\t\t\t\t P_GPHY_IRQ((x)))\n\n \n#define P0_IRQ_OFF\t\t\t0\n#define MEM_DOUBLE_IRQ\t\t\t(1 << 5)\n#define EEE_LPI_IRQ\t\t\t(1 << 6)\n#define P5_CPU_WAKE_IRQ\t\t\t(1 << 7)\n#define P8_CPU_WAKE_IRQ\t\t\t(1 << 8)\n#define P7_CPU_WAKE_IRQ\t\t\t(1 << 9)\n#define IEEE1588_IRQ\t\t\t(1 << 10)\n#define MDIO_ERR_IRQ\t\t\t(1 << 11)\n#define MDIO_DONE_IRQ\t\t\t(1 << 12)\n#define GISB_ERR_IRQ\t\t\t(1 << 13)\n#define UBUS_ERR_IRQ\t\t\t(1 << 14)\n#define FAILOVER_ON_IRQ\t\t\t(1 << 15)\n#define FAILOVER_OFF_IRQ\t\t(1 << 16)\n#define TCAM_SOFT_ERR_IRQ\t\t(1 << 17)\n\n \n#define P7_IRQ_OFF\t\t\t0\n#define P_IRQ_OFF(x)\t\t\t((6 - (x)) * P_NUM_IRQ)\n\n \n#define ACB_CONTROL\t\t\t0x00\n#define  ACB_EN\t\t\t\t(1 << 0)\n#define  ACB_ALGORITHM\t\t\t(1 << 1)\n#define  ACB_FLUSH_SHIFT\t\t2\n#define  ACB_FLUSH_MASK\t\t\t0x3\n\n#define ACB_QUEUE_0_CFG\t\t\t0x08\n#define  XOFF_THRESHOLD_MASK\t\t0x7ff\n#define  XON_EN\t\t\t\t(1 << 11)\n#define  TOTAL_XOFF_THRESHOLD_SHIFT\t12\n#define  TOTAL_XOFF_THRESHOLD_MASK\t0x7ff\n#define  TOTAL_XOFF_EN\t\t\t(1 << 23)\n#define  TOTAL_XON_EN\t\t\t(1 << 24)\n#define  PKTLEN_SHIFT\t\t\t25\n#define  PKTLEN_MASK\t\t\t0x3f\n#define ACB_QUEUE_CFG(x)\t\t(ACB_QUEUE_0_CFG + ((x) * 0x4))\n\n \n#define CORE_G_PCTL_PORT0\t\t0x00000\n#define CORE_G_PCTL_PORT(x)\t\t(CORE_G_PCTL_PORT0 + (x * 0x4))\n#define CORE_IMP_CTL\t\t\t0x00020\n#define  RX_DIS\t\t\t\t(1 << 0)\n#define  TX_DIS\t\t\t\t(1 << 1)\n#define  RX_BCST_EN\t\t\t(1 << 2)\n#define  RX_MCST_EN\t\t\t(1 << 3)\n#define  RX_UCST_EN\t\t\t(1 << 4)\n\n#define CORE_SWMODE\t\t\t0x0002c\n#define  SW_FWDG_MODE\t\t\t(1 << 0)\n#define  SW_FWDG_EN\t\t\t(1 << 1)\n#define  RTRY_LMT_DIS\t\t\t(1 << 2)\n\n#define CORE_STS_OVERRIDE_IMP\t\t0x00038\n#define  GMII_SPEED_UP_2G\t\t(1 << 6)\n#define  MII_SW_OR\t\t\t(1 << 7)\n\n \n#define CORE_STS_OVERRIDE_IMP2\t\t0x39040\n\n#define CORE_NEW_CTRL\t\t\t0x00084\n#define  IP_MC\t\t\t\t(1 << 0)\n#define  OUTRANGEERR_DISCARD\t\t(1 << 1)\n#define  INRANGEERR_DISCARD\t\t(1 << 2)\n#define  CABLE_DIAG_LEN\t\t\t(1 << 3)\n#define  OVERRIDE_AUTO_PD_WAR\t\t(1 << 4)\n#define  EN_AUTO_PD_WAR\t\t\t(1 << 5)\n#define  UC_FWD_EN\t\t\t(1 << 6)\n#define  MC_FWD_EN\t\t\t(1 << 7)\n\n#define CORE_SWITCH_CTRL\t\t0x00088\n#define  MII_DUMB_FWDG_EN\t\t(1 << 6)\n\n#define CORE_DIS_LEARN\t\t\t0x000f0\n\n#define CORE_SFT_LRN_CTRL\t\t0x000f8\n#define  SW_LEARN_CNTL(x)\t\t(1 << (x))\n\n#define CORE_STS_OVERRIDE_GMIIP_PORT(x)\t(0x160 + (x) * 4)\n#define CORE_STS_OVERRIDE_GMIIP2_PORT(x) (0x39000 + (x) * 8)\n#define  LINK_STS\t\t\t(1 << 0)\n#define  DUPLX_MODE\t\t\t(1 << 1)\n#define  SPEED_SHIFT\t\t\t2\n#define  SPEED_MASK\t\t\t0x3\n#define  RXFLOW_CNTL\t\t\t(1 << 4)\n#define  TXFLOW_CNTL\t\t\t(1 << 5)\n#define  SW_OVERRIDE\t\t\t(1 << 6)\n\n#define CORE_WATCHDOG_CTRL\t\t0x001e4\n#define  SOFTWARE_RESET\t\t\t(1 << 7)\n#define  EN_CHIP_RST\t\t\t(1 << 6)\n#define  EN_SW_RESET\t\t\t(1 << 4)\n\n#define CORE_FAST_AGE_CTRL\t\t0x00220\n#define  EN_FAST_AGE_STATIC\t\t(1 << 0)\n#define  EN_AGE_DYNAMIC\t\t\t(1 << 1)\n#define  EN_AGE_PORT\t\t\t(1 << 2)\n#define  EN_AGE_VLAN\t\t\t(1 << 3)\n#define  EN_AGE_SPT\t\t\t(1 << 4)\n#define  EN_AGE_MCAST\t\t\t(1 << 5)\n#define  FAST_AGE_STR_DONE\t\t(1 << 7)\n\n#define CORE_FAST_AGE_PORT\t\t0x00224\n#define  AGE_PORT_MASK\t\t\t0xf\n\n#define CORE_FAST_AGE_VID\t\t0x00228\n#define  AGE_VID_MASK\t\t\t0x3fff\n\n#define CORE_LNKSTS\t\t\t0x00400\n#define  LNK_STS_MASK\t\t\t0x1ff\n\n#define CORE_SPDSTS\t\t\t0x00410\n#define  SPDSTS_10\t\t\t0\n#define  SPDSTS_100\t\t\t1\n#define  SPDSTS_1000\t\t\t2\n#define  SPDSTS_SHIFT\t\t\t2\n#define  SPDSTS_MASK\t\t\t0x3\n\n#define CORE_DUPSTS\t\t\t0x00420\n#define  CORE_DUPSTS_MASK\t\t0x1ff\n\n#define CORE_PAUSESTS\t\t\t0x00428\n#define  PAUSESTS_TX_PAUSE_SHIFT\t9\n\n#define CORE_GMNCFGCFG\t\t\t0x0800\n#define  RST_MIB_CNT\t\t\t(1 << 0)\n#define  RXBPDU_EN\t\t\t(1 << 1)\n\n#define CORE_IMP0_PRT_ID\t\t0x0804\n\n#define CORE_RST_MIB_CNT_EN\t\t0x0950\n\n#define CORE_ARLA_VTBL_RWCTRL\t\t0x1600\n#define  ARLA_VTBL_CMD_WRITE\t\t0\n#define  ARLA_VTBL_CMD_READ\t\t1\n#define  ARLA_VTBL_CMD_CLEAR\t\t2\n#define  ARLA_VTBL_STDN\t\t\t(1 << 7)\n\n#define CORE_ARLA_VTBL_ADDR\t\t0x1604\n#define  VTBL_ADDR_INDEX_MASK\t\t0xfff\n\n#define CORE_ARLA_VTBL_ENTRY\t\t0x160c\n#define  FWD_MAP_MASK\t\t\t0x1ff\n#define  UNTAG_MAP_MASK\t\t\t0x1ff\n#define  UNTAG_MAP_SHIFT\t\t9\n#define  MSTP_INDEX_MASK\t\t0x7\n#define  MSTP_INDEX_SHIFT\t\t18\n#define  FWD_MODE\t\t\t(1 << 21)\n\n#define CORE_MEM_PSM_VDD_CTRL\t\t0x2380\n#define  P_TXQ_PSM_VDD_SHIFT\t\t2\n#define  P_TXQ_PSM_VDD_MASK\t\t0x3\n#define  P_TXQ_PSM_VDD(x)\t\t(P_TXQ_PSM_VDD_MASK << \\\n\t\t\t\t\t((x) * P_TXQ_PSM_VDD_SHIFT))\n\n#define CORE_PORT_TC2_QOS_MAP_PORT(x)\t(0xc1c0 + ((x) * 0x10))\n#define  PRT_TO_QID_MASK\t\t0x3\n#define  PRT_TO_QID_SHIFT\t\t3\n\n#define CORE_PORT_VLAN_CTL_PORT(x)\t(0xc400 + ((x) * 0x8))\n#define  PORT_VLAN_CTRL_MASK\t\t0x1ff\n\n#define CORE_TXQ_THD_PAUSE_QN_PORT_0\t0x2c80\n#define  TXQ_PAUSE_THD_MASK\t\t0x7ff\n#define CORE_TXQ_THD_PAUSE_QN_PORT(x)\t(CORE_TXQ_THD_PAUSE_QN_PORT_0 + \\\n\t\t\t\t\t(x) * 0x8)\n\n#define CORE_DEFAULT_1Q_TAG_P(x)\t(0xd040 + ((x) * 8))\n#define  CFI_SHIFT\t\t\t12\n#define  PRI_SHIFT\t\t\t13\n#define  PRI_MASK\t\t\t0x7\n\n#define CORE_JOIN_ALL_VLAN_EN\t\t0xd140\n\n#define CORE_CFP_ACC\t\t\t0x28000\n#define  OP_STR_DONE\t\t\t(1 << 0)\n#define  OP_SEL_SHIFT\t\t\t1\n#define  OP_SEL_READ\t\t\t(1 << OP_SEL_SHIFT)\n#define  OP_SEL_WRITE\t\t\t(2 << OP_SEL_SHIFT)\n#define  OP_SEL_SEARCH\t\t\t(4 << OP_SEL_SHIFT)\n#define  OP_SEL_MASK\t\t\t(7 << OP_SEL_SHIFT)\n#define  CFP_RAM_CLEAR\t\t\t(1 << 4)\n#define  RAM_SEL_SHIFT\t\t\t10\n#define  TCAM_SEL\t\t\t(1 << RAM_SEL_SHIFT)\n#define  ACT_POL_RAM\t\t\t(2 << RAM_SEL_SHIFT)\n#define  RATE_METER_RAM\t\t\t(4 << RAM_SEL_SHIFT)\n#define  GREEN_STAT_RAM\t\t\t(8 << RAM_SEL_SHIFT)\n#define  YELLOW_STAT_RAM\t\t(16 << RAM_SEL_SHIFT)\n#define  RED_STAT_RAM\t\t\t(24 << RAM_SEL_SHIFT)\n#define  RAM_SEL_MASK\t\t\t(0x1f << RAM_SEL_SHIFT)\n#define  TCAM_RESET\t\t\t(1 << 15)\n#define  XCESS_ADDR_SHIFT\t\t16\n#define  XCESS_ADDR_MASK\t\t0xff\n#define  SEARCH_STS\t\t\t(1 << 27)\n#define  RD_STS_SHIFT\t\t\t28\n#define  RD_STS_TCAM\t\t\t(1 << RD_STS_SHIFT)\n#define  RD_STS_ACT_POL_RAM\t\t(2 << RD_STS_SHIFT)\n#define  RD_STS_RATE_METER_RAM\t\t(4 << RD_STS_SHIFT)\n#define  RD_STS_STAT_RAM\t\t(8 << RD_STS_SHIFT)\n\n#define CORE_CFP_RATE_METER_GLOBAL_CTL\t0x28010\n\n#define CORE_CFP_DATA_PORT_0\t\t0x28040\n#define CORE_CFP_DATA_PORT(x)\t\t(CORE_CFP_DATA_PORT_0 + \\\n\t\t\t\t\t(x) * 0x10)\n\n \n#define L3_FRAMING_SHIFT\t\t24\n#define L3_FRAMING_MASK\t\t\t(0x3 << L3_FRAMING_SHIFT)\n#define IPTOS_SHIFT\t\t\t16\n#define IPTOS_MASK\t\t\t0xff\n#define IPPROTO_SHIFT\t\t\t8\n#define IPPROTO_MASK\t\t\t(0xff << IPPROTO_SHIFT)\n#define IP_FRAG_SHIFT\t\t\t7\n#define IP_FRAG\t\t\t\t(1 << IP_FRAG_SHIFT)\n\n \n#define  SLICE_VALID\t\t\t3\n#define  SLICE_NUM_SHIFT\t\t2\n#define  SLICE_NUM(x)\t\t\t((x) << SLICE_NUM_SHIFT)\n#define  SLICE_NUM_MASK\t\t\t0x3\n\n#define CORE_CFP_MASK_PORT_0\t\t0x280c0\n\n#define CORE_CFP_MASK_PORT(x)\t\t(CORE_CFP_MASK_PORT_0 + \\\n\t\t\t\t\t(x) * 0x10)\n\n#define CORE_ACT_POL_DATA0\t\t0x28140\n#define  VLAN_BYP\t\t\t(1 << 0)\n#define  EAP_BYP\t\t\t(1 << 1)\n#define  STP_BYP\t\t\t(1 << 2)\n#define  REASON_CODE_SHIFT\t\t3\n#define  REASON_CODE_MASK\t\t0x3f\n#define  LOOP_BK_EN\t\t\t(1 << 9)\n#define  NEW_TC_SHIFT\t\t\t10\n#define  NEW_TC_MASK\t\t\t0x7\n#define  CHANGE_TC\t\t\t(1 << 13)\n#define  DST_MAP_IB_SHIFT\t\t14\n#define  DST_MAP_IB_MASK\t\t0x1ff\n#define  CHANGE_FWRD_MAP_IB_SHIFT\t24\n#define  CHANGE_FWRD_MAP_IB_MASK\t0x3\n#define  CHANGE_FWRD_MAP_IB_NO_DEST\t(0 << CHANGE_FWRD_MAP_IB_SHIFT)\n#define  CHANGE_FWRD_MAP_IB_REM_ARL\t(1 << CHANGE_FWRD_MAP_IB_SHIFT)\n#define  CHANGE_FWRD_MAP_IB_REP_ARL\t(2 << CHANGE_FWRD_MAP_IB_SHIFT)\n#define  CHANGE_FWRD_MAP_IB_ADD_DST\t(3 << CHANGE_FWRD_MAP_IB_SHIFT)\n#define  NEW_DSCP_IB_SHIFT\t\t26\n#define  NEW_DSCP_IB_MASK\t\t0x3f\n\n#define CORE_ACT_POL_DATA1\t\t0x28150\n#define  CHANGE_DSCP_IB\t\t\t(1 << 0)\n#define  DST_MAP_OB_SHIFT\t\t1\n#define  DST_MAP_OB_MASK\t\t0x3ff\n#define  CHANGE_FWRD_MAP_OB_SHIT\t11\n#define  CHANGE_FWRD_MAP_OB_MASK\t0x3\n#define  NEW_DSCP_OB_SHIFT\t\t13\n#define  NEW_DSCP_OB_MASK\t\t0x3f\n#define  CHANGE_DSCP_OB\t\t\t(1 << 19)\n#define  CHAIN_ID_SHIFT\t\t\t20\n#define  CHAIN_ID_MASK\t\t\t0xff\n#define  CHANGE_COLOR\t\t\t(1 << 28)\n#define  NEW_COLOR_SHIFT\t\t29\n#define  NEW_COLOR_MASK\t\t\t0x3\n#define  NEW_COLOR_GREEN\t\t(0 << NEW_COLOR_SHIFT)\n#define  NEW_COLOR_YELLOW\t\t(1 << NEW_COLOR_SHIFT)\n#define  NEW_COLOR_RED\t\t\t(2 << NEW_COLOR_SHIFT)\n#define  RED_DEFAULT\t\t\t(1 << 31)\n\n#define CORE_ACT_POL_DATA2\t\t0x28160\n#define  MAC_LIMIT_BYPASS\t\t(1 << 0)\n#define  CHANGE_TC_O\t\t\t(1 << 1)\n#define  NEW_TC_O_SHIFT\t\t\t2\n#define  NEW_TC_O_MASK\t\t\t0x7\n#define  SPCP_RMK_DISABLE\t\t(1 << 5)\n#define  CPCP_RMK_DISABLE\t\t(1 << 6)\n#define  DEI_RMK_DISABLE\t\t(1 << 7)\n\n#define CORE_RATE_METER0\t\t0x28180\n#define  COLOR_MODE\t\t\t(1 << 0)\n#define  POLICER_ACTION\t\t\t(1 << 1)\n#define  COUPLING_FLAG\t\t\t(1 << 2)\n#define  POLICER_MODE_SHIFT\t\t3\n#define  POLICER_MODE_MASK\t\t0x3\n#define  POLICER_MODE_RFC2698\t\t(0 << POLICER_MODE_SHIFT)\n#define  POLICER_MODE_RFC4115\t\t(1 << POLICER_MODE_SHIFT)\n#define  POLICER_MODE_MEF\t\t(2 << POLICER_MODE_SHIFT)\n#define  POLICER_MODE_DISABLE\t\t(3 << POLICER_MODE_SHIFT)\n\n#define CORE_RATE_METER1\t\t0x28190\n#define  EIR_TK_BKT_MASK\t\t0x7fffff\n\n#define CORE_RATE_METER2\t\t0x281a0\n#define  EIR_BKT_SIZE_MASK\t\t0xfffff\n\n#define CORE_RATE_METER3\t\t0x281b0\n#define  EIR_REF_CNT_MASK\t\t0x7ffff\n\n#define CORE_RATE_METER4\t\t0x281c0\n#define  CIR_TK_BKT_MASK\t\t0x7fffff\n\n#define CORE_RATE_METER5\t\t0x281d0\n#define  CIR_BKT_SIZE_MASK\t\t0xfffff\n\n#define CORE_RATE_METER6\t\t0x281e0\n#define  CIR_REF_CNT_MASK\t\t0x7ffff\n\n#define CORE_STAT_GREEN_CNTR\t\t0x28200\n#define CORE_STAT_YELLOW_CNTR\t\t0x28210\n#define CORE_STAT_RED_CNTR\t\t0x28220\n\n#define CORE_CFP_CTL_REG\t\t0x28400\n#define  CFP_EN_MAP_MASK\t\t0x1ff\n\n \n#define CORE_UDF_0_A_0_8_PORT_0\t\t0x28440\n#define  CFG_UDF_OFFSET_MASK\t\t0x1f\n#define  CFG_UDF_OFFSET_BASE_SHIFT\t5\n#define  CFG_UDF_SOF\t\t\t(0 << CFG_UDF_OFFSET_BASE_SHIFT)\n#define  CFG_UDF_EOL2\t\t\t(2 << CFG_UDF_OFFSET_BASE_SHIFT)\n#define  CFG_UDF_EOL3\t\t\t(3 << CFG_UDF_OFFSET_BASE_SHIFT)\n\n \n#define CORE_UDF_0_B_0_8_PORT_0\t\t0x28500\n\n \n#define CORE_UDF_0_D_0_11_PORT_0\t0x28680\n\n \n#define UDF_NUM_SLICES\t\t\t4\n#define UDFS_PER_SLICE\t\t\t9\n\n \n#define UDF_SLICE_OFFSET\t\t0x40\n\n#define CFP_NUM_RULES\t\t\t256\n\n \n#define SF2_NUM_EGRESS_QUEUES\t\t8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}