{"vcs1":{"timestamp_begin":1677542133.149177481, "rt":0.35, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1677542133.558176862, "rt":0.54, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1677542134.153735474, "rt":0.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677542132.856556469}
{"VCS_COMP_START_TIME": 1677542132.856556469}
{"VCS_COMP_END_TIME": 1677542134.409710416}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238980}}
