/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [10:0] _02_;
  reg [6:0] _03_;
  reg [3:0] _04_;
  wire [14:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_54z;
  wire [9:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [12:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [32:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [28:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(_00_ & celloutsig_0_5z[8]);
  assign celloutsig_0_38z = !(in_data[0] ? celloutsig_0_1z : celloutsig_0_28z[2]);
  assign celloutsig_1_0z = in_data[139] | ~(in_data[106]);
  assign celloutsig_0_8z = celloutsig_0_6z[5] | ~(in_data[17]);
  assign celloutsig_0_30z = 1'h0 | ~(celloutsig_0_8z);
  assign celloutsig_0_31z = celloutsig_0_15z | ~(celloutsig_0_30z);
  assign celloutsig_1_4z = in_data[180] ^ celloutsig_1_2z[0];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_4z;
  assign celloutsig_1_6z = in_data[182] ^ celloutsig_1_3z;
  assign celloutsig_1_7z = celloutsig_1_6z ^ celloutsig_1_5z;
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_6z;
  assign celloutsig_0_19z = celloutsig_0_4z[3] ^ celloutsig_0_18z[2];
  assign celloutsig_0_21z = celloutsig_0_4z[2] ^ celloutsig_0_10z;
  assign celloutsig_0_34z = celloutsig_0_20z[7:5] + { celloutsig_0_6z[1:0], celloutsig_0_10z };
  assign celloutsig_0_9z = { in_data[68:52], celloutsig_0_8z } + { celloutsig_0_6z[6:2], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z[8:6], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z } + { celloutsig_1_2z[4:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_25z = celloutsig_0_12z + celloutsig_0_20z;
  reg [10:0] _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 11'h000;
    else _23_ <= { celloutsig_0_6z[6:3], celloutsig_0_10z, celloutsig_0_18z };
  assign { _02_[10:7], _01_[6:4], _02_[3:0] } = _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_12z[5:4], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_9z[18:16], celloutsig_1_5z };
  reg [14:0] _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 15'h0000;
    else _26_ <= celloutsig_0_12z[15:1];
  assign { _05_[14:6], _00_, _05_[4:0] } = _26_;
  assign celloutsig_0_56z = { celloutsig_0_12z[12:5], celloutsig_0_44z, celloutsig_0_27z } & { in_data[15:8], celloutsig_0_43z, celloutsig_0_1z };
  assign celloutsig_0_70z = { celloutsig_0_12z[10:2], celloutsig_0_4z, celloutsig_0_44z, celloutsig_0_59z, celloutsig_0_22z, celloutsig_0_47z, celloutsig_0_56z, celloutsig_0_22z } & { in_data[70:47], celloutsig_0_22z, celloutsig_0_58z, _03_ };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z } & { celloutsig_0_7z[7:3], celloutsig_0_11z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & { in_data[82:81], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[51:44] / { 1'h1, celloutsig_0_5z[9:3] };
  assign celloutsig_0_7z = { celloutsig_0_5z[12:6], celloutsig_0_0z } / { 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_1_10z = { in_data[132:128], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[7:0], celloutsig_1_4z };
  assign celloutsig_0_20z = { celloutsig_0_5z[12:1], celloutsig_0_11z, celloutsig_0_3z } / { 1'h1, _05_[14:6], _00_, _05_[4:0] };
  assign celloutsig_0_11z = celloutsig_0_4z[2:0] == celloutsig_0_0z;
  assign celloutsig_0_43z = in_data[67:65] >= celloutsig_0_41z[3:1];
  assign celloutsig_0_58z = celloutsig_0_54z[12:3] > { _05_[9:6], _00_, _05_[4], celloutsig_0_36z };
  assign celloutsig_0_15z = { celloutsig_0_5z[3:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z } > { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_9z[12:9], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_21z } <= { celloutsig_0_6z[6:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_18z = { celloutsig_1_13z[7:2], _04_, celloutsig_1_14z } < celloutsig_1_2z[11:1];
  assign celloutsig_0_1z = { in_data[44:37], celloutsig_0_0z, celloutsig_0_0z } < in_data[94:81];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_4z } < { celloutsig_0_9z[8:4], celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[22]);
  assign celloutsig_0_36z = celloutsig_0_5z[12:9] % { 1'h1, _02_[3:2], celloutsig_0_29z };
  assign celloutsig_0_47z = { celloutsig_0_32z[18:15], celloutsig_0_44z } % { 1'h1, celloutsig_0_25z[2:0], celloutsig_0_13z };
  assign celloutsig_0_41z = { _05_[13:6], _00_, celloutsig_0_40z } * celloutsig_0_32z[11:2];
  assign celloutsig_0_28z = { _05_[6], celloutsig_0_8z, celloutsig_0_3z } * celloutsig_0_25z[15:11];
  assign celloutsig_0_46z = celloutsig_0_31z ? { celloutsig_0_12z[5:4], celloutsig_0_34z, 1'h0, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_38z } : celloutsig_0_20z[10:2];
  assign celloutsig_0_16z = celloutsig_0_13z ? in_data[25:16] : celloutsig_0_9z[9:0];
  assign celloutsig_1_3z = in_data[190:180] !== { celloutsig_1_2z[11:3], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_0z = ~ in_data[39:37];
  assign celloutsig_0_37z = celloutsig_0_15z & celloutsig_0_16z[5];
  assign celloutsig_0_40z = celloutsig_0_8z & celloutsig_0_30z;
  assign celloutsig_0_71z = celloutsig_0_1z & celloutsig_0_0z[0];
  assign celloutsig_1_14z = celloutsig_1_3z & celloutsig_1_4z;
  assign celloutsig_0_44z = ~^ { celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_31z };
  assign celloutsig_0_59z = ~^ { celloutsig_0_12z[8:1], celloutsig_0_1z };
  assign celloutsig_1_19z = ~^ celloutsig_1_2z[8:2];
  assign celloutsig_0_13z = ~^ { celloutsig_0_0z[2], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_14z = ~^ celloutsig_0_0z;
  assign celloutsig_0_22z = ~^ { celloutsig_0_16z[5:3], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_20z[11:0], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z } >> { celloutsig_0_9z[9:1], celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_5z = in_data[78:66] >> { in_data[33:23], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_2z[11:10], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } >> in_data[151:123];
  assign celloutsig_0_12z = { in_data[9:0], celloutsig_0_4z, celloutsig_0_10z } >> { celloutsig_0_5z[5:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_54z = { celloutsig_0_46z[4:2], celloutsig_0_16z } <<< { celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_0z, _03_, celloutsig_0_30z };
  assign celloutsig_1_2z = { in_data[135:125], celloutsig_1_0z } <<< in_data[133:122];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[189]) | (in_data[135] & in_data[116]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_8z & celloutsig_1_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | (1'h0 & celloutsig_0_18z[5]));
  assign _01_[3:0] = { celloutsig_0_13z, celloutsig_0_34z };
  assign _02_[6:4] = _01_[6:4];
  assign _05_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z[32:1], celloutsig_0_71z };
endmodule
