# Board specific code

Put board specific code in this directory, it will be ignored by git.

For example:

```Verilog
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module DE10_lite_logic_analyzer(

	//////////// CLOCK //////////
	input 		          		ADC_CLK_10,
	input 		          		MAX10_CLK1_50,
	input 		          		MAX10_CLK2_50,

	//////////// KEY //////////
	input 		     [1:0]		KEY,

	//////////// LED //////////
	output		     [9:0]		LEDR,

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// VGA //////////
	output		     [3:0]		VGA_B,
	output		     [3:0]		VGA_G,
	output		          		VGA_HS,
	output		     [3:0]		VGA_R,
	output		          		VGA_VS,

	//////////// Arduino //////////
	inout 		    [15:0]		ARDUINO_IO,
	inout 		          		ARDUINO_RESET_N,
);

//=======================================================
//  REG/WIRE definitions
//=======================================================

wire reset;
assign reset = ~KEY[0];

wire clock;

wire trig_tgl_btn = ~KEY[1];
wire trig_tgl_btn_prev;

reg trig_enable = 1;
always @(posedge clock or posedge reset) begin
	if (reset) begin
		trig_enable = 1;
	end else begin
		trig_enable = (trig_tgl_btn && ~trig_tgl_btn_prev) ? ~(trig_enable) : trig_enable;
	end
end

//=======================================================
//  Used modules
//=======================================================

pll_106MHz vga_pll (
	.areset(reset),
	.inclk0(MAX10_CLK1_50),
	.c0(clock)
);

register #(1) trig_tgl_reg (
	.in(trig_tgl_btn),
    .write_enable(1),
    .out(trig_tgl_btn_prev),
    .clock(clock),
    .reset(reset)
);

logic_analyzer #(
	.CHANNEL_COUNT(10),
	.CLOCK_FREQ(106.47e6)
) la (
	.clk(clock),        
    .reset(reset),      
    .chan_enable(SW[9:0]),
	.chan_in(ARDUINO_IO[9:0]),
	.trig_enable(trig_enable),
    .vga_r(VGA_R),      
    .vga_g(VGA_G),      
    .vga_b(VGA_B),      
    .vga_hsync(VGA_HS),  
    .vga_vsync(VGA_VS)   
);

endmodule
```