Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="D:/Gi...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="D:/Git_re...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="D:/...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
