
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 16:05:35 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out.prj -reset 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj'.
INFO: [HLS 200-1510] Running: set_top kernel_symm 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.01 seconds. CPU system time: 1.86 seconds. Elapsed time: 22.16 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'l_S_j_0_j' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:72:13)
INFO: [HLS 214-186] Unrolling loop 'l_S_j_0_j' (kernel.cpp:72:13) in function 'update_C' completely with a factor of 240 (kernel.cpp:62:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1_init' (kernel.cpp:28:13) in function 'compute_sum' partially with a factor of 30 (kernel.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1' (kernel.cpp:34:13) in function 'compute_sum' partially with a factor of 30 (kernel.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1_back' (kernel.cpp:48:16) in function 'compute_sum' partially with a factor of 30 (kernel.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'v4': Cyclic partitioning with factor 30 on dimension 1. (kernel.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'summ': Complete partitioning on dimension 2. (kernel.cpp:110:8)
INFO: [HLS 214-248] Applying array_partition to 'v42': Cyclic partitioning with factor 30 on dimension 2. (kernel.cpp:105:0)
INFO: [HLS 214-248] Applying array_partition to 'v43': Complete partitioning on dimension 2. (kernel.cpp:105:0)
INFO: [HLS 214-248] Applying array_partition to 'v44': Complete partitioning on dimension 2. (kernel.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 103.71 seconds. CPU system time: 0.81 seconds. Elapsed time: 104.92 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 18.47 seconds. CPU system time: 0.12 seconds. Elapsed time: 18.65 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.93 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 32.6 seconds. CPU system time: 0.08 seconds. Elapsed time: 32.79 seconds; current allocated memory: 584.180 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_i_0_i' (kernel.cpp:69:22) in function 'update_C' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_k1_k1' (kernel.cpp:33:23) in function 'compute_sum'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i1' (kernel.cpp:26:11) in function 'compute_sum' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'v4' (kernel.cpp:31:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v2_0' (kernel.cpp:52:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v4' (kernel.cpp:44:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 26.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 26.23 seconds; current allocated memory: 714.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_symm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sum_Pipeline_l_j1_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_j1_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j1_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 714.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 714.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sum_Pipeline_l_k1_k1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_k1_k1_l_j1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_sum_Pipeline_l_k1_k1_l_j1' (loop 'l_k1_k1_l_j1'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('v4_addr_write_ln44', kernel.cpp:44) of variable 'v13', kernel.cpp:43 on array 'v4' and 'load' operation ('v12', kernel.cpp:42) on array 'v4'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 23, loop 'l_k1_k1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 778.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 778.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sum_Pipeline_l_j1_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v4_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_j1_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_j1_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 295.07 seconds. CPU system time: 0.6 seconds. Elapsed time: 296.49 seconds; current allocated memory: 853.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34.26 seconds. CPU system time: 0.16 seconds. Elapsed time: 34.58 seconds; current allocated memory: 853.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.44 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.66 seconds; current allocated memory: 853.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 853.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_k_0_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.61 seconds; current allocated memory: 853.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.41 seconds; current allocated memory: 853.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C_Pipeline_l_S_j1_2_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_j1_2_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 41, loop 'l_S_j1_2_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.55 seconds; current allocated memory: 917.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 917.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.75 seconds; current allocated memory: 917.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.65 seconds; current allocated memory: 917.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_symm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.94 seconds; current allocated memory: 917.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.57 seconds; current allocated memory: 917.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sum_Pipeline_l_j1_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sum_Pipeline_l_j1_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.83 seconds; current allocated memory: 917.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sum_Pipeline_l_k1_k1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_sum_Pipeline_l_k1_k1_l_j1' pipeline 'l_k1_k1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sum_Pipeline_l_k1_k1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 981.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sum_Pipeline_l_j1_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_sum_Pipeline_l_j1_back' pipeline 'l_j1_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_sum_Pipeline_l_j1_back' is 7712 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sum_Pipeline_l_j1_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.39 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.56 seconds; current allocated memory: 981.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3758_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3762_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3766_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3770_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3774_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3778_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3782_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3786_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3790_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3794_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3798_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3862_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3866_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3870_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_sum/grp_fu_3874_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_sum' is 10200 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.78 seconds. CPU system time: 0.84 seconds. Elapsed time: 17.87 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C_Pipeline_l_S_k_0_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_C_Pipeline_l_S_k_0_k' pipeline 'l_S_k_0_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C_Pipeline_l_S_k_0_k' is 38488 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C_Pipeline_l_S_k_0_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C_Pipeline_l_S_j1_2_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_C_Pipeline_l_S_j1_2_j11' pipeline 'l_S_j1_2_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C_Pipeline_l_S_j1_2_j11' is 74581 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_13_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2408_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C_Pipeline_l_S_j1_2_j11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.56 seconds. CPU system time: 0.27 seconds. Elapsed time: 11 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3758_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3762_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3766_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3770_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3774_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3778_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3782_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3786_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3790_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3794_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3798_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3862_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3866_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3870_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'update_C/grp_fu_3874_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'update_C' is 28016 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.19 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.79 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_symm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v42_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v43_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_symm/v44_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_symm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_symm' is 18527 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_symm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.92 seconds. CPU system time: 0.39 seconds. Elapsed time: 14.3 seconds; current allocated memory: 1.338 GB.
INFO: [RTMG 210-278] Implementing memory 'kernel_symm_compute_sum_v4_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_symm_compute_sum_v4_1_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_symm_summ_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.11 seconds. CPU system time: 0.33 seconds. Elapsed time: 19.04 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 147.93 seconds. CPU system time: 0.8 seconds. Elapsed time: 149.22 seconds; current allocated memory: 1.463 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_symm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_symm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 547.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 817.89 seconds. CPU system time: 7.19 seconds. Elapsed time: 835.12 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_symm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:36:24 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_symm
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_symm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_symm_flow_control_loop_pipe_sequential_init kernel_symm_fadd_32ns_32ns_32_10_full_dsp_1 kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1 kernel_symm_mul_8ns_10ns_17_1_1 kernel_symm_compute_sum_v4_RAM_AUTO_1R1W kernel_symm_compute_sum_v4_1_RAM_1WNR_AUTO_1R1W kernel_symm_fptrunc_64ns_32_2_no_dsp_1 kernel_symm_fpext_32ns_64_2_no_dsp_1 kernel_symm_dmul_64ns_64ns_64_13_max_dsp_1 kernel_symm_mux_2408_32_1_1 kernel_symm_fmul_32ns_32ns_32_6_max_dsp_1 kernel_symm_summ_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3151.445 ; gain = 72.027 ; free physical = 145785 ; free virtual = 646647
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 16:37:10 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 16:37:11 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 16:37:11 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 16:37:11 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 143968
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3764.980 ; gain = 336.781 ; free physical = 136681 ; free virtual = 642096
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-143706-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-143706-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3876.848 ; gain = 448.648 ; free physical = 137591 ; free virtual = 643171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3894.648 ; gain = 466.449 ; free physical = 137574 ; free virtual = 643170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3894.648 ; gain = 466.449 ; free physical = 137574 ; free virtual = 643171
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3894.652 ; gain = 0.000 ; free physical = 137403 ; free virtual = 643158
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/kernel_symm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3997.312 ; gain = 0.000 ; free physical = 136918 ; free virtual = 643048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3997.312 ; gain = 0.000 ; free physical = 136900 ; free virtual = 643030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3997.312 ; gain = 569.113 ; free physical = 137089 ; free virtual = 643219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3997.312 ; gain = 569.113 ; free physical = 137090 ; free virtual = 643220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3997.312 ; gain = 569.113 ; free physical = 137089 ; free virtual = 643219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3997.312 ; gain = 569.113 ; free physical = 137104 ; free virtual = 643236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3997.312 ; gain = 569.113 ; free physical = 137030 ; free virtual = 643171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4287.207 ; gain = 859.008 ; free physical = 136641 ; free virtual = 642782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4298.207 ; gain = 870.008 ; free physical = 136645 ; free virtual = 642786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4325.809 ; gain = 897.609 ; free physical = 136645 ; free virtual = 642786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136684 ; free virtual = 642825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136684 ; free virtual = 642825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136686 ; free virtual = 642827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136690 ; free virtual = 642831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136690 ; free virtual = 642831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136690 ; free virtual = 642831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4328.781 ; gain = 900.582 ; free physical = 136690 ; free virtual = 642831
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4328.781 ; gain = 797.918 ; free physical = 136723 ; free virtual = 642864
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4328.785 ; gain = 900.582 ; free physical = 136723 ; free virtual = 642864
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4328.785 ; gain = 0.000 ; free physical = 136814 ; free virtual = 642955
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4450.473 ; gain = 0.000 ; free physical = 136675 ; free virtual = 642816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8fe7e628
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 4450.473 ; gain = 1451.578 ; free physical = 136893 ; free virtual = 643033
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 17:05:06 2023...
[Wed Nov 15 17:05:18 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:28:41 ; elapsed = 00:28:07 . Memory (MB): peak = 3151.445 ; gain = 0.000 ; free physical = 139511 ; free virtual = 645641
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 17:05:18 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4367.480 ; gain = 0.000 ; free physical = 136798 ; free virtual = 642928
INFO: [Netlist 29-17] Analyzing 35021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/kernel_symm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/kernel_symm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5367.992 ; gain = 0.000 ; free physical = 135806 ; free virtual = 641937
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25209 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 7680 instances
  RAM16X1S => RAM32X1S (RAMS32): 8640 instances
  RAM64X1S => RAM64X1S (RAMS64E): 7680 instances

open_run: Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 5367.992 ; gain = 2216.547 ; free physical = 135786 ; free virtual = 641917
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 17:07:45 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_symm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_symm_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5369.984 ; gain = 1.992 ; free physical = 136353 ; free virtual = 642485
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_symm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:05:20 ; elapsed = 00:01:50 . Memory (MB): peak = 8245.844 ; gain = 2875.859 ; free physical = 133742 ; free virtual = 639873
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_symm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_symm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:01:00 ; elapsed = 00:00:15 . Memory (MB): peak = 8245.844 ; gain = 0.000 ; free physical = 133739 ; free virtual = 639870
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_symm_failfast_synth.rpt
 -I- design metrics completed in 12 seconds
 -I- DONT_TOUCH metric completed in 3 seconds
 -I- MARK_DEBUG metric completed in 4 seconds
 -I- utilization metrics completed in 7 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 39 seconds
 -I- average fanout metrics completed in 52 seconds (6 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 22 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/synth.HFN.rpt
 -I- path budgeting metrics completed in 34 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/synth.timing_budget_LUT.rpt
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/synth.timing_budget_LUT.csv
 -I- Generated interactive report /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/synth.timing_budget_LUT.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 11.53% | OK     |
#  | FD                                                        | 50%       | 6.96%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 5.42%  | OK     |
#  | CARRY8                                                    | 25%       | 2.09%  | OK     |
#  | MUXF7                                                     | 15%       | 1.92%  | OK     |
#  | DSP                                                       | 80%       | 13.40% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 13.40% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 2189   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.91   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 7      | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 100    | REVIEW |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/kernel_symm_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 178 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 17:13:00 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 17:13:00 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 17:13:01 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 17:13:06 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 17:13:08 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 17:13:08 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 17:13:08 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 150257 181393 1209 0 0 902 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 150257 AVAIL_FF 2607360 FF 181393 AVAIL_DSP 9024 DSP 1209 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 902 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/report/verilog/kernel_symm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 17:13:09 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         150257
FF:          181393
DSP:           1209
BRAM:             0
URAM:             0
LATCH:            0
SRL:            902
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      2.654
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 17:13:09 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 17:14:14 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 14165.594 ; gain = 48.023 ; free physical = 131720 ; free virtual = 637993
[Wed Nov 15 17:14:14 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.332 ; gain = 33.992 ; free physical = 129022 ; free virtual = 635295
INFO: [Netlist 29-17] Analyzing 35021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6798.078 ; gain = 0.000 ; free physical = 126897 ; free virtual = 633170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25209 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 7680 instances
  RAM16X1S => RAM32X1S (RAMS32): 8640 instances
  RAM64X1S => RAM64X1S (RAMS64E): 7680 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:02:04 ; elapsed = 00:01:50 . Memory (MB): peak = 6798.078 ; gain = 3793.270 ; free physical = 126912 ; free virtual = 633185
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 6862.105 ; gain = 64.027 ; free physical = 126892 ; free virtual = 633165

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1100817d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6862.105 ; gain = 0.000 ; free physical = 126874 ; free virtual = 633147

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_742/fadd_32ns_32ns_32_8_no_dsp_1_U46/kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_742/fadd_32ns_32ns_32_8_no_dsp_1_U46/kernel_symm_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/v37_reg_13839[31]_i_1 into driver instance bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/j11_fu_1958[7]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 241 inverter(s) to 2192 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cec3d770

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 6862.105 ; gain = 0.000 ; free physical = 127676 ; free virtual = 633949
INFO: [Opt 31-389] Phase Retarget created 5810 cells and removed 6117 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1240c4623

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 6862.105 ; gain = 0.000 ; free physical = 127667 ; free virtual = 633940
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 870 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9edb0fe3

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 6862.105 ; gain = 0.000 ; free physical = 127666 ; free virtual = 633939
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5070 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 9edb0fe3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:50 . Memory (MB): peak = 6886.113 ; gain = 24.008 ; free physical = 127659 ; free virtual = 633932
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 58ea8747

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 6886.113 ; gain = 24.008 ; free physical = 127648 ; free virtual = 633921
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 58ea8747

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 6886.113 ; gain = 24.008 ; free physical = 127650 ; free virtual = 633923
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            5810  |            6117  |                                              0  |
|  Constant propagation         |              24  |             870  |                                              0  |
|  Sweep                        |               0  |            5070  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.66 . Memory (MB): peak = 6886.113 ; gain = 0.000 ; free physical = 127668 ; free virtual = 633941
Ending Logic Optimization Task | Checksum: 156579893

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 6886.113 ; gain = 24.008 ; free physical = 127668 ; free virtual = 633942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 156579893

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 6886.113 ; gain = 0.000 ; free physical = 127669 ; free virtual = 633942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 156579893

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6886.113 ; gain = 0.000 ; free physical = 127669 ; free virtual = 633942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6886.113 ; gain = 0.000 ; free physical = 127669 ; free virtual = 633942
Ending Netlist Obfuscation Task | Checksum: 156579893

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 6886.113 ; gain = 0.000 ; free physical = 127669 ; free virtual = 633942
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:10 . Memory (MB): peak = 6886.113 ; gain = 88.035 ; free physical = 127669 ; free virtual = 633942
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:53 ; elapsed = 00:01:33 . Memory (MB): peak = 6983.137 ; gain = 97.023 ; free physical = 126635 ; free virtual = 633042
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:24 ; elapsed = 00:01:35 . Memory (MB): peak = 8391.523 ; gain = 1408.387 ; free physical = 125187 ; free virtual = 631600
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 8391.523 ; gain = 0.000 ; free physical = 125186 ; free virtual = 631599
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2744f52

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 8391.523 ; gain = 0.000 ; free physical = 125185 ; free virtual = 631598
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 8391.523 ; gain = 0.000 ; free physical = 125169 ; free virtual = 631582

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc0eaa65

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 8391.523 ; gain = 0.000 ; free physical = 125426 ; free virtual = 631839

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 190cccc4f

Time (s): cpu = 00:05:11 ; elapsed = 00:02:48 . Memory (MB): peak = 10396.727 ; gain = 2005.203 ; free physical = 124661 ; free virtual = 631075

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 190cccc4f

Time (s): cpu = 00:05:11 ; elapsed = 00:02:49 . Memory (MB): peak = 10396.727 ; gain = 2005.203 ; free physical = 124661 ; free virtual = 631075
Phase 1 Placer Initialization | Checksum: 190cccc4f

Time (s): cpu = 00:05:13 ; elapsed = 00:02:50 . Memory (MB): peak = 10396.727 ; gain = 2005.203 ; free physical = 124605 ; free virtual = 631019

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1313f2b32

Time (s): cpu = 00:10:14 ; elapsed = 00:05:06 . Memory (MB): peak = 10476.762 ; gain = 2085.238 ; free physical = 123776 ; free virtual = 630204

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1313f2b32

Time (s): cpu = 00:10:15 ; elapsed = 00:05:08 . Memory (MB): peak = 10476.762 ; gain = 2085.238 ; free physical = 123763 ; free virtual = 630192

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: cf32a649

Time (s): cpu = 00:10:20 ; elapsed = 00:05:12 . Memory (MB): peak = 10476.762 ; gain = 2085.238 ; free physical = 123768 ; free virtual = 630197

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: cf32a649

Time (s): cpu = 00:10:35 ; elapsed = 00:05:18 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123460 ; free virtual = 629889

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 271c65c84

Time (s): cpu = 00:10:47 ; elapsed = 00:05:31 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123350 ; free virtual = 629779

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1d97b483d

Time (s): cpu = 00:11:19 ; elapsed = 00:05:43 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123346 ; free virtual = 629775

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1d97b483d

Time (s): cpu = 00:11:22 ; elapsed = 00:05:46 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123318 ; free virtual = 629747
Phase 2.1.1 Partition Driven Placement | Checksum: 1d97b483d

Time (s): cpu = 00:11:23 ; elapsed = 00:05:47 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123370 ; free virtual = 629799
Phase 2.1 Floorplanning | Checksum: 1d97b483d

Time (s): cpu = 00:11:24 ; elapsed = 00:05:48 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123374 ; free virtual = 629803

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 10521.129 ; gain = 0.000 ; free physical = 123374 ; free virtual = 629803

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1d97b483d

Time (s): cpu = 00:11:28 ; elapsed = 00:05:53 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123388 ; free virtual = 629816

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1d97b483d

Time (s): cpu = 00:11:30 ; elapsed = 00:05:54 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123377 ; free virtual = 629806

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 227c0716e

Time (s): cpu = 00:11:32 ; elapsed = 00:05:56 . Memory (MB): peak = 10521.129 ; gain = 2129.605 ; free physical = 123367 ; free virtual = 629796

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 128 LUTNM shape to break, 15474 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 32, two critical 96, total 128, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7480 nets or LUTs. Breaked 128 LUTs, combined 7352 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 107 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 46 nets.  Re-placed 270 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 46 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 270 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.95 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 122618 ; free virtual = 629048
INFO: [Physopt 32-76] Pass 1. Identified 18 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[24]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg[6]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_k_0_k_fu_7741/ap_enable_reg_pp0_iter8. Replicated 47 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[28]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state11. Replicated 47 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[27]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[30]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state3. Replicated 51 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/ap_enable_reg_pp0_iter1. Replicated 47 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[26]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[29]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[25]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[23]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state9. Replicated 50 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state15. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state13. Replicated 47 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_state4. Replicated 50 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_k1_k1_l_j1_fu_742/ap_CS_fsm_pp0_stage0. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 18 nets. Created 428 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 428 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 122561 ; free virtual = 628991
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[14]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[8]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[16]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[9]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[12]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[13]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[11]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[10]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[15]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/D[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[19]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_k_0_k_fu_7741/grp_update_C_Pipeline_l_S_k_0_k_fu_7741_v44_0_ce1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[18]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[21]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[20]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[17]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/fmul_32ns_32ns_32_6_max_dsp_1_U2550/s_axis_b_tdata[22]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg_n_2_[7]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 27 nets. Created 245 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 245 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 137390 ; free virtual = 643606
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 137384 ; free virtual = 643601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          128  |           7352  |                  7480  |           0  |           1  |  00:00:10  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    46  |           0  |           1  |  00:00:21  |
|  Very High Fanout                                 |          428  |              0  |                    18  |           0  |           1  |  00:00:23  |
|  Fanout                                           |          245  |              0  |                    27  |           0  |           1  |  00:00:41  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          801  |           7353  |                  7571  |           0  |          11  |  00:01:36  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 26a3faf2a

Time (s): cpu = 00:26:54 ; elapsed = 00:14:24 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 137096 ; free virtual = 643313
Phase 2.5 Global Placement Core | Checksum: 1e71428d9

Time (s): cpu = 00:28:59 ; elapsed = 00:15:23 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 135254 ; free virtual = 641500
Phase 2 Global Placement | Checksum: 1e71428d9

Time (s): cpu = 00:29:00 ; elapsed = 00:15:24 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 135389 ; free virtual = 641636

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21b6a4b52

Time (s): cpu = 00:29:42 ; elapsed = 00:15:41 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 135151 ; free virtual = 641398

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a34635f

Time (s): cpu = 00:30:32 ; elapsed = 00:16:08 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134901 ; free virtual = 641148

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2713058b4

Time (s): cpu = 00:32:56 ; elapsed = 00:17:04 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134214 ; free virtual = 640461

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 239d3ae8c

Time (s): cpu = 00:32:58 ; elapsed = 00:17:06 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134233 ; free virtual = 640480

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 2379c042b

Time (s): cpu = 00:33:56 ; elapsed = 00:17:47 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 132837 ; free virtual = 639084
Phase 3.3.3 Slice Area Swap | Checksum: 2328b9e28

Time (s): cpu = 00:34:06 ; elapsed = 00:17:56 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 132793 ; free virtual = 639040
Phase 3.3 Small Shape DP | Checksum: 211b573ff

Time (s): cpu = 00:35:10 ; elapsed = 00:18:17 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 132905 ; free virtual = 639152

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e2098c73

Time (s): cpu = 00:35:22 ; elapsed = 00:18:30 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 132912 ; free virtual = 639159

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c3f08163

Time (s): cpu = 00:35:31 ; elapsed = 00:18:40 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 132901 ; free virtual = 639148

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 267e9c58e

Time (s): cpu = 00:39:11 ; elapsed = 00:20:00 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 133187 ; free virtual = 639434
Phase 3 Detail Placement | Checksum: 267e9c58e

Time (s): cpu = 00:39:13 ; elapsed = 00:20:02 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 133483 ; free virtual = 639729

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7df0980

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.857 | TNS=-8948.234 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb1e4dbf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 134585 ; free virtual = 641064
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23d36702a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 11028.176 ; gain = 0.000 ; free physical = 134564 ; free virtual = 641058
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7df0980

Time (s): cpu = 00:44:44 ; elapsed = 00:21:42 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134570 ; free virtual = 641069

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1e7df0980

Time (s): cpu = 00:44:47 ; elapsed = 00:21:45 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134559 ; free virtual = 641067

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.484. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 195b10612

Time (s): cpu = 00:46:56 ; elapsed = 00:23:42 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134740 ; free virtual = 641429

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.484. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 195b10612

Time (s): cpu = 00:47:00 ; elapsed = 00:23:47 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134693 ; free virtual = 641400

Time (s): cpu = 00:47:00 ; elapsed = 00:23:47 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134702 ; free virtual = 641409
Phase 4.1 Post Commit Optimization | Checksum: 195b10612

Time (s): cpu = 00:47:02 ; elapsed = 00:23:50 . Memory (MB): peak = 11028.176 ; gain = 2636.652 ; free physical = 134651 ; free virtual = 641358

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 195b10612

Time (s): cpu = 00:47:43 ; elapsed = 00:24:22 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 133948 ; free virtual = 640654

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|                2x2|                8x8|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                4x4|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 195b10612

Time (s): cpu = 00:47:46 ; elapsed = 00:24:25 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 134351 ; free virtual = 641086
Phase 4.3 Placer Reporting | Checksum: 195b10612

Time (s): cpu = 00:47:48 ; elapsed = 00:24:27 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 134051 ; free virtual = 641079

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134013 ; free virtual = 641078

Time (s): cpu = 00:47:49 ; elapsed = 00:24:28 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 134012 ; free virtual = 641077
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15a0d9887

Time (s): cpu = 00:47:51 ; elapsed = 00:24:30 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 134278 ; free virtual = 641564
Ending Placer Task | Checksum: 75612cda

Time (s): cpu = 00:47:53 ; elapsed = 00:24:32 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 134297 ; free virtual = 641583
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:48:53 ; elapsed = 00:25:12 . Memory (MB): peak = 11707.488 ; gain = 3315.965 ; free physical = 135382 ; free virtual = 642669
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134033 ; free virtual = 642215
report_design_analysis: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 133849 ; free virtual = 642524
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:24 ; elapsed = 00:01:22 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134802 ; free virtual = 642527
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.58 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134726 ; free virtual = 642451
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134798 ; free virtual = 642523
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134794 ; free virtual = 642520
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 150.60s |  WALL: 50.79s
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134596 ; free virtual = 642322

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-6113.833 |
Phase 1 Physical Synthesis Initialization | Checksum: 26ac50252

Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134368 ; free virtual = 642094
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-6113.833 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 26ac50252

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134339 ; free virtual = 642065

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-6113.833 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_135_U/ram_reg_0_127_0_0__22/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-6079.302 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.477 | TNS=-5992.090 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_44_U/ram_reg_0_15_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-5942.836 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_39_U/ram_reg_0_127_0_0__11/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.473 | TNS=-5927.920 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-5838.372 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_183_U/ram_reg_0_127_0_0__15/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2_repN_5. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-5824.867 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-5811.779 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_146_U/ram_reg_0_127_0_0__15/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8_n_2. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.465 | TNS=-5687.939 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/v37_reg_13839[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_ap_start_reg. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_ap_start_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.465 | TNS=-5687.016 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.460 | TNS=-5476.752 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_164_U/ram_reg_0_127_0_0__11/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.460 | TNS=-5504.613 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2_repN_8. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2_repN_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.459 | TNS=-5446.062 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/v37_reg_13839[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.458 | TNS=-5446.042 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_39_U/ram_reg_0_127_0_0__11/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_51[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_39_we0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.458 | TNS=-5437.685 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_54_U/ram_reg_0_127_0_0__3/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2_repN_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_58[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_update_C_fu_2552/q0[31]_i_1__130
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_58[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-5431.841 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_146_U/ram_reg_0_127_0_0__15/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_77[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_147_we0.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_3__46
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_147_we0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-5421.254 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_186_U/ram_reg_0_15_0_0__18/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_30072[19].  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_30072_reg[19]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_30072[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-5421.085 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_164_U/ram_reg_0_127_0_0__11/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_165_we0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.454 | TNS=-5416.520 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_155_U/ram_reg_0_63_0_0__16/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[2]_rep__3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/ram_reg_0_127_0_0__16_i_2__39_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/ram_reg_0_127_0_0__16_i_2__39
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/ram_reg_0_127_0_0__16_i_2__39_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.454 | TNS=-5415.776 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_119_U/ram_reg_0_127_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_119_we0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_6__22_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5407.780 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/mux_2408_32_1_1_U1676/mux_7_1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 36 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/mux_2408_32_1_1_U1676/mux_6_3[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5407.717 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_135_U/ram_reg_0_127_0_0__22/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_87[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_135_we0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_8__7_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/v2_157_ce01. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_11__6_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_11__6
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_11__6_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5414.264 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5414.264 |
Phase 3 Critical Path Optimization | Checksum: 26ac50252

Time (s): cpu = 00:05:14 ; elapsed = 00:02:52 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134315 ; free virtual = 642078

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5414.264 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_135_U/ram_reg_0_127_0_0__22/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-5400.845 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_155_U/ram_reg_0_63_0_0__15/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__2_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[5]_rep__2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-5290.618 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_grp_fu_10000_p_din0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[1]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-5290.387 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-5221.224 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/v37_reg_13839[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-5220.276 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_43_U/ram_reg_0_15_0_0__13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[2]_rep__3_n_2. Replicated 10 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[2]_rep__3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-5127.522 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/v37_reg_13839[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[3].  Re-placed instance bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg[3]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/j11_fu_1958_reg_n_2_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.443 | TNS=-5127.319 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2_repN_9. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__11_n_2_repN_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-4996.994 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_181_U/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__17_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__17_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-4983.018 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_235_U/ram_reg_0_127_0_0__6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN_4. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.439 | TNS=-4938.220 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_178_U/ram_reg_0_15_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__4_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__4
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[3]_rep__4_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-4895.594 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_187_U/ram_reg_0_15_0_0__16/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_29742[17].  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_29742_reg[17]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_29742[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-4895.095 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_123_U/ram_reg_0_15_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[6]_rep__13_n_2_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/p_0_in__10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 41 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_123_we0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-4894.545 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_75_U/ram_reg_0_127_0_0__26/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_replica_6
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2_repN_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-4798.621 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8_n_2_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_43[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_75_we0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_6__36_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_6__36
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_6__36_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.423 | TNS=-4796.767 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[7]_rep__18_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_123_we0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_5__82_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_7__11_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.423 | TNS=-4757.735 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_203_U/ram_reg_0_127_0_0__26/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/j1_back_1_reg_34997_pp0_iter1_reg_reg[4]_rep__8_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-4749.694 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/summ_135_U/ram_reg_0_127_0_0__22/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/ap_CS_fsm_reg[11]_rep__1_87[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_135_we0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_8__7_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_7__44_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_7__44
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_7__44_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-4746.465 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_203_we0.  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/q0[31]_i_3__17
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/summ_203_we0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.421 | TNS=-4749.117 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_grp_fu_10000_p_din0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_ap_start_reg_repN_1.  Re-placed instance bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_ap_start_reg_reg_replica_1
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_update_C_fu_2552/grp_update_C_Pipeline_l_S_j1_2_j11_fu_8469_ap_start_reg_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.421 | TNS=-4748.429 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.421 | TNS=-4748.429 |
Phase 4 Critical Path Optimization | Checksum: 26ac50252

Time (s): cpu = 00:09:04 ; elapsed = 00:04:43 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134295 ; free virtual = 642058
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.94 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134324 ; free virtual = 642088
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.421 | TNS=-4748.429 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path  |          0.063  |       1365.405  |           80  |              0  |                    42  |           0  |           2  |  00:03:54  |
|  Total          |          0.063  |       1365.405  |           80  |              0  |                    42  |           0  |           3  |  00:03:56  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134327 ; free virtual = 642090
Ending Physical Synthesis Task | Checksum: 191ff4b30

Time (s): cpu = 00:09:11 ; elapsed = 00:04:50 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134321 ; free virtual = 642084
INFO: [Common 17-83] Releasing license: Implementation
329 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:11:35 ; elapsed = 00:05:42 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134715 ; free virtual = 642479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 133638 ; free virtual = 642289
report_design_analysis: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 133752 ; free virtual = 642457
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:17 ; elapsed = 00:01:18 . Memory (MB): peak = 11707.488 ; gain = 0.000 ; free physical = 134695 ; free virtual = 642459
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 742229cc ConstDB: 0 ShapeSum: dee89f8d RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 133976 ; free virtual = 641813
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v44_16_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_27_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_27_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_27_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_27_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_27_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_27_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_137_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_137_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_133_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_133_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_226_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_226_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_226_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_226_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_138_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_138_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_134_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_134_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_134_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_134_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_138_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_138_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_138_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_138_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_138_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_138_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_141_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_141_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_226_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_226_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_131_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_131_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_135_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_135_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_141_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_141_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_141_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_141_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_142_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_142_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_131_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_131_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_142_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_142_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_137_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_137_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_128_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_128_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_133_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_133_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_136_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_136_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_137_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_137_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_235_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_235_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_233_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_233_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_136_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_136_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_231_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_231_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_5_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_5_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_131_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_131_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_130_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_130_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_135_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_135_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_21_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_21_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_136_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_136_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_136_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_136_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_21_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_21_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_140_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_140_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_15_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_15_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_15_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_15_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_128_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_128_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_135_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_135_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_135_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_135_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_139_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_139_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_14_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_14_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_237_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_237_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_124_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_124_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_130_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_130_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_137_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_137_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_239_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_239_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_1_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_1_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_239_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_239_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_239_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_239_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_239_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_239_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_6_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_6_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_6_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_6_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v43_10_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v43_10_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_16_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_16_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v44_141_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v44_141_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: decc19e1 NumContArr: 3cc9103 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e298aae4

Time (s): cpu = 00:02:45 ; elapsed = 00:00:46 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 133611 ; free virtual = 641836

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e298aae4

Time (s): cpu = 00:02:47 ; elapsed = 00:00:48 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 133428 ; free virtual = 641652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e298aae4

Time (s): cpu = 00:02:49 ; elapsed = 00:00:50 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 133148 ; free virtual = 641713

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: e298aae4

Time (s): cpu = 00:03:04 ; elapsed = 00:00:55 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 133110 ; free virtual = 641676

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a51967eb

Time (s): cpu = 00:04:38 ; elapsed = 00:01:27 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 132401 ; free virtual = 641109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.322 | TNS=-407.558| WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 325050
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 284411
  Number of Partially Routed Nets     = 40639
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cab91af0

Time (s): cpu = 00:08:10 ; elapsed = 00:02:41 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 132595 ; free virtual = 641492

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cab91af0

Time (s): cpu = 00:08:10 ; elapsed = 00:02:41 . Memory (MB): peak = 11707.492 ; gain = 0.000 ; free physical = 132579 ; free virtual = 641477
Phase 3 Initial Routing | Checksum: 148307763

Time (s): cpu = 00:12:23 ; elapsed = 00:04:01 . Memory (MB): peak = 11721.477 ; gain = 13.984 ; free physical = 133055 ; free virtual = 641280

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      1.92|   64x64|      3.25|   16x16|      0.83|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      1.09|   64x64|      1.85|   16x16|      0.52|
|___________|________|__________|________|__________|________|__________|
|       EAST|   64x64|      1.99|   64x64|      2.81|   16x16|      1.16|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      0.94|   64x64|      1.69|     8x8|      0.48|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X21Y21->INT_X68Y84 (BRAM_X21Y20->CLEL_R_X68Y84)
	INT_X32Y48->INT_X63Y79 (CLEM_X32Y48->CLEL_R_X63Y79)
	INT_X32Y16->INT_X63Y47 (CLEM_X32Y16->CLEL_R_X63Y47)
	INT_X32Y47->INT_X63Y78 (CLEM_X32Y47->CLEL_R_X63Y78)
	INT_X32Y15->INT_X63Y46 (CLEM_X32Y15->CLEL_R_X63Y46)
SOUTH
	INT_X27Y72->INT_X58Y119 (CLEM_X27Y72->CLEL_R_X58Y119)
	INT_X32Y80->INT_X63Y111 (CLEM_X32Y80->CLEL_R_X63Y111)
	INT_X32Y79->INT_X63Y110 (CLEM_X32Y79->CLEL_R_X63Y110)
	INT_X32Y78->INT_X63Y109 (CLEM_X32Y78->CLEL_R_X63Y109)
	INT_X32Y77->INT_X63Y108 (CLEM_X32Y77->CLEL_R_X63Y108)
EAST
	INT_X32Y16->INT_X63Y111 (CLEM_X32Y16->CLEL_R_X63Y111)
	INT_X32Y80->INT_X63Y111 (CLEM_X32Y80->CLEL_R_X63Y111)
	INT_X32Y48->INT_X63Y79 (CLEM_X32Y48->CLEL_R_X63Y79)
	INT_X32Y79->INT_X63Y110 (CLEM_X32Y79->CLEL_R_X63Y110)
	INT_X32Y47->INT_X63Y78 (CLEM_X32Y47->CLEL_R_X63Y78)
WEST
	INT_X26Y48->INT_X41Y95 (URAM_URAM_DELAY_FT_X25Y45->CLEL_R_X41Y95)
	INT_X32Y64->INT_X47Y79 (CLEM_X32Y64->CLEL_R_X47Y79)
	INT_X32Y63->INT_X47Y78 (CLEM_X32Y63->CLEL_R_X47Y78)
	INT_X32Y62->INT_X47Y77 (CLEM_X32Y62->CLEL_R_X47Y77)
	INT_X32Y61->INT_X47Y76 (CLEM_X32Y61->CLEL_R_X47Y76)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X0Y16->INT_X63Y79 (GTY_L_X0Y0->CLEL_R_X63Y79)
	INT_X0Y15->INT_X63Y78 (GTY_L_X0Y0->CLEL_R_X63Y78)
	INT_X0Y14->INT_X63Y77 (GTY_L_X0Y0->CLEL_R_X63Y77)
	INT_X0Y13->INT_X63Y76 (GTY_L_X0Y0->CLEL_R_X63Y76)
SOUTH
	INT_X18Y69->INT_X65Y116 (CLEM_X18Y69->CLEL_R_X65Y116)
	INT_X32Y80->INT_X63Y111 (CLEM_X32Y80->CLEL_R_X63Y111)
	INT_X32Y79->INT_X63Y110 (CLEM_X32Y79->CLEL_R_X63Y110)
	INT_X32Y78->INT_X63Y109 (CLEM_X32Y78->CLEL_R_X63Y109)
	INT_X32Y77->INT_X63Y108 (CLEM_X32Y77->CLEL_R_X63Y108)
EAST
	INT_X32Y7->INT_X63Y134 (CLEM_X32Y7->CLEL_R_X63Y134)
	INT_X32Y80->INT_X63Y111 (CLEM_X32Y80->CLEL_R_X63Y111)
	INT_X32Y48->INT_X63Y79 (CLEM_X32Y48->CLEL_R_X63Y79)
	INT_X32Y16->INT_X63Y47 (CLEM_X32Y16->CLEL_R_X63Y47)
	INT_X32Y79->INT_X63Y110 (CLEM_X32Y79->CLEL_R_X63Y110)
WEST
	INT_X19Y41->INT_X50Y104 (CLEM_X19Y41->CLEL_R_X50Y104)
	INT_X15Y56->INT_X46Y87 (CLEL_L_X15Y56->CLEL_R_X46Y87)
	INT_X16Y48->INT_X47Y79 (CLEL_L_X16Y48->CLEL_R_X47Y79)
	INT_X16Y64->INT_X47Y95 (CLEL_L_X16Y64->CLEL_R_X47Y95)
	INT_X16Y63->INT_X47Y94 (CLEL_L_X16Y63->CLEL_R_X47Y94)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y14->INT_X55Y45 (CLEM_X48Y14->CLEL_R_X55Y45)
	INT_X40Y48->INT_X47Y55 (CLEM_X40Y48->CLEL_R_X47Y55)
	INT_X48Y24->INT_X55Y31 (CLEM_X48Y24->CLEL_R_X55Y31)
	INT_X48Y39->INT_X55Y46 (CLEM_X48Y39->CLEL_R_X55Y46)
	INT_X48Y23->INT_X55Y30 (CLEM_X48Y23->CLEL_R_X55Y30)
SOUTH
	INT_X43Y111->INT_X50Y126 (CLEL_L_X43Y111->CLEL_R_X50Y126)
	INT_X40Y120->INT_X47Y127 (CLEM_X40Y120->CLEL_R_X47Y127)
	INT_X40Y119->INT_X47Y126 (CLEM_X40Y119->CLEL_R_X47Y126)
	INT_X40Y118->INT_X47Y125 (CLEM_X40Y118->CLEL_R_X47Y125)
	INT_X40Y117->INT_X47Y124 (CLEM_X40Y117->CLEL_R_X47Y124)
EAST
	INT_X48Y14->INT_X63Y45 (CLEM_X48Y14->CLEL_R_X63Y45)
	INT_X48Y31->INT_X63Y46 (CLEM_X48Y31->CLEL_R_X63Y46)
	INT_X48Y30->INT_X63Y45 (CLEM_X48Y30->CLEL_R_X63Y45)
	INT_X48Y29->INT_X63Y44 (CLEM_X48Y29->CLEL_R_X63Y44)
	INT_X48Y28->INT_X63Y43 (CLEM_X48Y28->CLEL_R_X63Y43)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 184404
 Number of Nodes with overlaps = 27559
 Number of Nodes with overlaps = 4216
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.011 | TNS=-45353.907| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1647116eb

Time (s): cpu = 00:40:03 ; elapsed = 00:14:24 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 131001 ; free virtual = 641068

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.615 | TNS=-44445.889| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ee984508

Time (s): cpu = 00:42:09 ; elapsed = 00:15:47 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 130620 ; free virtual = 641125

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.615 | TNS=-44375.101| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1278e498c

Time (s): cpu = 00:43:15 ; elapsed = 00:16:43 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 144032 ; free virtual = 649071
Phase 4 Rip-up And Reroute | Checksum: 1278e498c

Time (s): cpu = 00:43:16 ; elapsed = 00:16:44 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 143998 ; free virtual = 649036

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1656ec575

Time (s): cpu = 00:44:52 ; elapsed = 00:17:14 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 143503 ; free virtual = 648554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.615 | TNS=-44375.101| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2294de2dd

Time (s): cpu = 00:45:08 ; elapsed = 00:17:19 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 143578 ; free virtual = 648629

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2294de2dd

Time (s): cpu = 00:45:09 ; elapsed = 00:17:20 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 143523 ; free virtual = 648574
Phase 5 Delay and Skew Optimization | Checksum: 2294de2dd

Time (s): cpu = 00:45:10 ; elapsed = 00:17:21 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 143449 ; free virtual = 648500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28e1785fd

Time (s): cpu = 00:46:21 ; elapsed = 00:17:42 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 145283 ; free virtual = 650323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.411 | TNS=-42462.168| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28e1785fd

Time (s): cpu = 00:46:23 ; elapsed = 00:17:44 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 145261 ; free virtual = 650300
Phase 6 Post Hold Fix | Checksum: 28e1785fd

Time (s): cpu = 00:46:23 ; elapsed = 00:17:45 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 145229 ; free virtual = 650269

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.85271 %
  Global Horizontal Routing Utilization  = 6.4637 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3239%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X41Y72 -> INT_X41Y72
   INT_X43Y54 -> INT_X43Y54
   INT_X52Y24 -> INT_X52Y24
   INT_X52Y23 -> INT_X52Y23
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X50Y94 -> INT_X50Y94
   INT_X41Y81 -> INT_X41Y81
East Dir 1x1 Area, Max Cong = 92.3077%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X62Y100 -> INT_X62Y100
   INT_X58Y88 -> INT_X58Y88
   INT_X52Y85 -> INT_X52Y85
   INT_X59Y85 -> INT_X59Y85
   INT_X41Y84 -> INT_X41Y84
West Dir 1x1 Area, Max Cong = 86.5385%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X39Y76 -> INT_X39Y76
   INT_X39Y75 -> INT_X39Y75

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 2afa9f9ab

Time (s): cpu = 00:46:35 ; elapsed = 00:17:48 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 145201 ; free virtual = 650240

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2afa9f9ab

Time (s): cpu = 00:46:37 ; elapsed = 00:17:50 . Memory (MB): peak = 11853.977 ; gain = 146.484 ; free physical = 145198 ; free virtual = 650238

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2afa9f9ab

Time (s): cpu = 00:47:02 ; elapsed = 00:18:06 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 145174 ; free virtual = 650213
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      5.76|   64x64|      9.75|   16x16|      2.49|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      3.27|   64x64|      5.56|   16x16|      1.56|
|___________|________|__________|________|__________|________|__________|
|       EAST|   64x64|      5.97|   64x64|      8.44|   16x16|      3.47|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      2.82|   64x64|      5.07|     8x8|      1.44|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2afa9f9ab

Time (s): cpu = 00:47:05 ; elapsed = 00:18:10 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 145186 ; free virtual = 650225

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.411 | TNS=-42462.168| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 2afa9f9ab

Time (s): cpu = 00:47:48 ; elapsed = 00:18:18 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 145176 ; free virtual = 650216
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 1.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.369 | TNS=-41653.020 | WHS=0.019 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 2afa9f9ab

Time (s): cpu = 00:51:15 ; elapsed = 00:19:36 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 143491 ; free virtual = 648530
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.369 | TNS=-41653.020 | WHS=0.019 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/summ_186_U/ram_reg_0_127_0_0__10/O1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/reg_28972[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_compute_sum_fu_2006/grp_compute_sum_Pipeline_l_j1_back_fu_840/ram_reg_0_127_0_0__10_i_2__67_n_2.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.369 | TNS=-41653.020 | WHS=0.019 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 28eb6aefd

Time (s): cpu = 00:52:27 ; elapsed = 00:19:53 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 143147 ; free virtual = 648187
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 11869.980 ; gain = 0.000 ; free physical = 143042 ; free virtual = 648082
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.369 | TNS=-41653.020 | WHS=0.019 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 28eb6aefd

Time (s): cpu = 00:52:35 ; elapsed = 00:19:59 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 143097 ; free virtual = 648136
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:52:35 ; elapsed = 00:20:00 . Memory (MB): peak = 11869.980 ; gain = 162.488 ; free physical = 143637 ; free virtual = 648677
INFO: [Common 17-83] Releasing license: Implementation
359 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:55:09 ; elapsed = 00:20:59 . Memory (MB): peak = 11869.980 ; gain = 162.492 ; free physical = 143637 ; free virtual = 648677
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 11869.984 ; gain = 0.004 ; free physical = 141777 ; free virtual = 647780
report_design_analysis: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 11877.984 ; gain = 8.000 ; free physical = 141133 ; free virtual = 647184
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:48 ; elapsed = 00:01:35 . Memory (MB): peak = 11877.984 ; gain = 8.004 ; free physical = 141173 ; free virtual = 646210
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:52 ; elapsed = 00:00:51 . Memory (MB): peak = 11885.996 ; gain = 8.012 ; free physical = 140371 ; free virtual = 645414
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:21 ; elapsed = 00:00:51 . Memory (MB): peak = 11885.996 ; gain = 0.000 ; free physical = 140179 ; free virtual = 645225
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
371 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:27 ; elapsed = 00:01:04 . Memory (MB): peak = 11910.004 ; gain = 24.008 ; free physical = 138257 ; free virtual = 643339
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 11910.004 ; gain = 0.000 ; free physical = 136602 ; free virtual = 641684
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 11910.004 ; gain = 0.000 ; free physical = 136142 ; free virtual = 641224
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 18:20:25 2023...
[Wed Nov 15 18:20:40 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 01:06:27 . Memory (MB): peak = 14165.594 ; gain = 0.000 ; free physical = 144903 ; free virtual = 649985
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 18:20:40 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 14165.594 ; gain = 0.000 ; free physical = 143195 ; free virtual = 648352
INFO: [Netlist 29-17] Analyzing 35020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 140063 ; free virtual = 645339
Restored from archive | CPU: 18.900000 secs | Memory: 438.491089 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 140046 ; free virtual = 645322
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 139851 ; free virtual = 645127
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25227 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1201 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 7680 instances
  RAM16X1S => RAM32X1S (RAMS32): 8640 instances
  RAM64X1S => RAM64X1S (RAMS64E): 7680 instances
  SRLC32E => SRL16E: 18 instances

open_run: Time (s): cpu = 00:02:10 ; elapsed = 00:01:49 . Memory (MB): peak = 14189.609 ; gain = 24.016 ; free physical = 139862 ; free virtual = 645138
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 18:22:29 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_symm_utilization_routed.rpt
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 139838 ; free virtual = 645114
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_symm_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 138348 ; free virtual = 643624
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_symm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:02:41 ; elapsed = 00:00:46 . Memory (MB): peak = 14189.609 ; gain = 0.000 ; free physical = 138433 ; free virtual = 643710
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_symm_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 14396.656 ; gain = 207.047 ; free physical = 137755 ; free virtual = 643032
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_symm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_symm_design_analysis_routed.rpt
report_design_analysis: Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 14396.656 ; gain = 0.000 ; free physical = 138285 ; free virtual = 643562
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_symm_failfast_routed.rpt
 -I- design metrics completed in 12 seconds
 -I- DONT_TOUCH metric completed in 3 seconds
 -I- MARK_DEBUG metric completed in 3 seconds
 -I- utilization metrics completed in 22 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 31 seconds
 -I- average fanout metrics completed in 50 seconds (6 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/impl.AVGFO.rpt
 -I- non-FD high fanout nets completed in 27 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/impl.HFN.rpt
 -I- path budgeting metrics completed in 26 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 10.49% | OK     |
#  | FD                                                        | 50%       | 6.91%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.70%  | OK     |
#  | CARRY8                                                    | 25%       | 2.09%  | OK     |
#  | MUXF7                                                     | 15%       | 1.92%  | OK     |
#  | DSP                                                       | 80%       | 13.40% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 13.40% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 2504   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.88   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 7      | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/kernel_symm_failfast_routed.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 177 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 18:28:25 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 18:28:25 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 18:28:26 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 18:28:32 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 18:28:33 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 18:28:33 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 18:28:33 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 136804 180149 1209 0 0 872 31755 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 136804 AVAIL_FF 2607360 FF 180149 AVAIL_DSP 9024 DSP 1209 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 872 AVAIL_CLB 162960 CLB 31755
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/symm/symm_vitis/out.prj/solution1/impl/report/verilog/kernel_symm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 18:28:33 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:         136804
FF:          180149
DSP:           1209
BRAM:             0
URAM:             0
LATCH:            0
SRL:            872
CLB:          31755

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      2.654
CP achieved post-implementation: 3.869
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 18:28:33 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-1.368698, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.368698) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 18:28:33 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 18:28:33 2023...
INFO: [HLS 200-802] Generated output file out.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4546.37 seconds. CPU system time: 578.35 seconds. Elapsed time: 7935.35 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5368.88 seconds. Total CPU system time: 586.86 seconds. Total elapsed time: 8775.37 seconds; peak allocated memory: 1.525 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 18:31:49 2023...
