// Seed: 3758496355
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri id_9
);
  assign id_9 = id_0;
  assign id_3 = id_2 - 1;
  initial id_3 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input uwire void id_2,
    output uwire id_3,
    input supply0 id_4
);
  reg id_6;
  always id_6 <= 1;
  tri id_7 = 1;
  module_0(
      id_4, id_1, id_4, id_0, id_3, id_0, id_1, id_1, id_0, id_1
  );
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
