// Seed: 3728013675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout uwire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_7 = id_7;
  endgenerate
  assign id_6 = 1;
  wire id_8;
  ;
  logic id_9;
  assign id_4 = id_7;
  wire id_10, id_11;
  wire id_12, id_13;
  assign id_6 = id_8;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2[!-1 : id_1]
);
  output logic [7:0] id_2;
  input wire _id_1;
  wire id_3, id_4;
  logic [7:0][1] id_5 = id_5[1'b0 : 1];
  assign id_3 = id_3 !== 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4
  );
  wire id_6;
endmodule
