\BOOKMARK [0][-]{chapter*.6}{List\040of\040Figures}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Organization\040of\040Thesis}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Literature\040Review}{}% 5
\BOOKMARK [0][-]{chapter.3}{Background}{}% 6
\BOOKMARK [1][-]{section.3.1}{Sparse\040Matrix\040Data\040Structures}{chapter.3}% 7
\BOOKMARK [1][-]{section.3.2}{Sparse\040LU\040Decomposition}{chapter.3}% 8
\BOOKMARK [1][-]{section.3.3}{Pre-processing\040of\040Matrix}{chapter.3}% 9
\BOOKMARK [1][-]{section.3.4}{Gilbert-Peierls'\040Algorithm}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.5}{ASIC\040Design\040Flow}{chapter.3}% 11
\BOOKMARK [0][-]{chapter.4}{Scheduler}{}% 12
\BOOKMARK [1][-]{section.4.1}{Matrix\040Data\040and\040Hardware\040Constraints}{chapter.4}% 13
\BOOKMARK [1][-]{section.4.2}{Symbolic\040analysis}{chapter.4}% 14
\BOOKMARK [1][-]{section.4.3}{Priority\040Ordering}{chapter.4}% 15
\BOOKMARK [1][-]{section.4.4}{Priority\040List\040Based\040Scheduling}{chapter.4}% 16
\BOOKMARK [0][-]{chapter.5}{FPGA\040Implementation}{}% 17
\BOOKMARK [1][-]{section.5.1}{Block\040Memory\040Generator\040\(BRAM\040Unit\)\040IP}{chapter.5}% 18
\BOOKMARK [1][-]{section.5.2}{Floating-point\040IP}{chapter.5}% 19
\BOOKMARK [1][-]{section.5.3}{Crossbar\040switch\040box}{chapter.5}% 20
\BOOKMARK [1][-]{section.5.4}{Shakti\040Board\040Integration\040\(PARSHU\)}{chapter.5}% 21
\BOOKMARK [1][-]{section.5.5}{Shakti\040SDK}{chapter.5}% 22
\BOOKMARK [0][-]{chapter.6}{ASIC\040Implementation}{}% 23
\BOOKMARK [1][-]{section.6.1}{OpenRAM}{chapter.6}% 24
\BOOKMARK [1][-]{section.6.2}{OpenLANE}{chapter.6}% 25
\BOOKMARK [1][-]{section.6.3}{Cadence\040Tool\040:\040Fount-end\040design\040flow}{chapter.6}% 26
\BOOKMARK [2][-]{subsection.6.3.1}{RTL\040Design/Coding}{section.6.3}% 27
\BOOKMARK [2][-]{subsection.6.3.2}{Synthesis}{section.6.3}% 28
\BOOKMARK [2][-]{subsection.6.3.3}{Fuctional\040Verification}{section.6.3}% 29
\BOOKMARK [2][-]{subsection.6.3.4}{DFT}{section.6.3}% 30
\BOOKMARK [1][-]{section.6.4}{Cadence\040Tool\040:\040Back-end\040design\040flow}{chapter.6}% 31
\BOOKMARK [2][-]{subsection.6.4.1}{Floor\040Planning}{section.6.4}% 32
\BOOKMARK [2][-]{subsection.6.4.2}{Placements}{section.6.4}% 33
\BOOKMARK [2][-]{subsection.6.4.3}{Clock\040Tree\040Synthesis}{section.6.4}% 34
\BOOKMARK [2][-]{subsection.6.4.4}{Routing}{section.6.4}% 35
\BOOKMARK [2][-]{subsection.6.4.5}{Static\040timing\040analysis}{section.6.4}% 36
\BOOKMARK [2][-]{subsection.6.4.6}{Physical\040Verification}{section.6.4}% 37
\BOOKMARK [0][-]{chapter.7}{Conclusion}{}% 38
\BOOKMARK [0][-]{chapter*.41}{Bibliography}{}% 39
