{
    "xor/range_xor_int_wide/no_arch": {
        "test_name": "xor/range_xor_int_wide/no_arch",
        "input_blif": "range_xor_int_wide.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 4.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 50,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "xor/range_xor_ultra_wide/no_arch": {
        "test_name": "xor/range_xor_ultra_wide/no_arch",
        "input_blif": "range_xor_ultra_wide.blif",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 31.4,
        "techmap_time(ms)": 26.5,
        "Pi": 512,
        "Po": 256,
        "logic element": 386,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 386,
        "Total Node": 386
    },
    "xor/range_xor_wide/no_arch": {
        "test_name": "xor/range_xor_wide/no_arch",
        "input_blif": "range_xor_wide.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.3,
        "Pi": 6,
        "Po": 3,
        "logic element": 7,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "xor/xor_indexed_port/no_arch": {
        "test_name": "xor/xor_indexed_port/no_arch",
        "input_blif": "xor_indexed_port.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "xor/xor_wire/no_arch": {
        "test_name": "xor/xor_wire/no_arch",
        "input_blif": "xor_wire.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
