Fitter Status : Successful - Fri Dec 14 14:27:08 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Cache
Top-level Entity Name : Cache
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 2 %
    Combinational ALUTs : 106 / 12,480 ( < 1 % )
    Dedicated logic registers : 155 / 12,480 ( 1 % )
Total registers : 155
Total pins : 143 / 343 ( 42 % )
Total virtual pins : 0
Total block memory bits : 1,536 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
