/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [35:0] _03_;
  wire [3:0] _04_;
  wire [9:0] _05_;
  wire [7:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = _00_ ? celloutsig_0_2z : celloutsig_0_6z[1];
  assign celloutsig_0_48z = ~((celloutsig_0_22z | celloutsig_0_46z[14]) & _01_);
  assign celloutsig_0_16z = ~((celloutsig_0_0z[1] | celloutsig_0_13z[0]) & in_data[86]);
  assign celloutsig_1_10z = ~((_02_ | celloutsig_1_6z) & (celloutsig_1_4z[11] | celloutsig_1_2z[5]));
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_0z[2]) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_33z = celloutsig_0_18z[2] ^ celloutsig_0_31z;
  assign celloutsig_1_18z = celloutsig_1_7z[0] ^ celloutsig_1_5z[3];
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ in_data[175]);
  assign celloutsig_0_31z = ~(celloutsig_0_5z[2] ^ celloutsig_0_30z[0]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 36'h000000000;
    else _03_ <= { celloutsig_0_32z[7:0], celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_31z };
  reg [9:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 10'h000;
    else _17_ <= { in_data[138:136], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign { _05_[9:7], _02_, _05_[5:0] } = _17_;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 8'h00;
    else _18_ <= in_data[48:41];
  assign { _06_[7], _01_, _06_[5], _04_[3:2], _00_, _06_[1:0] } = _18_;
  assign celloutsig_0_6z = { _04_[3:2], _00_, _06_[1] } & { celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_59z = { celloutsig_0_57z, celloutsig_0_11z } / { 1'h1, celloutsig_0_13z[1], celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_29z = celloutsig_0_23z[2:0] / { 1'h1, celloutsig_0_6z[1], celloutsig_0_10z };
  assign celloutsig_0_58z = { celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_55z, celloutsig_0_20z, celloutsig_0_22z } > { celloutsig_0_30z[8:1], celloutsig_0_48z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_8z = { in_data[69:67], celloutsig_0_0z, celloutsig_0_5z } > { in_data[89], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z[5:1], celloutsig_1_11z } || { _05_[9:7], _02_, _05_[5:4] };
  assign celloutsig_0_9z = in_data[80:68] || in_data[66:54];
  assign celloutsig_0_12z = { _06_[7], _01_, _06_[5], _04_[3:2], _00_, _06_[1:0], celloutsig_0_3z, celloutsig_0_3z } || { _01_, _06_[5], _04_[3:2], _00_, _06_[1:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_24z = { in_data[9:8], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_4z } || { celloutsig_0_23z[6:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_23z[4:0] || { celloutsig_0_17z[6:3], celloutsig_0_4z };
  assign celloutsig_0_41z = celloutsig_0_17z[6:0] < { _06_[7], _01_, _06_[5], _04_[3:2], _00_, _06_[1] };
  assign celloutsig_1_11z = { in_data[171:165], celloutsig_1_10z } < { _05_[9:7], _02_, _05_[5:2] };
  assign celloutsig_0_35z = celloutsig_0_4z & ~(celloutsig_0_19z[19]);
  assign celloutsig_0_25z = celloutsig_0_8z & ~(celloutsig_0_12z);
  assign celloutsig_0_11z = celloutsig_0_7z & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_43z = { _03_[34], _06_[7], _01_, _06_[5], _04_[3:2], _00_, _06_[1:0] } % { 1'h1, _03_[4:2], celloutsig_0_18z, celloutsig_0_37z };
  assign celloutsig_0_57z = { celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_55z } % { 1'h1, _03_[11:10], celloutsig_0_54z };
  assign celloutsig_1_7z = in_data[177:171] % { 1'h1, in_data[140:135] };
  assign celloutsig_0_46z = celloutsig_0_40z ? { celloutsig_0_19z[11:5], celloutsig_0_15z, 1'h1, celloutsig_0_25z } : { celloutsig_0_43z[8:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_0_20z = celloutsig_0_6z[0] ? celloutsig_0_17z[11:5] : in_data[14:8];
  assign celloutsig_0_21z[10:1] = celloutsig_0_13z[1] ? { celloutsig_0_17z[1:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z } : { celloutsig_0_15z[6:0], celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_24z ? celloutsig_0_17z[10:0] : celloutsig_0_19z[12:2];
  assign celloutsig_0_13z = - { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_17z = - { celloutsig_0_13z[2:1], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_4z = & { _04_[3:2], _00_, celloutsig_0_3z, celloutsig_0_2z, _06_[1] };
  assign celloutsig_0_40z = | { _01_, _04_[3:2], celloutsig_0_22z, _00_, celloutsig_0_6z, celloutsig_0_3z, _06_[7], _06_[5], _06_[1:0], in_data[54:44] };
  assign celloutsig_0_54z = | { celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_7z = | { _01_, _04_[3:2], _00_, celloutsig_0_3z, _06_[7], _06_[5], _06_[1:0], in_data[54:44] };
  assign celloutsig_1_19z = | { celloutsig_1_13z, celloutsig_1_7z[5:4] };
  assign celloutsig_0_2z = | { _01_, _04_[3:2], _00_, _06_[7], _06_[5], _06_[1:0] };
  assign celloutsig_0_3z = ~^ { _06_[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = ~^ { _06_[7], _01_, _06_[5], _04_[3:2], _00_, celloutsig_0_15z };
  assign celloutsig_0_55z = ~^ { celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_31z, _06_[7], _01_, _06_[5], _04_[3:2], _00_, _06_[1:0], celloutsig_0_35z };
  assign celloutsig_1_3z = ~^ in_data[151:148];
  assign celloutsig_0_22z = ~^ in_data[59:50];
  assign celloutsig_1_0z = in_data[137:132] >> in_data[104:99];
  assign celloutsig_1_2z = in_data[134:127] >> { in_data[142:141], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z } >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_5z[1:0], celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_0z[2], celloutsig_0_5z };
  assign celloutsig_0_23z = in_data[43:37] >> { celloutsig_0_17z[7:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[14:12] << in_data[49:47];
  assign celloutsig_0_5z = { _01_, _06_[5], celloutsig_0_2z } << { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } << { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[14:10] << in_data[185:181];
  assign celloutsig_0_19z = { in_data[83], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z } << { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_19z[14:8], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_13z } << { celloutsig_0_21z[4:2], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_22z };
  assign _04_[1:0] = { _00_, celloutsig_0_10z };
  assign _05_[6] = _02_;
  assign { _06_[6], _06_[4:2] } = { _01_, _04_[3:2], _00_ };
  assign celloutsig_0_21z[0] = celloutsig_0_7z;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
