# AES-128-with-Verilog-HDL
Project Digital Desgin with Verilog HDL
--------------------------------------------------
Hardware Design Language: Verilog
Tool and Simulate: Altera Quartus II, ModelSim
This is a project we designed for SoC class
It's an AES_128 module with Avalon IP Interface
