# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/EE\ 371\ hwga/lab1 {C:/EE 371 hwga/lab1/FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:59 on Apr 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/EE 371 hwga/lab1" C:/EE 371 hwga/lab1/FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_testbench
# 
# Top level modules:
# 	FSM_testbench
# End time: 15:20:00 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/EE\ 371\ hwga/lab1 {C:/EE 371 hwga/lab1/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on Apr 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/EE 371 hwga/lab1" C:/EE 371 hwga/lab1/display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 15:20:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/EE\ 371\ hwga/lab1 {C:/EE 371 hwga/lab1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on Apr 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/EE 371 hwga/lab1" C:/EE 371 hwga/lab1/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 15:20:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/EE\ 371\ hwga/lab1 {C:/EE 371 hwga/lab1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:00 on Apr 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/EE 371 hwga/lab1" C:/EE 371 hwga/lab1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:20:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
