<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v</a>
defines: 
time_elapsed: 1.340s
ram usage: 37028 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptsqf3h1s/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:40</a>: No timescale set for &#34;parent&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:44</a>: No timescale set for &#34;child&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:44</a>: Compile module &#34;work@child&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:40</a>: Compile module &#34;work@parent&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:1</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:44</a>: Implicit port type (wire) for &#34;Z&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:40</a>: Implicit port type (wire) for &#34;Z&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2219441.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2219441.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_child of type 32 (module) @ 44
Object:  of type 8 (cont_assign) @ 45
Object:  of type 39 (operation) @ 45
Object: sel of type 608 (ref_obj) @ 45
Object: A of type 608 (ref_obj) @ 45
Object:  of type 7 (constant) @ 45
Object: Z of type 608 (ref_obj) @ 45
Object: work_parent of type 32 (module) @ 40
Object: work_top of type 32 (module) @ 1
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 9
Object:  of type 3 (assignment) @ 10
Object:  of type 7 (constant) @ 10
Object: passed of type 608 (ref_obj) @ 10
Object:  of type 3 (assignment) @ 11
Object:  of type 7 (constant) @ 11
Object: sel of type 608 (ref_obj) @ 11
Object:  of type 3 (assignment) @ 12
Object:  of type 7 (constant) @ 12
Object: A of type 608 (ref_obj) @ 12
Object:  of type 11 (delay_control) @ 13
%Error: 	! Unhandled type: 11
Object:  of type 3 (assignment) @ 18
Object:  of type 7 (constant) @ 18
Object: A of type 608 (ref_obj) @ 18
Object:  of type 11 (delay_control) @ 19
Object:  of type 3 (assignment) @ 24
Object:  of type 7 (constant) @ 24
Object: A of type 608 (ref_obj) @ 24
Object:  of type 11 (delay_control) @ 25
Object:  of type 3 (assignment) @ 30
Object:  of type 7 (constant) @ 30
Object: sel of type 608 (ref_obj) @ 30
Object:  of type 11 (delay_control) @ 31
Object:  of type 22 (if_stmt) @ 36
Object: passed of type 608 (ref_obj) @ 36
Object: $display of type 56 (sys_func_call) @ 36
Object:  of type 7 (constant) @ 36
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 1
Object: parent of type 32 (module) @ 7
Object: sel of type 44 (port) @ 40
Object:  of type 115 (range) @ 40
Object:  of type 7 (constant) @ 40
Object:  of type 7 (constant) @ 40
Object: A of type 44 (port) @ 40
Object:  of type 115 (range) @ 40
Object:  of type 7 (constant) @ 40
Object:  of type 7 (constant) @ 40
Object: Z of type 44 (port) @ 40
Object:  of type 115 (range) @ 40
Object:  of type 7 (constant) @ 40
Object:  of type 7 (constant) @ 40
Object: child0 of type 32 (module) @ 41
Object: sel of type 44 (port) @ 44
Object: A of type 44 (port) @ 44
Object: Z of type 44 (port) @ 44
Object: sel of type 36 (logic_net) @ 44
Object: A of type 36 (logic_net) @ 44
Object: Z of type 36 (logic_net) @ 44
Object: sel of type 608 (ref_obj) @ 41
Object: A of type 608 (ref_obj) @ 41
Object: Z of type 608 (ref_obj) @ 41
Object: child1 of type 32 (module) @ 41
Object: sel of type 44 (port) @ 44
Object: A of type 44 (port) @ 44
Object: Z of type 44 (port) @ 44
Object: sel of type 36 (logic_net) @ 44
Object: A of type 36 (logic_net) @ 44
Object: Z of type 36 (logic_net) @ 44
Object: sel of type 608 (ref_obj) @ 41
Object: A of type 608 (ref_obj) @ 41
Object: Z of type 608 (ref_obj) @ 41
Object: sel of type 36 (logic_net) @ 40
Object: A of type 36 (logic_net) @ 40
Object: Z of type 36 (logic_net) @ 40
Object: sel of type 608 (ref_obj) @ 7
Object: A of type 608 (ref_obj) @ 7
Object: Z of type 608 (ref_obj) @ 7
Object: passed of type 36 (logic_net) @ 2
Object: sel of type 36 (logic_net) @ 3
Object:  of type 115 (range) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 7 (constant) @ 3
Object: A of type 36 (logic_net) @ 4
Object:  of type 115 (range) @ 4
Object:  of type 7 (constant) @ 4
Object:  of type 7 (constant) @ 4
Object: Z of type 36 (logic_net) @ 5
Object:  of type 115 (range) @ 5
Object:  of type 7 (constant) @ 5
Object:  of type 7 (constant) @ 5
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>