// Seed: 986887923
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    output tri id_9
);
  assign id_9 = id_6;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd60
) (
    input tri0 id_0,
    output supply1 id_1,
    input wire _id_2,
    input tri id_3,
    output wand _id_4,
    output uwire id_5
);
  assign id_5 = (id_2);
  logic [id_4 : id_4] id_7 = id_2;
  assign id_5 = 1;
  wire ["" : id_2] id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_0,
      id_3,
      id_5,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1
  );
  logic [-1 : id_2] id_10;
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  always begin : LABEL_0
    disable id_25;
    fork
      id_26;
      repeat (id_20) @(negedge -1'd0);
    join : SymbolIdentifier
  end
endmodule
