// Seed: 3455810629
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output supply1 id_2
);
  assign id_2 = 1'd0;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri1 id_3
    , id_5
);
  wire id_6, id_7, id_8;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    output wire id_0,
    output uwire id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input uwire id_8
    , id_40,
    output wand id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12,
    input wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    input tri id_19,
    output uwire id_20,
    output wire id_21,
    input wor id_22
    , id_41,
    output wire id_23,
    output tri1 id_24,
    input supply1 id_25,
    input wor id_26,
    input wor id_27,
    input uwire id_28,
    input tri0 id_29,
    output supply1 id_30,
    input tri id_31,
    input wor id_32,
    output supply0 id_33,
    output supply0 id_34,
    input supply0 id_35,
    input tri0 id_36,
    output tri0 id_37,
    input uwire id_38,
    wire id_42
);
  assign id_37 = (id_3) && 1'b0 - id_28;
  xor (
      id_17,
      id_32,
      id_4,
      id_3,
      id_10,
      id_42,
      id_36,
      id_40,
      id_26,
      id_19,
      id_13,
      id_28,
      id_25,
      id_14,
      id_16,
      id_35,
      id_27,
      id_22,
      id_8,
      id_31,
      id_41,
      id_12,
      id_38,
      id_18,
      id_29
  );
  module_0(
      id_34, id_23, id_17
  );
endmodule
