#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 30 11:19:04 2021
# Process ID: 12776
# Current directory: C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1
# Command line: vivado.exe -log PRBS7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source PRBS7_top.tcl -notrace
# Log file: C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top.vdi
# Journal file: C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source PRBS7_top.tcl -notrace
Command: open_checkpoint C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1089.281 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1089.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1581.723 ; gain = 5.973
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1581.723 ; gain = 5.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1581.723 ; gain = 492.441
Sourcing Tcl File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k325t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [c:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1582.758 ; gain = 1.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.598 ; gain = 25.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: e8a42c26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1697.578 ; gain = 87.980

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = daf21051f4aef0de.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 52bb3b68b54ae84b.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1990.922 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 8bd7dadb

Time (s): cpu = 00:00:12 ; elapsed = 00:04:38 . Memory (MB): peak = 1990.922 ; gain = 95.355

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e3530ed7

Time (s): cpu = 00:00:13 ; elapsed = 00:04:39 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: de6ee7f3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:39 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1539d63bd

Time (s): cpu = 00:00:13 ; elapsed = 00:04:40 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells
INFO: [Opt 31-1021] In phase Sweep, 1342 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1539d63bd

Time (s): cpu = 00:00:13 ; elapsed = 00:04:40 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1539d63bd

Time (s): cpu = 00:00:13 ; elapsed = 00:04:40 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1539d63bd

Time (s): cpu = 00:00:14 ; elapsed = 00:04:40 . Memory (MB): peak = 1990.922 ; gain = 95.355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              26  |                                             85  |
|  Constant propagation         |               0  |              32  |                                             52  |
|  Sweep                        |               0  |             100  |                                           1342  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1990.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19b85f872

Time (s): cpu = 00:00:14 ; elapsed = 00:04:40 . Memory (MB): peak = 1990.922 ; gain = 95.355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1c9d2cd1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2106.875 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c9d2cd1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.875 ; gain = 115.953

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c9d2cd1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.875 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2106.875 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 184ca956c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:04:52 . Memory (MB): peak = 2106.875 ; gain = 524.117
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file PRBS7_top_drc_opted.rpt -pb PRBS7_top_drc_opted.pb -rpx PRBS7_top_drc_opted.rpx
Command: report_drc -file PRBS7_top_drc_opted.rpt -pb PRBS7_top_drc_opted.pb -rpx PRBS7_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dab61833

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2106.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124ab0f67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab9816c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab9816c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ab9816c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f145ab6f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1454b6d5b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 165 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 10, total 11, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 83 nets or cells. Created 11 new cells, deleted 72 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2106.875 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |             72  |                    83  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            6  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |             72  |                    86  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 142165c8d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1884edd73

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1884edd73

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11fa5d080

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137d47590

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1668e1945

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e39e9cc8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1670cb4a6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 29409bb54

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ebc52f3b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19fba56ac

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d23dc6fc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d23dc6fc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2565db124

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.416 | TNS=-322.060 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cf1d00ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b1583989

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2565db124

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.821. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a952f7b8

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a952f7b8

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a952f7b8

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a952f7b8

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2106.875 ; gain = 0.000

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19836f39a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000
Ending Placer Task | Checksum: 16c211265

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PRBS7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PRBS7_top_utilization_placed.rpt -pb PRBS7_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PRBS7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2106.875 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2106.875 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.195 |
Phase 1 Physical Synthesis Initialization | Checksum: 1558de005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.195 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1558de005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.195 |
INFO: [Physopt 32-663] Processed net dataAligner/foundFrames[0].  Re-placed instance dataAligner/foundFrames_reg[0]
INFO: [Physopt 32-735] Processed net dataAligner/foundFrames[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.201 |
INFO: [Physopt 32-663] Processed net dataAligner/foundFrames[1].  Re-placed instance dataAligner/foundFrames_reg[1]
INFO: [Physopt 32-735] Processed net dataAligner/foundFrames[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.207 |
INFO: [Physopt 32-663] Processed net dataAligner/foundFrames[2].  Re-placed instance dataAligner/foundFrames_reg[2]
INFO: [Physopt 32-735] Processed net dataAligner/foundFrames[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-291.213 |
INFO: [Physopt 32-663] Processed net dataAligner/foundFrames[3].  Re-placed instance dataAligner/foundFrames_reg[3]
INFO: [Physopt 32-735] Processed net dataAligner/foundFrames[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.799 | TNS=-291.219 |
INFO: [Physopt 32-662] Processed net dataAligner/foundFrames[0].  Did not re-place instance dataAligner/foundFrames_reg[0]
INFO: [Physopt 32-702] Processed net dataAligner/foundFrames[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_4
INFO: [Physopt 32-134] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.795 | TNS=-290.963 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_7_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_7
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5
INFO: [Physopt 32-134] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[1]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_4
INFO: [Physopt 32-242] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_4_n_0. Rewired (signal push) dataAligner/prbsCKInst/errorCount[2]_INST_0_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.761 | TNS=-289.699 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_6
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4
INFO: [Physopt 32-81] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.758 | TNS=-289.215 |
INFO: [Physopt 32-663] Processed net dataAligner/failureTimes_reg[0].  Re-placed instance dataAligner/failureTimes_reg[0]
INFO: [Physopt 32-735] Processed net dataAligner/failureTimes_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.758 | TNS=-289.259 |
INFO: [Physopt 32-663] Processed net dataAligner/failureTimes_reg[1].  Re-placed instance dataAligner/failureTimes_reg[1]
INFO: [Physopt 32-735] Processed net dataAligner/failureTimes_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.758 | TNS=-289.303 |
INFO: [Physopt 32-663] Processed net dataAligner/failureTimes_reg[2].  Re-placed instance dataAligner/failureTimes_reg[2]
INFO: [Physopt 32-735] Processed net dataAligner/failureTimes_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.758 | TNS=-289.347 |
INFO: [Physopt 32-663] Processed net dataAligner/failureTimes_reg[3].  Re-placed instance dataAligner/failureTimes_reg[3]
INFO: [Physopt 32-735] Processed net dataAligner/failureTimes_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.741 | TNS=-289.391 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2.  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_2
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/alignAddr_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/dataBuf_reg[38].  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_9
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/dataBuf_reg[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/dataBuf_reg[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0].  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_1
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dataAligner/alignAddr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dataAligner/alignAddr[1].  Did not re-place instance dataAligner/alignAddr_reg[1]
INFO: [Physopt 32-702] Processed net dataAligner/alignAddr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/foundFrames[0].  Did not re-place instance dataAligner/foundFrames_reg[0]
INFO: [Physopt 32-702] Processed net dataAligner/foundFrames[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_6
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2.  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_2
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/dataBuf_reg[38].  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_9
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/dataBuf_reg[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0].  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_1
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/alignAddr[1].  Did not re-place instance dataAligner/alignAddr_reg[1]
INFO: [Physopt 32-702] Processed net dataAligner/alignAddr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.741 | TNS=-289.391 |
Phase 3 Critical Path Optimization | Checksum: 1558de005

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.875 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.741 | TNS=-289.391 |
INFO: [Physopt 32-662] Processed net dataAligner/foundFrames[0].  Did not re-place instance dataAligner/foundFrames_reg[0]
INFO: [Physopt 32-702] Processed net dataAligner/foundFrames[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_4
INFO: [Physopt 32-134] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_6
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2.  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_2
INFO: [Physopt 32-81] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.741 | TNS=-289.442 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_rewire
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net dataAligner/prbsCKInst/errorCount[2]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.739 | TNS=-289.262 |
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2.  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_2
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/alignAddr_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/dataBuf_reg[38].  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_9
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/dataBuf_reg[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/dataBuf_reg[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0].  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_1
INFO: [Physopt 32-572] Net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net dataAligner/alignAddr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net dataAligner/alignAddr[1].  Did not re-place instance dataAligner/alignAddr_reg[1]
INFO: [Physopt 32-702] Processed net dataAligner/alignAddr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/foundFrames[0].  Did not re-place instance dataAligner/foundFrames_reg[0]
INFO: [Physopt 32-702] Processed net dataAligner/foundFrames[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0.  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_6
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/foundFrames[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0.  Did not re-place instance dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/errorCount[5]_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2.  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_2
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/alignAddr_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/dataBuf_reg[38].  Did not re-place instance dataAligner/prbsCKInst/dout[31]_INST_0_i_9
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/dataBuf_reg[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0].  Did not re-place instance dataAligner/prbsCKInst/foundFrames[3]_i_1
INFO: [Physopt 32-702] Processed net dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dataAligner/alignAddr[1].  Did not re-place instance dataAligner/alignAddr_reg[1]
INFO: [Physopt 32-702] Processed net dataAligner/alignAddr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.739 | TNS=-289.262 |
Phase 4 Critical Path Optimization | Checksum: 1558de005

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2106.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.739 | TNS=-289.262 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.082  |          1.933  |            2  |              0  |                    13  |           0  |           2  |  00:00:14  |
|  Total          |          0.082  |          1.933  |            2  |              0  |                    13  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2106.875 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15d03955a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
280 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2106.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.395 ; gain = 12.520
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2021.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 756f2ae3 ConstDB: 0 ShapeSum: 3e48a25d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113823558

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2343.750 ; gain = 224.355
Post Restoration Checksum: NetGraph: 464c1d20 NumContArr: cd361838 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113823558

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2343.750 ; gain = 224.355

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113823558

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2350.629 ; gain = 231.234

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113823558

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2350.629 ; gain = 231.234
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1092df9dd

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 2401.273 ; gain = 281.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.674 | TNS=-304.897| WHS=-0.366 | THS=-255.812|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18b31a57c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2401.273 ; gain = 281.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.674 | TNS=-265.828| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 179291b69

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2401.273 ; gain = 281.879
Phase 2 Router Initialization | Checksum: 13a17a501

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2401.273 ; gain = 281.879

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6042
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6042
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13a17a501

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 2405.152 ; gain = 285.758
Phase 3 Initial Routing | Checksum: 12a246967

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2405.152 ; gain = 285.758
INFO: [Route 35-580] Design has 89 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]|
|                  clkout0 |                  clkout0 |u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.293 | TNS=-397.756| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e0efe76b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:09 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.323 | TNS=-405.128| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 102189cd2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2405.152 ; gain = 285.758
Phase 4 Rip-up And Reroute | Checksum: 102189cd2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156da5df8

Time (s): cpu = 00:01:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2405.152 ; gain = 285.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.169 | TNS=-338.324| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13963febd

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13963febd

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2405.152 ; gain = 285.758
Phase 5 Delay and Skew Optimization | Checksum: 13963febd

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1276e970b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2405.152 ; gain = 285.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.169 | TNS=-331.691| WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1f71092

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2405.152 ; gain = 285.758
Phase 6 Post Hold Fix | Checksum: e1f71092

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.328538 %
  Global Horizontal Routing Utilization  = 0.318921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1276e5414

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1276e5414

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 211526c1f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2405.152 ; gain = 285.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.169 | TNS=-331.691| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 211526c1f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2405.152 ; gain = 285.758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2405.152 ; gain = 285.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
301 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2405.152 ; gain = 285.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2413.832 ; gain = 8.680
INFO: [Common 17-1381] The checkpoint 'C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PRBS7_top_drc_routed.rpt -pb PRBS7_top_drc_routed.pb -rpx PRBS7_top_drc_routed.rpx
Command: report_drc -file PRBS7_top_drc_routed.rpt -pb PRBS7_top_drc_routed.pb -rpx PRBS7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file PRBS7_top_methodology_drc_routed.rpt -pb PRBS7_top_methodology_drc_routed.pb -rpx PRBS7_top_methodology_drc_routed.rpx
Command: report_methodology -file PRBS7_top_methodology_drc_routed.rpt -pb PRBS7_top_methodology_drc_routed.pb -rpx PRBS7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Lily_Zhang/SERDES_Xilinx/Xilinx_serdes_test_xpr_repo/serdes_test/serdes_test.runs/impl_1/PRBS7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
Command: report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
313 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PRBS7_top_route_status.rpt -pb PRBS7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PRBS7_top_timing_summary_routed.rpt -pb PRBS7_top_timing_summary_routed.pb -rpx PRBS7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PRBS7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PRBS7_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PRBS7_top_bus_skew_routed.rpt -pb PRBS7_top_bus_skew_routed.pb -rpx PRBS7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun 30 11:29:14 2021...
