$date
	Wed Nov 29 04:15:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_test $end
$var reg 1 ! clock $end
$scope module testedCPU $end
$var wire 1 ! CLK $end
$var wire 1 " CLOCK $end
$var wire 5 # SrcC_E [4:0] $end
$var wire 32 $ WriteData_E [31:0] $end
$var wire 1 % waiting $end
$var wire 32 & se_imme_E [31:0] $end
$var wire 32 ' se_imme_D [31:0] $end
$var wire 32 ( regB_val_E [31:0] $end
$var wire 32 ) regB_val_D [31:0] $end
$var wire 32 * regA_val_E [31:0] $end
$var wire 32 + regA_val_D [31:0] $end
$var wire 32 , inst_F [31:0] $end
$var wire 32 - inst_D [31:0] $end
$var wire 1 . fin_sign $end
$var wire 5 / WriteReg_W [4:0] $end
$var wire 5 0 WriteReg_M [4:0] $end
$var wire 5 1 WriteReg_E [4:0] $end
$var wire 32 2 WriteData_M [31:0] $end
$var wire 1 3 Stall_F $end
$var wire 1 4 Stall_D $end
$var wire 32 5 SrcB_inter_E [31:0] $end
$var wire 32 6 SrcB_E [31:0] $end
$var wire 32 7 SrcA_E [31:0] $end
$var wire 5 8 Sa_E [4:0] $end
$var wire 5 9 Sa_D [4:0] $end
$var wire 5 : Rt_E [4:0] $end
$var wire 5 ; Rt_D [4:0] $end
$var wire 5 < Rs_E [4:0] $end
$var wire 5 = Rs_D [4:0] $end
$var wire 32 > Result_W [31:0] $end
$var wire 1 ? RegWrite_W $end
$var wire 1 @ RegWrite_M $end
$var wire 1 A RegWrite_E $end
$var wire 1 B RegWrite_D $end
$var wire 1 C RegDst_E $end
$var wire 1 D RegDst_D $end
$var wire 32 E ReadData_W [31:0] $end
$var wire 32 F ReadData_M [31:0] $end
$var wire 5 G Rd_E [4:0] $end
$var wire 5 H Rd_D [4:0] $end
$var wire 32 I PC_pre [31:0] $end
$var wire 32 J PC_jump_D [31:0] $end
$var wire 32 K PC_branch_D [31:0] $end
$var wire 32 L PC_add4_F [31:0] $end
$var wire 32 M PC_add4_D [31:0] $end
$var wire 3 N PC_Src_S [2:0] $end
$var wire 32 O PC_F [31:0] $end
$var wire 6 P Opcode_E [5:0] $end
$var wire 6 Q Opcode_D [5:0] $end
$var wire 1 R MemtoReg_W $end
$var wire 1 S MemtoReg_M $end
$var wire 1 T MemtoReg_E $end
$var wire 1 U MemtoReg_D $end
$var wire 1 V MemWrite_M $end
$var wire 1 W MemWrite_E $end
$var wire 1 X MemWrite_D $end
$var wire 1 Y Jump_D $end
$var wire 6 Z Funct_E [5:0] $end
$var wire 6 [ Funct_D [5:0] $end
$var wire 2 \ ForwardB_E [1:0] $end
$var wire 2 ] ForwardA_E [1:0] $end
$var wire 1 ^ Flush_E $end
$var wire 1 _ Flush_D $end
$var wire 1 ` Branch_D $end
$var wire 1 a ALUZero_M $end
$var wire 1 b ALUZero_E $end
$var wire 1 c ALUSrc_E $end
$var wire 1 d ALUSrc_D $end
$var wire 32 e ALUOut_W [31:0] $end
$var wire 32 f ALUOut_M [31:0] $end
$var wire 32 g ALUOut_E [31:0] $end
$var wire 1 h ALUNeg_M $end
$var wire 1 i ALUNeg_E $end
$scope module alu $end
$var wire 32 j result [31:0] $end
$var wire 5 k SrcC [4:0] $end
$var wire 32 l SrcB [31:0] $end
$var wire 32 m SrcA [31:0] $end
$var wire 6 n Opcode [5:0] $end
$var wire 6 o Funct [5:0] $end
$var reg 1 i neg $end
$var reg 1 b zero $end
$scope function result_out $end
$var reg 6 p Funct [5:0] $end
$var reg 6 q Opcode [5:0] $end
$var reg 32 r SrcA [31:0] $end
$var reg 32 s SrcB [31:0] $end
$var reg 5 t SrcC [4:0] $end
$upscope $end
$upscope $end
$scope module branch_gen $end
$var wire 32 u se_imme_in [31:0] $end
$var wire 32 v branch_out [31:0] $end
$var wire 32 w PC_add4_in [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 6 x Funct_out [5:0] $end
$var wire 6 y Opcode_out [5:0] $end
$var wire 6 z funct_in [5:0] $end
$var wire 6 { opcode_in [5:0] $end
$var wire 1 B RegWrite_out $end
$var wire 1 D RegDst_out $end
$var wire 1 | R_xor $end
$var wire 1 } R_subu $end
$var wire 1 ~ R_sub $end
$var wire 1 !" R_srlv $end
$var wire 1 "" R_srl $end
$var wire 1 #" R_srav $end
$var wire 1 $" R_sra $end
$var wire 1 %" R_slt $end
$var wire 1 &" R_sllv $end
$var wire 1 '" R_sll $end
$var wire 1 (" R_or $end
$var wire 1 )" R_nor $end
$var wire 1 *" R_jr $end
$var wire 1 +" R_and $end
$var wire 1 ," R_addu $end
$var wire 1 -" R_add $end
$var wire 1 U MemtoReg_out $end
$var wire 1 X MemWrite_out $end
$var wire 1 Y Jump_out $end
$var wire 1 ." J_jal $end
$var wire 1 /" J_j $end
$var wire 1 0" I_xori $end
$var wire 1 1" I_sw $end
$var wire 1 2" I_ori $end
$var wire 1 3" I_lw $end
$var wire 1 4" I_bne $end
$var wire 1 5" I_beq $end
$var wire 1 6" I_andi $end
$var wire 1 7" I_addiu $end
$var wire 1 8" I_addi $end
$var wire 1 ` Branch_out $end
$var wire 1 d ALUSrc_out $end
$upscope $end
$scope module data_mem $end
$var wire 1 " CLOCK $end
$var wire 32 9" ReadData_out [31:0] $end
$var wire 1 . fin_sign $end
$var wire 32 :" WriteData_in [31:0] $end
$var wire 1 V MemWrite $end
$var wire 32 ;" ALUOut_in [31:0] $end
$var integer 32 <" i [31:0] $end
$var integer 32 =" out_file [31:0] $end
$upscope $end
$scope module ex_mem $end
$var wire 1 i ALUNeg_in $end
$var wire 32 >" ALUOut_in [31:0] $end
$var wire 1 b ALUZero_in $end
$var wire 1 " CLOCK $end
$var wire 32 ?" WriteData_in [31:0] $end
$var wire 5 @" WriteReg_in [4:0] $end
$var wire 1 A RegWrite_in $end
$var wire 1 T MemtoReg_in $end
$var wire 1 W MemWrite_in $end
$var reg 1 h ALUNeg_out $end
$var reg 32 A" ALUOut_out [31:0] $end
$var reg 1 a ALUZero_out $end
$var reg 1 V MemWrite_out $end
$var reg 1 S MemtoReg_out $end
$var reg 1 @ RegWrite_out $end
$var reg 32 B" WriteData_out [31:0] $end
$var reg 5 C" WriteReg_out [4:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 6 D" Funct_D [5:0] $end
$var wire 1 S MemtoReg_M $end
$var wire 6 E" Opcode_D [5:0] $end
$var wire 1 @ RegWrite_M $end
$var wire 5 F" Rs_D [4:0] $end
$var wire 5 G" Rt_D [4:0] $end
$var wire 1 4 Stall_D $end
$var wire 1 3 Stall_F $end
$var wire 5 H" WriteReg_M [4:0] $end
$var wire 1 I" waiting_for_B $end
$var wire 1 J" waiting_for_A $end
$var wire 1 % waiting $end
$var wire 5 K" WriteReg_W [4:0] $end
$var wire 5 L" WriteReg_E [4:0] $end
$var wire 5 M" Rt_E [4:0] $end
$var wire 5 N" Rs_E [4:0] $end
$var wire 1 ? RegWrite_W $end
$var wire 1 A RegWrite_E $end
$var wire 3 O" PC_Src_S [2:0] $end
$var wire 1 R MemtoReg_W $end
$var wire 1 T MemtoReg_E $end
$var wire 2 P" ForwardB_E [1:0] $end
$var wire 2 Q" ForwardA_E [1:0] $end
$var wire 1 ^ Flush_E $end
$var wire 1 _ Flush_D $end
$scope function Forward_D $end
$var reg 5 R" R_E [4:0] $end
$var reg 1 S" RegWrite_E $end
$var reg 1 T" RegWrite_M $end
$var reg 1 U" RegWrite_W $end
$var reg 5 V" WriteReg_E [4:0] $end
$var reg 5 W" WriteReg_M [4:0] $end
$var reg 5 X" WriteReg_W [4:0] $end
$upscope $end
$scope function Forward_E $end
$var reg 5 Y" R_E [4:0] $end
$var reg 1 Z" RegWrite_M $end
$var reg 1 [" RegWrite_W $end
$var reg 5 \" WriteReg_M [4:0] $end
$var reg 5 ]" WriteReg_W [4:0] $end
$upscope $end
$scope function Stall $end
$var reg 6 ^" Funct_D [5:0] $end
$var reg 1 _" MemtoReg_E $end
$var reg 1 `" MemtoReg_M $end
$var reg 1 a" MemtoReg_W $end
$var reg 6 b" Opcode_D [5:0] $end
$var reg 5 c" Rs_D [4:0] $end
$var reg 5 d" Rt_D [4:0] $end
$var reg 5 e" WriteReg_E [4:0] $end
$var reg 5 f" WriteReg_M [4:0] $end
$var reg 5 g" WriteReg_W [4:0] $end
$upscope $end
$upscope $end
$scope module id_ex $end
$var wire 1 d ALUSrc_in $end
$var wire 1 " CLOCK $end
$var wire 1 ^ Flush $end
$var wire 6 h" Funct_in [5:0] $end
$var wire 1 X MemWrite_in $end
$var wire 1 U MemtoReg_in $end
$var wire 6 i" Opcode_in [5:0] $end
$var wire 5 j" Rd_in [4:0] $end
$var wire 1 D RegDst_in $end
$var wire 1 B RegWrite_in $end
$var wire 5 k" Rs_in [4:0] $end
$var wire 5 l" Rt_in [4:0] $end
$var wire 5 m" Sa_in [4:0] $end
$var wire 32 n" se_imme_in [31:0] $end
$var wire 32 o" regB_data_in [31:0] $end
$var wire 32 p" regA_data_in [31:0] $end
$var reg 1 c ALUSrc_out $end
$var reg 6 q" Funct_out [5:0] $end
$var reg 1 W MemWrite_out $end
$var reg 1 T MemtoReg_out $end
$var reg 6 r" Opcode_out [5:0] $end
$var reg 5 s" Rd_out [4:0] $end
$var reg 1 C RegDst_out $end
$var reg 1 A RegWrite_out $end
$var reg 5 t" Rs_out [4:0] $end
$var reg 5 u" Rt_out [4:0] $end
$var reg 5 v" Sa_out [4:0] $end
$var reg 32 w" regA_data_out [31:0] $end
$var reg 32 x" regB_data_out [31:0] $end
$var reg 32 y" se_imme_out [31:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 " CLOCK $end
$var wire 1 _ Flush $end
$var wire 1 4 Stall $end
$var wire 32 z" branch_PC [31:0] $end
$var wire 32 {" inst_in [31:0] $end
$var wire 32 |" PC_add4_in [31:0] $end
$var reg 32 }" PC_add4_out [31:0] $end
$var reg 32 ~" inst_out [31:0] $end
$upscope $end
$scope module jump_gen $end
$var wire 32 !# PC_add4_in [31:0] $end
$var wire 26 "# addr_in [25:0] $end
$var wire 32 ## jump_out [31:0] $end
$upscope $end
$scope module mem $end
$var wire 1 " CLOCK $end
$var wire 32 $# inst_out [31:0] $end
$var wire 32 %# PC_in [31:0] $end
$var reg 1 &# change_sign $end
$var reg 3 '# cnt [2:0] $end
$var reg 1 . fin_sign $end
$var integer 32 (# i [31:0] $end
$upscope $end
$scope module mem_wb $end
$var wire 32 )# ALUOut_in [31:0] $end
$var wire 1 " CLOCK $end
$var wire 1 S MemtoReg_in $end
$var wire 32 *# ReadData_in [31:0] $end
$var wire 1 @ RegWrite_in $end
$var wire 5 +# WriteReg_in [4:0] $end
$var reg 32 ,# ALUOut_out [31:0] $end
$var reg 1 R MemtoReg_out $end
$var reg 32 -# ReadData_out [31:0] $end
$var reg 1 ? RegWrite_out $end
$var reg 5 .# WriteReg_out [4:0] $end
$upscope $end
$scope module mux2_bit32_1 $end
$var wire 32 /# A1 [31:0] $end
$var wire 1 c S $end
$var wire 32 0# Y [31:0] $end
$var wire 32 1# A0 [31:0] $end
$scope function Y_out $end
$var reg 32 2# A0 [31:0] $end
$var reg 32 3# A1 [31:0] $end
$var reg 1 4# S $end
$upscope $end
$upscope $end
$scope module mux2_bit32_2 $end
$var wire 32 5# A0 [31:0] $end
$var wire 32 6# A1 [31:0] $end
$var wire 1 R S $end
$var wire 32 7# Y [31:0] $end
$scope function Y_out $end
$var reg 32 8# A0 [31:0] $end
$var reg 32 9# A1 [31:0] $end
$var reg 1 :# S $end
$upscope $end
$upscope $end
$scope module mux2_bit5_1 $end
$var wire 5 ;# A0 [4:0] $end
$var wire 5 <# A1 [4:0] $end
$var wire 1 C S $end
$var wire 5 =# Y [4:0] $end
$scope function Y_out $end
$var reg 5 ># A0 [4:0] $end
$var reg 5 ?# A1 [4:0] $end
$var reg 1 @# S $end
$upscope $end
$upscope $end
$scope module mux3_bit32_1 $end
$var wire 32 A# A0 [31:0] $end
$var wire 32 B# A1 [31:0] $end
$var wire 32 C# A2 [31:0] $end
$var wire 2 D# S [1:0] $end
$var wire 32 E# Y [31:0] $end
$scope function Y_out $end
$var reg 32 F# A0 [31:0] $end
$var reg 32 G# A1 [31:0] $end
$var reg 32 H# A2 [31:0] $end
$var reg 2 I# S [1:0] $end
$upscope $end
$upscope $end
$scope module mux3_bit32_2 $end
$var wire 32 J# A0 [31:0] $end
$var wire 32 K# A1 [31:0] $end
$var wire 32 L# A2 [31:0] $end
$var wire 2 M# S [1:0] $end
$var wire 32 N# Y [31:0] $end
$scope function Y_out $end
$var reg 32 O# A0 [31:0] $end
$var reg 32 P# A1 [31:0] $end
$var reg 32 Q# A2 [31:0] $end
$var reg 2 R# S [1:0] $end
$upscope $end
$upscope $end
$scope module mux5_bit32_1 $end
$var wire 32 S# A1 [31:0] $end
$var wire 32 T# A2 [31:0] $end
$var wire 32 U# A4 [31:0] $end
$var wire 32 V# Y [31:0] $end
$var wire 3 W# S [2:0] $end
$var wire 32 X# A3 [31:0] $end
$var wire 32 Y# A0 [31:0] $end
$scope function Y_out $end
$var reg 32 Z# A0 [31:0] $end
$var reg 32 [# A1 [31:0] $end
$var reg 32 \# A2 [31:0] $end
$var reg 32 ]# A3 [31:0] $end
$var reg 32 ^# A4 [31:0] $end
$var reg 3 _# S [2:0] $end
$upscope $end
$upscope $end
$scope module pc $end
$var wire 1 " CLOCK $end
$var wire 32 `# PC_in [31:0] $end
$var wire 1 3 Stall $end
$var reg 32 a# PC_out [31:0] $end
$upscope $end
$scope module pc_add4 $end
$var wire 32 b# PC_org [31:0] $end
$var wire 32 c# PC_add4 [31:0] $end
$upscope $end
$scope module pc_src $end
$var wire 1 ` Branch $end
$var wire 6 d# Funct [5:0] $end
$var wire 1 Y Jump $end
$var wire 6 e# Opcode [5:0] $end
$var wire 1 % waiting $end
$var wire 32 f# regB_val [31:0] $end
$var wire 32 g# regA_val [31:0] $end
$var wire 3 h# S [2:0] $end
$scope function bj_S $end
$var reg 1 i# Branch $end
$var reg 6 j# Funct [5:0] $end
$var reg 1 k# Jump $end
$var reg 6 l# Opcode [5:0] $end
$var reg 1 m# regA_val $end
$var reg 1 n# regB_val $end
$var reg 1 o# waiting $end
$upscope $end
$upscope $end
$scope module reg_file $end
$var wire 1 " CLOCK $end
$var wire 1 Y Jump_D $end
$var wire 6 p# Opcode_D [5:0] $end
$var wire 32 q# PC_F [31:0] $end
$var wire 1 ? RegWrite $end
$var wire 32 r# data_a0 [31:0] $end
$var wire 32 s# data_a1 [31:0] $end
$var wire 5 t# regA_addr [4:0] $end
$var wire 32 u# regA_data [31:0] $end
$var wire 5 v# regB_addr [4:0] $end
$var wire 32 w# regB_data [31:0] $end
$var wire 5 x# regD_addr [4:0] $end
$var wire 32 y# regD_data [31:0] $end
$upscope $end
$scope module sign_ext $end
$var wire 16 z# imme_in [15:0] $end
$var wire 32 {# se_imme_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
b0 q#
bx p#
0o#
xn#
xm#
bx l#
xk#
bx j#
xi#
b0 h#
bx g#
bx f#
bx e#
bx d#
b100 c#
b0 b#
b0 a#
b100 `#
b0 _#
bx ^#
bx ]#
bx \#
bx [#
b100 Z#
b100 Y#
bx X#
b0 W#
b100 V#
bx U#
bx T#
bx S#
b0 R#
bx Q#
bx P#
bx O#
bx N#
b0 M#
bx L#
bx K#
bx J#
b0 I#
bx H#
bx G#
bx F#
bx E#
b0 D#
bx C#
bx B#
bx A#
x@#
bx ?#
bx >#
bx =#
bx <#
bx ;#
x:#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
x4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
b1000000000 (#
b0 '#
0&#
b0 %#
b100000000000100000000001110010 $#
bx ##
bx "#
bx !#
bx ~"
bx }"
b100 |"
b100000000000100000000001110010 {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
xa"
x`"
x_"
bx ^"
bx ]"
bx \"
x["
xZ"
bx Y"
bx X"
bx W"
bx V"
xU"
xT"
xS"
bx R"
b0 Q"
b0 P"
b0 O"
bx N"
bx M"
bx L"
bx K"
0J"
0I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
b0 >"
bx ="
b1000000000 <"
bx ;"
bx :"
bx 9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
b0 j
0i
xh
b0 g
bx f
bx e
xd
xc
0b
xa
x`
0_
0^
b0 ]
b0 \
bx [
bx Z
xY
xX
xW
xV
xU
xT
xS
xR
bx Q
bx P
b0 O
b0 N
bx M
b100 L
bx K
bx J
b100 I
bx H
bx G
bx F
bx E
xD
xC
xB
xA
x@
x?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
04
03
bx 2
bx 1
bx 0
bx /
0.
bx -
b100000000000100000000001110010 ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
0"
0!
$end
#5000
1B
0D
1d
0k#
0Y
0i#
0`
0U
0X
0-"
0,"
0~
0}
0+"
0)"
0("
0|
0'"
0&"
0""
0!"
0$"
0#"
0%"
0*"
0m#
18"
07"
06"
02"
00"
05"
04"
03"
01"
0/"
0."
b10000000000111001000 \#
b110010 j#
b1000 l#
b10 R"
b10 d"
b0 c"
b110010 ^"
b1000 b"
b10000000000111001000 J
b10000000000111001000 ##
b10000000000111001000 T#
b1000 I
b1000 V#
b1000 `#
b0 ^#
b0 ]#
b111001100 [#
b1000 Z#
b100000000001110010 "#
b111001100 K
b111001100 v
b111001100 z"
b111001100 S#
b1110010 '
b1110010 u
b1110010 n"
b1110010 {#
b1110010 z#
b10 v#
b0 +
b0 p"
b0 X#
b0 g#
b0 u#
b0 t#
b110010 [
b110010 x
b110010 D"
b110010 h"
b110010 d#
b110010 z
b1000 Q
b1000 y
b1000 E"
b1000 i"
b1000 e#
b1000 p#
b1000 {
b1 9
b1 m"
b0 H
b0 j"
b10 ;
b10 G"
b10 l"
b0 =
b0 F"
b0 k"
b0 G#
b0 P#
b1000 L
b1000 |"
b1000 Y#
b1000 c#
b100000000000110000001000000010 ,
b100000000000110000001000000010 {"
b100000000000110000001000000010 $#
b100 O
b100 %#
b100 a#
b100 b#
b100 q#
b0 U#
b100 M
b100 w
b100 }"
b100 !#
b100000000000100000000001110010 -
b100000000000100000000001110010 ~"
b0 F
b0 9"
b0 *#
b0 f
b0 ;"
b0 A"
b0 )#
b0 B#
b0 K#
0h
0a
1"
1!
#10000
0"
0!
#15000
b1110010 s
b11000000100000001000 \#
b10 j#
b0 9#
b0 8#
b10 e"
b11 d"
0_"
b10 ^"
b11 R"
b10 V"
1S"
b1110010 6
b1110010 l
b1110010 0#
14#
b1110010 3#
b1110010 g
b1110010 j
b1110010 >"
b110010 p
b1000 q
b1 t
b0 r
b10 1
b10 @"
b10 L"
b10 =#
0@#
b0 ?#
b10 >#
b10 Y"
b0 7
b0 m
b0 E#
b0 F#
b11000000100000001000 J
b11000000100000001000 ##
b11000000100000001000 T#
b110000001000000010 "#
b1000000010 '
b1000000010 u
b1000000010 n"
b1000000010 {#
b1000000010 z#
b11 v#
b10 [
b10 x
b10 D"
b10 h"
b10 d#
b10 z
b1000 9
b1000 m"
b11 ;
b11 G"
b11 l"
b1100 I
b1100 V#
b1100 `#
b100 ^#
b100000010000 [#
b1100 Z#
b0 E
b0 -#
b0 6#
b0 e
b0 ,#
b0 5#
0C
1c
b110010 Z
b110010 o
b110010 q"
b1000 P
b1000 n
b1000 r"
0W
0T
1A
b1110010 &
b1110010 y"
b1110010 /#
b1 #
b1 8
b1 k
b1 v"
b0 G
b0 s"
b0 <#
b10 :
b10 M"
b10 u"
b10 ;#
b0 <
b0 N"
b0 t"
b0 *
b0 w"
b0 A#
b100000010000 K
b100000010000 v
b100000010000 z"
b100000010000 S#
b100 U#
b1000 M
b1000 w
b1000 }"
b1000 !#
b100000000000110000001000000010 -
b100000000000110000001000000010 ~"
b1100 L
b1100 |"
b1100 Y#
b1100 c#
b100000000110100000000000000001 ,
b100000000110100000000000000001 {"
b100000000110100000000000000001 $#
b1000 O
b1000 %#
b1000 a#
b1000 b#
b1000 q#
1"
1!
#20000
0"
0!
#25000
b1 j#
b1000000010 g
b1000000010 j
b1000000010 >"
b1000000010 s
b11 e"
b11010 d"
b1 ^"
b11 V"
b10000 I
b10000 V#
b10000 `#
b1000 ^#
b11010000000000000000100 \#
b10000 [#
b10000 Z#
b11010000000000000000100 J
b11010000000000000000100 ##
b11010000000000000000100 T#
b110100000000000000001 "#
b1 '
b1 u
b1 n"
b1 {#
b1 z#
b11010 v#
b1 [
b1 x
b1 D"
b1 h"
b1 d#
b1 z
b0 9
b0 m"
b11010 ;
b11010 G"
b11010 l"
b1000000010 6
b1000000010 l
b1000000010 0#
b1000000010 3#
b10 p
b1000 t
b11 1
b11 @"
b11 L"
b11 =#
b11 >#
b1110010 G#
b1110010 P#
b10 f"
0`"
b11010 R"
b10 W"
1T"
b0 Y"
b10 \"
1Z"
b10000 L
b10000 |"
b10000 Y#
b10000 c#
b1100 O
b1100 %#
b1100 a#
b1100 b#
b1100 q#
b10000 K
b10000 v
b10000 z"
b10000 S#
b1000 U#
b1100 M
b1100 w
b1100 }"
b1100 !#
b100000000110100000000000000001 -
b100000000110100000000000000001 ~"
b10 Z
b10 o
b10 q"
b1000000010 &
b1000000010 y"
b1000000010 /#
b1000 #
b1000 8
b1000 k
b1000 v"
b11 :
b11 M"
b11 u"
b11 ;#
b10 0
b10 C"
b10 H"
b10 +#
b1110010 f
b1110010 ;"
b1110010 A"
b1110010 )#
b1110010 B#
b1110010 K#
0V
0S
1@
1"
1!
#30000
0"
0!
#35000
1o#
1%
b1110010 H#
b1110010 Q#
b1 g
b1 j
b1 >"
b1 s
b1110010 >
b1110010 7#
b1110010 C#
b1110010 L#
b1110010 y#
0:#
b1110010 8#
b0 R"
1I"
b10 X"
b11 W"
b11010 V"
1U"
b10 g"
b11 f"
b11010 e"
0a"
b1000000010 G#
b1000000010 P#
b1 6
b1 l
b1 0#
b1 3#
b1 p
b0 t
b11010 1
b11010 @"
b11010 L"
b11010 =#
b11010 >#
b0 Y"
b10 ]"
b11 \"
1["
b10100 I
b10100 V#
b10100 `#
b1100 ^#
b10100 [#
b10100 Z#
b10 /
b10 K"
b10 .#
b10 x#
b1110010 e
b1110010 ,#
b1110010 5#
0R
1?
b11 0
b11 C"
b11 H"
b11 +#
b1000000010 f
b1000000010 ;"
b1000000010 A"
b1000000010 )#
b1000000010 B#
b1000000010 K#
b1 Z
b1 o
b1 q"
b1 &
b1 y"
b1 /#
b0 #
b0 8
b0 k
b0 v"
b11010 :
b11010 M"
b11010 u"
b11010 ;#
b10100 K
b10100 v
b10100 z"
b10100 S#
b1100 U#
b10000 M
b10000 w
b10000 }"
b10000 !#
b10100 L
b10100 |"
b10100 Y#
b10100 c#
b10000 O
b10000 %#
b10000 a#
b10000 b#
b10000 q#
1"
1!
#40000
0"
0!
#45000
b1 2#
b11000 I
b11000 V#
b11000 `#
b10000 ^#
b11000 [#
b11000 Z#
b1000000010 H#
b1 G#
b1 $
b1 ?"
b1 5
b1 1#
b1 N#
b1 R#
b1000000010 Q#
b1 P#
b11 g"
b11010 f"
b1 \
b1 P"
b1 M#
b11010 Y"
b11 ]"
b11010 \"
b11010 R"
b11 X"
b11010 W"
b1000000010 >
b1000000010 7#
b1000000010 C#
b1000000010 L#
b1000000010 y#
b1000000010 8#
b11000 L
b11000 |"
b11000 Y#
b11000 c#
b10101100000000100000000000000100 ,
b10101100000000100000000000000100 {"
b10101100000000100000000000000100 $#
b10100 O
b10100 %#
b10100 a#
b10100 b#
b10100 q#
b11000 K
b11000 v
b11000 z"
b11000 S#
b10000 U#
b10100 M
b10100 w
b10100 }"
b10100 !#
b11010 0
b11010 C"
b11010 H"
b11010 +#
b1 f
b1 ;"
b1 A"
b1 )#
b1 B#
b1 K#
b11 /
b11 K"
b11 .#
b11 x#
b1000000010 e
b1000000010 ,#
b1000000010 5#
1"
1!
#50000
0"
0!
#55000
0B
0o#
1X
0%
0n#
08"
11"
b1 H#
b1 Q#
b10000000000000010000 \#
b100 j#
b101011 l#
b11010 g"
b10 d"
b100 ^"
b101011 b"
b11010 Y"
b11010 ]"
0I"
b10 R"
b11010 X"
b1 >
b1 7#
b1 C#
b1 L#
b1 y#
b1 8#
b10000000000000010000 J
b10000000000000010000 ##
b10000000000000010000 T#
b100000000000000100 "#
b100 '
b100 u
b100 n"
b100 {#
b100 z#
b1110010 )
b1110010 o"
b1110010 f#
b1110010 w#
b10 v#
b100 [
b100 x
b100 D"
b100 h"
b100 d#
b100 z
b101011 Q
b101011 y
b101011 E"
b101011 i"
b101011 e#
b101011 p#
b101011 {
b10 ;
b10 G"
b10 l"
b11100 I
b11100 V#
b11100 `#
b10100 ^#
b101000 [#
b11100 Z#
b11010 /
b11010 K"
b11010 .#
b11010 x#
b1 e
b1 ,#
b1 5#
b1 2
b1 :"
b1 B"
b101000 K
b101000 v
b101000 z"
b101000 S#
b10100 U#
b11000 M
b11000 w
b11000 }"
b11000 !#
b10101100000000100000000000000100 -
b10101100000000100000000000000100 ~"
b11100 L
b11100 |"
b11100 Y#
b11100 c#
b100000000110100000000000000001 ,
b100000000110100000000000000001 {"
b100000000110100000000000000001 $#
b11000 O
b11000 %#
b11000 a#
b11000 b#
b11000 q#
1"
1!
#60000
0"
0!
#65000
1B
0D
1d
1o#
0X
1%
1n#
18"
01"
b1110010 2#
b1 j#
b1000 l#
1I"
b10 e"
b11010 d"
b1 ^"
b1000 b"
b1110010 $
b1110010 ?"
b1110010 5
b1110010 1#
b1110010 N#
b0 R#
b100000 I
b100000 V#
b100000 `#
b11000 ^#
b11010000000000000000100 \#
b100000 [#
b100000 Z#
b11010000000000000000100 J
b11010000000000000000100 ##
b11010000000000000000100 T#
b110100000000000000001 "#
b1 '
b1 u
b1 n"
b1 {#
b1 z#
b1 )
b1 o"
b1 f#
b1 w#
b11010 v#
b1 [
b1 x
b1 D"
b1 h"
b1 d#
b1 z
b1000 Q
b1000 y
b1000 E"
b1000 i"
b1000 e#
b1000 p#
b1000 {
b11010 ;
b11010 G"
b11010 l"
b100 g
b100 j
b100 >"
b100 p
b101011 q
b100 s
b11010 R"
b10 V"
0S"
b100 6
b100 l
b100 0#
b100 3#
b10 1
b10 @"
b10 L"
b10 =#
b10 >#
b0 \
b0 P"
b0 M#
b10 Y"
b1110010 O#
b100000 L
b100000 |"
b100000 Y#
b100000 c#
b10001100000001000000000000000100 ,
b10001100000001000000000000000100 {"
b10001100000001000000000000000100 $#
b11100 O
b11100 %#
b11100 a#
b11100 b#
b11100 q#
b100000 K
b100000 v
b100000 z"
b100000 S#
b11000 U#
b11100 M
b11100 w
b11100 }"
b11100 !#
b100000000110100000000000000001 -
b100000000110100000000000000001 ~"
b100 Z
b100 o
b100 q"
b101011 P
b101011 n
b101011 r"
1W
0A
b100 &
b100 y"
b100 /#
b10 :
b10 M"
b10 u"
b10 ;#
b1110010 (
b1110010 x"
b1110010 J#
1"
1!
#70000
0"
0!
#75000
0o#
1U
0%
xn#
08"
13"
b10 R#
b100000000000000010000 \#
b100 j#
b100011 l#
b10 f"
b11010 e"
b100 d"
b100 ^"
b100011 b"
b100 G#
b1 g
b1 j
b1 >"
b1 p
b1000 q
b1 s
0I"
b100 R"
b10 W"
b11010 V"
0T"
1S"
b1 6
b1 l
b1 0#
b1 3#
b1 2#
b11010 1
b11010 @"
b11010 L"
b11010 =#
b11010 >#
b10 \
b10 P"
b10 M#
b0 Y"
b10 \"
0Z"
b1 $
b1 ?"
b1 5
b1 1#
b1 N#
b100 P#
b1 O#
b100000000000000010000 J
b100000000000000010000 ##
b100000000000000010000 T#
b1000000000000000100 "#
b100 '
b100 u
b100 n"
b100 {#
b100 z#
bx )
bx o"
bx f#
bx w#
b100 v#
b100 [
b100 x
b100 D"
b100 h"
b100 d#
b100 z
b100011 Q
b100011 y
b100011 E"
b100011 i"
b100011 e#
b100011 p#
b100011 {
b100 ;
b100 G"
b100 l"
b100100 I
b100100 V#
b100100 `#
b11100 ^#
b110000 [#
b100100 Z#
b10 0
b10 C"
b10 H"
b10 +#
b1110010 2
b1110010 :"
b1110010 B"
b100 f
b100 ;"
b100 A"
b100 )#
b100 B#
b100 K#
1V
0@
b1 Z
b1 o
b1 q"
b1000 P
b1000 n
b1000 r"
0W
1A
b1 &
b1 y"
b1 /#
b11010 :
b11010 M"
b11010 u"
b11010 ;#
b1 (
b1 x"
b1 J#
b110000 K
b110000 v
b110000 z"
b110000 S#
b11100 U#
b100000 M
b100000 w
b100000 }"
b100000 !#
b10001100000001000000000000000100 -
b10001100000001000000000000000100 ~"
b100100 L
b100100 |"
b100100 Y#
b100100 c#
b11001000010100000100010 ,
b11001000010100000100010 {"
b11001000010100000100010 $#
b100000 O
b100000 %#
b100000 a#
b100000 b#
b100000 q#
1"
1!
#80000
0"
0!
#85000
1D
0d
1B
1o#
0U
1%
1~
03"
b100010 j#
b0 l#
14
13
1^
b100 e"
b11 c"
b100010 ^"
b0 b"
1I"
b100 V"
b101000 I
b101000 V#
b101000 `#
b100000 ^#
b1000000010 ]#
b1100100001010000010001000 \#
b1010000010101100 [#
b101000 Z#
b1100100001010000010001000 J
b1100100001010000010001000 ##
b1100100001010000010001000 T#
b11001000010100000100010 "#
b10100000100010 '
b10100000100010 u
b10100000100010 n"
b10100000100010 {#
b10100000100010 z#
b1000000010 +
b1000000010 p"
b1000000010 X#
b1000000010 g#
b1000000010 u#
b11 t#
b100010 [
b100010 x
b100010 D"
b100010 h"
b100010 d#
b100010 z
b0 Q
b0 y
b0 E"
b0 i"
b0 e#
b0 p#
b0 {
b101 H
b101 j"
b11 =
b11 F"
b11 k"
b100 g
b100 j
b100 >"
b100 p
b100011 q
b100 s
b100 6
b100 l
b100 0#
b100 3#
bx 2#
b100 1
b100 @"
b100 L"
b100 =#
b100 >#
b100 H#
b1 G#
bx $
bx ?"
bx 5
bx 1#
bx N#
b0 R#
b100 Q#
b1 P#
bx O#
b10 g"
b11010 f"
1_"
b100 >
b100 7#
b100 C#
b100 L#
b100 y#
b100 8#
b0 \
b0 P"
b0 M#
b100 Y"
b10 ]"
b11010 \"
0["
1Z"
b100 R"
b10 X"
b11010 W"
0U"
1T"
b101000 L
b101000 |"
b101000 Y#
b101000 c#
b100000000110100000000000000001 ,
b100000000110100000000000000001 {"
b100000000110100000000000000001 $#
b100100 O
b100100 %#
b100100 a#
b100100 b#
b100100 q#
b1010000010101100 K
b1010000010101100 v
b1010000010101100 z"
b1010000010101100 S#
b100000 U#
b100100 M
b100100 w
b100100 }"
b100100 !#
b11001000010100000100010 -
b11001000010100000100010 ~"
b100 Z
b100 o
b100 q"
b100011 P
b100011 n
b100011 r"
1T
b100 &
b100 y"
b100 /#
b100 :
b100 M"
b100 u"
b100 ;#
bx (
bx x"
bx J#
b11010 0
b11010 C"
b11010 H"
b11010 +#
b1 2
b1 :"
b1 B"
b1 f
b1 ;"
b1 A"
b1 )#
b1 B#
b1 K#
0V
1@
b10 /
b10 K"
b10 .#
b10 x#
b100 e
b100 ,#
b100 5#
0?
b0 F
b0 9"
b0 *#
1"
1!
#90000
0"
0!
#95000
b100 2#
b1 H#
b100 $
b100 ?"
b100 5
b100 1#
b100 N#
b1 R#
b1 Q#
b1 >
b1 7#
b1 C#
b1 L#
b1 y#
b1 8#
b1 \
b1 P"
b1 M#
b100 P#
b100 g
b100 j
b100 >"
b0 p
b0 q
b100 s
b1000000010 r
b11010 g"
b100 f"
1`"
0_"
b100 R"
b11010 X"
b100 W"
1U"
0S"
b100 6
b100 l
b100 0#
04#
b10100000100010 3#
b101 ?#
b100 Y"
b11010 ]"
b100 \"
1["
b1000000010 7
b1000000010 m
b1000000010 E#
b100 G#
b1000000010 F#
b11010 /
b11010 K"
b11010 .#
b11010 x#
b1 e
b1 ,#
b1 5#
1?
b100 0
b100 C"
b100 H"
b100 +#
bx 2
bx :"
bx B"
b1110010 F
b1110010 9"
b1110010 *#
b100 f
b100 ;"
b100 A"
b100 )#
b100 B#
b100 K#
1S
0c
b0 Z
b0 o
b0 q"
b0 P
b0 n
b0 r"
0T
0A
b10100000100010 &
b10100000100010 y"
b10100000100010 /#
b101 G
b101 s"
b101 <#
b11 <
b11 N"
b11 t"
b1000000010 *
b1000000010 w"
b1000000010 A#
1"
1!
#100000
0"
0!
#105000
b1110010 g
b1110010 j
b1110010 >"
b1110010 s
0n#
b1110010 6
b1110010 l
b1110010 0#
b1110010 2#
b1110010 H#
b1110010 $
b1110010 ?"
b1110010 5
b1110010 1#
b1110010 N#
b10 R#
b1110010 Q#
b1110010 )
b1110010 o"
b1110010 f#
b1110010 w#
b1110010 r#
b1110010 s#
b10 \
b10 P"
b10 M#
b100 Y"
b100 ]"
0Z"
b100 R"
b100 X"
0T"
b1110010 >
b1110010 7#
b1110010 C#
b1110010 L#
b1110010 y#
1:#
b1110010 9#
b100 8#
b100 g"
1a"
0`"
b100 2
b100 :"
b100 B"
0S
0@
b100 /
b100 K"
b100 .#
b100 x#
b1110010 E
b1110010 -#
b1110010 6#
b100 e
b100 ,#
b100 5#
1R
1"
1!
#110000
0"
0!
#115000
0o#
0%
b100 H#
b0 R#
b100 Q#
b100 >
b100 7#
b100 C#
b100 L#
b100 y#
0:#
04
03
0^
0a"
b0 \
b0 P"
b0 M#
b100 Y"
0["
0I"
b100 R"
0U"
b1110010 G#
b1110010 P#
b1110010 O#
0R
0?
b1110010 2
b1110010 :"
b1110010 B"
b0 F
b0 9"
b0 *#
b1110010 f
b1110010 ;"
b1110010 A"
b1110010 )#
b1110010 B#
b1110010 K#
b1110010 (
b1110010 x"
b1110010 J#
1"
1!
#120000
0"
0!
#125000
0D
1d
0o#
0~
0%
1n#
18"
b1 j#
b1000 l#
b101 e"
b11010 d"
b0 c"
b1 ^"
b1000 b"
b101 V"
b1110010 H#
b1110010 Q#
b101100 I
b101100 V#
b101100 `#
b100100 ^#
b0 ]#
b11010000000000000000100 \#
b101100 [#
b101100 Z#
b11010000000000000000100 J
b11010000000000000000100 ##
b11010000000000000000100 T#
b110100000000000000001 "#
b1 '
b1 u
b1 n"
b1 {#
b1 z#
b1 )
b1 o"
b1 f#
b1 w#
b11010 v#
b0 +
b0 p"
b0 X#
b0 g#
b0 u#
b0 t#
b1 [
b1 x
b1 D"
b1 h"
b1 d#
b1 z
b1000 Q
b1000 y
b1000 E"
b1000 i"
b1000 e#
b1000 p#
b1000 {
b0 H
b0 j"
b11010 ;
b11010 G"
b11010 l"
b0 =
b0 F"
b0 k"
b101 1
b101 @"
b101 L"
b101 =#
1@#
b110010000 g
b110010000 j
b110010000 >"
b100010 p
0I"
b11010 R"
1S"
b1110010 >
b1110010 7#
b1110010 C#
b1110010 L#
b1110010 y#
b0 9#
b1110010 8#
b101100 L
b101100 |"
b101100 Y#
b101100 c#
b101000 O
b101000 %#
b101000 a#
b101000 b#
b101000 q#
b101100 K
b101100 v
b101100 z"
b101100 S#
b100100 U#
b101000 M
b101000 w
b101000 }"
b101000 !#
b100000000110100000000000000001 -
b100000000110100000000000000001 ~"
1C
b100010 Z
b100010 o
b100010 q"
1A
b0 E
b0 -#
b0 6#
b1110010 e
b1110010 ,#
b1110010 5#
1"
1!
#130000
0"
0!
#135000
1o#
1%
b101 f"
b11010 e"
b0 R"
1I"
b101 W"
b11010 V"
1T"
b1 g
b1 j
b1 >"
b1 p
b1000 q
b1 s
b0 r
b1 6
b1 l
b1 0#
14#
b1 3#
b1 2#
b11010 1
b11010 @"
b11010 L"
b11010 =#
0@#
b0 ?#
b11010 >#
b11010 Y"
b101 \"
1Z"
b1 $
b1 ?"
b1 5
b1 1#
b1 N#
b110010000 P#
b1 O#
b0 7
b0 m
b0 E#
b110010000 G#
b0 F#
b110000 I
b110000 V#
b110000 `#
b101000 ^#
b110000 [#
b110000 Z#
b101 0
b101 C"
b101 H"
b101 +#
b110010000 f
b110010000 ;"
b110010000 A"
b110010000 )#
b110010000 B#
b110010000 K#
1@
0C
1c
b1 Z
b1 o
b1 q"
b1000 P
b1000 n
b1000 r"
b1 &
b1 y"
b1 /#
b0 G
b0 s"
b0 <#
b11010 :
b11010 M"
b11010 u"
b11010 ;#
b0 <
b0 N"
b0 t"
b1 (
b1 x"
b1 J#
b0 *
b0 w"
b0 A#
b110000 K
b110000 v
b110000 z"
b110000 S#
b101000 U#
b101100 M
b101100 w
b101100 }"
b101100 !#
b110000 L
b110000 |"
b110000 Y#
b110000 c#
b101100 O
b101100 %#
b101100 a#
b101100 b#
b101100 q#
1"
1!
#140000
0"
0!
#145000
b110100 I
b110100 V#
b110100 `#
b101100 ^#
b110100 [#
b110100 Z#
b110010000 H#
b1 G#
b1 R#
b110010000 Q#
b1 P#
b101 g"
b11010 f"
b110010000 >
b110010000 7#
b110010000 C#
b110010000 L#
b110010000 y#
b110010000 8#
b1 \
b1 P"
b1 M#
b11010 Y"
b101 ]"
b11010 \"
1["
b11010 R"
b101 X"
b11010 W"
1U"
b110100 L
b110100 |"
b110100 Y#
b110100 c#
b10101100000001010000000000001000 ,
b10101100000001010000000000001000 {"
b10101100000001010000000000001000 $#
b110000 O
b110000 %#
b110000 a#
b110000 b#
b110000 q#
b110100 K
b110100 v
b110100 z"
b110100 S#
b101100 U#
b110000 M
b110000 w
b110000 }"
b110000 !#
b11010 0
b11010 C"
b11010 H"
b11010 +#
b1 2
b1 :"
b1 B"
b1 f
b1 ;"
b1 A"
b1 )#
b1 B#
b1 K#
b101 /
b101 K"
b101 .#
b101 x#
b110010000 e
b110010000 ,#
b110010000 5#
1?
1"
1!
#150000
0"
0!
#155000
0B
0o#
1X
0%
0n#
08"
11"
b1 H#
b1 Q#
b101000000000000100000 \#
b1000 j#
b101011 l#
b11010 g"
b101 d"
b1000 ^"
b101011 b"
b11010 Y"
b11010 ]"
0I"
b101 R"
b11010 X"
b1 >
b1 7#
b1 C#
b1 L#
b1 y#
b1 8#
b101000000000000100000 J
b101000000000000100000 ##
b101000000000000100000 T#
b1010000000000001000 "#
b1000 '
b1000 u
b1000 n"
b1000 {#
b1000 z#
b110010000 )
b110010000 o"
b110010000 f#
b110010000 w#
b101 v#
b1000 [
b1000 x
b1000 D"
b1000 h"
b1000 d#
b1000 z
b101011 Q
b101011 y
b101011 E"
b101011 i"
b101011 e#
b101011 p#
b101011 {
b101 ;
b101 G"
b101 l"
b111000 I
b111000 V#
b111000 `#
b110000 ^#
b1010100 [#
b111000 Z#
1&#
b11010 /
b11010 K"
b11010 .#
b11010 x#
b1 e
b1 ,#
b1 5#
b1010100 K
b1010100 v
b1010100 z"
b1010100 S#
b110000 U#
b110100 M
b110100 w
b110100 }"
b110100 !#
b10101100000001010000000000001000 -
b10101100000001010000000000001000 ~"
b111000 L
b111000 |"
b111000 Y#
b111000 c#
b11111111111111111111111111111111 ,
b11111111111111111111111111111111 {"
b11111111111111111111111111111111 $#
b110100 O
b110100 %#
b110100 a#
b110100 b#
b110100 q#
1"
1!
#160000
0"
0!
#165000
1D
0d
0X
xn#
xm#
01"
b110010000 2#
b111111 j#
b111111 l#
b101 e"
b11111 d"
b11111 c"
b111111 ^"
b111111 b"
b110010000 $
b110010000 ?"
b110010000 5
b110010000 1#
b110010000 N#
b0 R#
b111100 I
b111100 V#
b111100 `#
b110100 ^#
bx ]#
b1111111111111111111111111100 \#
b110100 [#
b111100 Z#
b1111111111111111111111111100 J
b1111111111111111111111111100 ##
b1111111111111111111111111100 T#
b11111111111111111111111111 "#
b11111111111111111111111111111111 '
b11111111111111111111111111111111 u
b11111111111111111111111111111111 n"
b11111111111111111111111111111111 {#
b1111111111111111 z#
bx )
bx o"
bx f#
bx w#
b11111 v#
bx +
bx p"
bx X#
bx g#
bx u#
b11111 t#
b111111 [
b111111 x
b111111 D"
b111111 h"
b111111 d#
b111111 z
b111111 Q
b111111 y
b111111 E"
b111111 i"
b111111 e#
b111111 p#
b111111 {
b11111 9
b11111 m"
b11111 H
b11111 j"
b11111 ;
b11111 G"
b11111 l"
b11111 =
b11111 F"
b11111 k"
b1000 g
b1000 j
b1000 >"
b1000 p
b101011 q
b1000 s
b11111 R"
b101 V"
0S"
b1000 6
b1000 l
b1000 0#
b1000 3#
b101 1
b101 @"
b101 L"
b101 =#
b101 >#
b0 \
b0 P"
b0 M#
b101 Y"
b110010000 O#
b111100 L
b111100 |"
b111100 Y#
b111100 c#
b0 ,
b0 {"
b0 $#
b111000 O
b111000 %#
b111000 a#
b111000 b#
b111000 q#
b110100 K
b110100 v
b110100 z"
b110100 S#
b110100 U#
b111000 M
b111000 w
b111000 }"
b111000 !#
b11111111111111111111111111111111 -
b11111111111111111111111111111111 ~"
b1000 Z
b1000 o
b1000 q"
b101011 P
b101011 n
b101011 r"
1W
0A
b1000 &
b1000 y"
b1000 /#
b101 :
b101 M"
b101 u"
b101 ;#
b110010000 (
b110010000 x"
b110010000 J#
b1 '#
1"
1!
#170000
0"
0!
#175000
1B
1'"
0n#
0m#
bx s
b0 ]#
b0 \#
b0 j#
b0 l#
b101 f"
b11111 e"
b0 d"
b0 c"
b0 ^"
b0 b"
b0 R"
b101 W"
b11111 V"
0T"
bx 6
bx l
bx 0#
04#
b11111111111111111111111111111111 3#
bx 2#
b0 g
b0 j
b0 >"
b111111 p
b111111 q
b11111 t
bx r
b11111 1
b11111 @"
b11111 L"
b11111 =#
1@#
b11111 ?#
b11111 >#
b11111 Y"
b101 \"
0Z"
bx $
bx ?"
bx 5
bx 1#
bx N#
b1000 P#
bx O#
bx 7
bx m
bx E#
b1000 G#
bx F#
b0 J
b0 ##
b0 T#
b0 "#
b0 '
b0 u
b0 n"
b0 {#
b0 z#
b0 )
b0 o"
b0 f#
b0 w#
b0 v#
b0 +
b0 p"
b0 X#
b0 g#
b0 u#
b0 t#
b0 [
b0 x
b0 D"
b0 h"
b0 d#
b0 z
b0 Q
b0 y
b0 E"
b0 i"
b0 e#
b0 p#
b0 {
b0 9
b0 m"
b0 H
b0 j"
b0 ;
b0 G"
b0 l"
b0 =
b0 F"
b0 k"
b1000000 I
b1000000 V#
b1000000 `#
b111000 ^#
b111100 [#
b1000000 Z#
b101 0
b101 C"
b101 H"
b101 +#
b110010000 2
b110010000 :"
b110010000 B"
b1000 f
b1000 ;"
b1000 A"
b1000 )#
b1000 B#
b1000 K#
1V
0@
1C
0c
b111111 Z
b111111 o
b111111 q"
b111111 P
b111111 n
b111111 r"
0W
b11111111111111111111111111111111 &
b11111111111111111111111111111111 y"
b11111111111111111111111111111111 /#
b11111 #
b11111 8
b11111 k
b11111 v"
b11111 G
b11111 s"
b11111 <#
b11111 :
b11111 M"
b11111 u"
b11111 ;#
b11111 <
b11111 N"
b11111 t"
bx (
bx x"
bx J#
bx *
bx w"
bx A#
b111100 K
b111100 v
b111100 z"
b111100 S#
b111000 U#
b111100 M
b111100 w
b111100 }"
b111100 !#
b0 -
b0 ~"
b1000000 L
b1000000 |"
b1000000 Y#
b1000000 c#
b111100 O
b111100 %#
b111100 a#
b111100 b#
b111100 q#
b10 '#
1"
1!
#180000
0"
0!
#185000
b0 s
b0 e"
b0 V"
b1000100 I
b1000100 V#
b1000100 `#
b111100 ^#
b1000000 [#
b1000100 Z#
b0 6
b0 l
b0 0#
b0 3#
b0 2#
b0 g
b0 j
b0 >"
b0 p
b0 q
b0 t
b0 r
b0 1
b0 @"
b0 L"
b0 =#
b0 ?#
b0 >#
b0 7
b0 m
b0 E#
b1000 H#
b0 G#
b0 F#
b0 $
b0 ?"
b0 5
b0 1#
b0 N#
b1000 Q#
b0 P#
b0 O#
b101 g"
b11111 f"
b1000 >
b1000 7#
b1000 C#
b1000 L#
b1000 y#
b1000 8#
b0 Y"
b101 ]"
b11111 \"
0["
b101 X"
b11111 W"
0U"
1S"
b1000100 L
b1000100 |"
b1000100 Y#
b1000100 c#
b1000000 O
b1000000 %#
b1000000 a#
b1000000 b#
b1000000 q#
b1000000 K
b1000000 v
b1000000 z"
b1000000 S#
b111100 U#
b1000000 M
b1000000 w
b1000000 }"
b1000000 !#
b0 Z
b0 o
b0 q"
b0 P
b0 n
b0 r"
1A
b0 &
b0 y"
b0 /#
b0 #
b0 8
b0 k
b0 v"
b0 G
b0 s"
b0 <#
b0 :
b0 M"
b0 u"
b0 ;#
b0 <
b0 N"
b0 t"
b0 (
b0 x"
b0 J#
b0 *
b0 w"
b0 A#
b11111 0
b11111 C"
b11111 H"
b11111 +#
bx 2
bx :"
bx B"
b0 f
b0 ;"
b0 A"
b0 )#
b0 B#
b0 K#
0V
b101 /
b101 K"
b101 .#
b101 x#
b1000 e
b1000 ,#
b1000 5#
0?
b11 '#
b0 F
b0 9"
b0 *#
1"
1!
#190000
0"
0!
#195000
b0 H#
b0 Q#
b0 >
b0 7#
b0 C#
b0 L#
b0 y#
b0 8#
b11111 g"
b0 f"
b11111 X"
b0 W"
1T"
b11111 ]"
b0 \"
1Z"
b1001000 I
b1001000 V#
b1001000 `#
b1000000 ^#
b1000100 [#
b1001000 Z#
b11111 /
b11111 K"
b11111 .#
b11111 x#
b0 e
b0 ,#
b0 5#
b0 0
b0 C"
b0 H"
b0 +#
b0 2
b0 :"
b0 B"
1@
b1000100 K
b1000100 v
b1000100 z"
b1000100 S#
b1000000 U#
b1000100 M
b1000100 w
b1000100 }"
b1000100 !#
b1001000 L
b1001000 |"
b1001000 Y#
b1001000 c#
b1000100 O
b1000100 %#
b1000100 a#
b1000100 b#
b1000100 q#
b100 '#
1"
1!
#200000
0"
0!
#205000
b1001100 I
b1001100 V#
b1001100 `#
b1000100 ^#
b1001000 [#
b1001100 Z#
b0 g"
b0 ]"
1["
b0 X"
1U"
b1001100 L
b1001100 |"
b1001100 Y#
b1001100 c#
b1001000 O
b1001000 %#
b1001000 a#
b1001000 b#
b1001000 q#
b1001000 K
b1001000 v
b1001000 z"
b1001000 S#
b1000100 U#
b1001000 M
b1001000 w
b1001000 }"
b1001000 !#
b0 /
b0 K"
b0 .#
b0 x#
1?
b101 '#
1"
1!
#210000
0"
0!
#215000
b1010000 I
b1010000 V#
b1010000 `#
b1001000 ^#
b1001100 [#
b1010000 Z#
b1001100 K
b1001100 v
b1001100 z"
b1001100 S#
b1001000 U#
b1001100 M
b1001100 w
b1001100 }"
b1001100 !#
b1010000 L
b1010000 |"
b1010000 Y#
b1010000 c#
b1001100 O
b1001100 %#
b1001100 a#
b1001100 b#
b1001100 q#
b110 '#
1"
1!
#220000
0"
0!
#225000
b1010100 I
b1010100 V#
b1010100 `#
b1001100 ^#
b1010000 [#
b1010100 Z#
b1010100 L
b1010100 |"
b1010100 Y#
b1010100 c#
b1010000 O
b1010000 %#
b1010000 a#
b1010000 b#
b1010000 q#
b1010000 K
b1010000 v
b1010000 z"
b1010000 S#
b1001100 U#
b1010000 M
b1010000 w
b1010000 }"
b1010000 !#
b1000000000 <"
b10000000000000000000000000000011 ="
1.
b111 '#
1"
1!
