INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_verilog
WARNING: [VRFC 10-1315] redeclaration of ansi port ledout is not allowed [C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/counter_verilog/counter_verilog.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
