Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Oct 29 23:13:51 2019
| Host             : think running 64-bit major release  (build 9200)
| Command          : report_power -file Rattlesnake_power_routed.rpt -pb Rattlesnake_power_summary_routed.pb -rpx Rattlesnake_power_routed.rpx
| Design           : Rattlesnake
| Device           : xc7a100ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.337        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.252        |
| Device Static (W)        | 0.085        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.030 |        5 |       --- |             --- |
| Slice Logic    |     0.012 |    20088 |       --- |             --- |
|   LUT as Logic |     0.011 |     6832 |     63400 |           10.78 |
|   CARRY4       |    <0.001 |      271 |     15850 |            1.71 |
|   Register     |    <0.001 |    11072 |    126800 |            8.73 |
|   F7/F8 Muxes  |    <0.001 |     1666 |     63400 |            2.63 |
|   Others       |     0.000 |       59 |       --- |             --- |
| Signals        |     0.022 |    15334 |       --- |             --- |
| Block RAM      |     0.078 |       35 |       135 |           25.93 |
| MMCM           |     0.106 |        1 |         6 |           16.67 |
| DSPs           |     0.003 |        4 |       240 |            1.67 |
| I/O            |    <0.001 |       20 |       210 |            9.52 |
| Static Power   |     0.085 |          |           |                 |
| Total          |     0.337 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.157 |       0.147 |      0.010 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.007 |       0.007 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------+-----------------+
| Clock             | Domain                            | Constraint (ns) |
+-------------------+-----------------------------------+-----------------+
| OSC_IN            | OSC_IN                            |            10.0 |
| clk_out_clk_mmcm  | clk_mmcm_i/inst/clk_out_clk_mmcm  |             8.0 |
| clkfbout_clk_mmcm | clk_mmcm_i/inst/clkfbout_clk_mmcm |            10.0 |
+-------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| Rattlesnake                         |     0.252 |
|   PulseRain_Rattlesnake_MCU_i       |     0.136 |
|     PulseRain_Rattlesnake_core_i    |     0.032 |
|       Rattlesnake_CSR_i             |     0.002 |
|       Rattlesnake_controller_i      |     0.001 |
|       Rattlesnake_data_access_i     |     0.002 |
|       Rattlesnake_execution_unit_i  |     0.019 |
|       Rattlesnake_mm_reg_i          |     0.001 |
|       Rattlesnake_reg_file_i        |     0.004 |
|     gen_peripheral[0].peripherals_i |     0.024 |
|       UART_RX_i                     |     0.023 |
|     mem_controller_i                |     0.080 |
|       ram_high_i                    |     0.038 |
|       ram_low_i                     |     0.038 |
|   clk_mmcm_i                        |     0.106 |
|     inst                            |     0.106 |
|   ocd_i                             |     0.009 |
|     debug_coprocessor_i             |     0.008 |
+-------------------------------------+-----------+


