csr_base,ethmac,0xe0007000,,
csr_base,ethphy,0xe0006800,,
csr_base,hdmi_in0,0xe0008800,,
csr_base,hdmi_in1,0xe0009800,,
csr_base,hdmi_out0,0xe0007800,,
csr_base,hdmi_out1,0xe0008000,,
csr_base,info,0xe0006000,,
csr_base,sdram,0xe0004000,,
csr_base,spiflash,0xe0005000,,
csr_base,timer0,0xe0002000,,
csr_base,uart,0xe0001000,,
csr_base,uart_phy,0xe0000800,,
csr_base,hdmi_in0_edid_mem,0xe0009000,,
csr_base,hdmi_in1_edid_mem,0xe000a000,,
csr_register,ethmac_sram_writer_slot,0xe0007000,1,ro
csr_register,ethmac_sram_writer_length,0xe0007004,4,ro
csr_register,ethmac_sram_writer_ev_status,0xe0007014,1,rw
csr_register,ethmac_sram_writer_ev_pending,0xe0007018,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xe000701c,1,rw
csr_register,ethmac_sram_reader_start,0xe0007020,1,rw
csr_register,ethmac_sram_reader_ready,0xe0007024,1,ro
csr_register,ethmac_sram_reader_slot,0xe0007028,1,rw
csr_register,ethmac_sram_reader_length,0xe000702c,2,rw
csr_register,ethmac_sram_reader_ev_status,0xe0007034,1,rw
csr_register,ethmac_sram_reader_ev_pending,0xe0007038,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xe000703c,1,rw
csr_register,ethmac_preamble_crc,0xe0007040,1,ro
csr_register,ethphy_mode_detection_mode,0xe0006800,1,ro
csr_register,ethphy_crg_reset,0xe0006804,1,rw
csr_register,ethphy_mdio_w,0xe0006808,1,rw
csr_register,ethphy_mdio_r,0xe000680c,1,ro
csr_register,hdmi_in0_edid_hpd_notif,0xe0008800,1,ro
csr_register,hdmi_in0_edid_hpd_en,0xe0008804,1,rw
csr_register,hdmi_in0_clocking_pll_reset,0xe0008808,1,rw
csr_register,hdmi_in0_clocking_locked,0xe000880c,1,ro
csr_register,hdmi_in0_clocking_pll_adr,0xe0008810,1,rw
csr_register,hdmi_in0_clocking_pll_dat_r,0xe0008814,2,ro
csr_register,hdmi_in0_clocking_pll_dat_w,0xe000881c,2,rw
csr_register,hdmi_in0_clocking_pll_read,0xe0008824,1,rw
csr_register,hdmi_in0_clocking_pll_write,0xe0008828,1,rw
csr_register,hdmi_in0_clocking_pll_drdy,0xe000882c,1,ro
csr_register,hdmi_in0_data0_cap_dly_ctl,0xe0008830,1,rw
csr_register,hdmi_in0_data0_cap_dly_busy,0xe0008834,1,ro
csr_register,hdmi_in0_data0_cap_phase,0xe0008838,1,ro
csr_register,hdmi_in0_data0_cap_phase_reset,0xe000883c,1,rw
csr_register,hdmi_in0_data0_charsync_char_synced,0xe0008840,1,ro
csr_register,hdmi_in0_data0_charsync_ctl_pos,0xe0008844,1,ro
csr_register,hdmi_in0_data0_wer_update,0xe0008848,1,rw
csr_register,hdmi_in0_data0_wer_value,0xe000884c,3,ro
csr_register,hdmi_in0_data1_cap_dly_ctl,0xe0008858,1,rw
csr_register,hdmi_in0_data1_cap_dly_busy,0xe000885c,1,ro
csr_register,hdmi_in0_data1_cap_phase,0xe0008860,1,ro
csr_register,hdmi_in0_data1_cap_phase_reset,0xe0008864,1,rw
csr_register,hdmi_in0_data1_charsync_char_synced,0xe0008868,1,ro
csr_register,hdmi_in0_data1_charsync_ctl_pos,0xe000886c,1,ro
csr_register,hdmi_in0_data1_wer_update,0xe0008870,1,rw
csr_register,hdmi_in0_data1_wer_value,0xe0008874,3,ro
csr_register,hdmi_in0_data2_cap_dly_ctl,0xe0008880,1,rw
csr_register,hdmi_in0_data2_cap_dly_busy,0xe0008884,1,ro
csr_register,hdmi_in0_data2_cap_phase,0xe0008888,1,ro
csr_register,hdmi_in0_data2_cap_phase_reset,0xe000888c,1,rw
csr_register,hdmi_in0_data2_charsync_char_synced,0xe0008890,1,ro
csr_register,hdmi_in0_data2_charsync_ctl_pos,0xe0008894,1,ro
csr_register,hdmi_in0_data2_wer_update,0xe0008898,1,rw
csr_register,hdmi_in0_data2_wer_value,0xe000889c,3,ro
csr_register,hdmi_in0_chansync_channels_synced,0xe00088a8,1,ro
csr_register,hdmi_in0_resdetection_hres,0xe00088ac,2,ro
csr_register,hdmi_in0_resdetection_vres,0xe00088b4,2,ro
csr_register,hdmi_in0_frame_overflow,0xe00088bc,1,rw
csr_register,hdmi_in0_dma_frame_size,0xe00088c0,4,rw
csr_register,hdmi_in0_dma_slot0_status,0xe00088d0,1,rw
csr_register,hdmi_in0_dma_slot0_address,0xe00088d4,4,rw
csr_register,hdmi_in0_dma_slot1_status,0xe00088e4,1,rw
csr_register,hdmi_in0_dma_slot1_address,0xe00088e8,4,rw
csr_register,hdmi_in0_dma_ev_status,0xe00088f8,1,rw
csr_register,hdmi_in0_dma_ev_pending,0xe00088fc,1,rw
csr_register,hdmi_in0_dma_ev_enable,0xe0008900,1,rw
csr_register,hdmi_in1_edid_hpd_notif,0xe0009800,1,ro
csr_register,hdmi_in1_edid_hpd_en,0xe0009804,1,rw
csr_register,hdmi_in1_clocking_pll_reset,0xe0009808,1,rw
csr_register,hdmi_in1_clocking_locked,0xe000980c,1,ro
csr_register,hdmi_in1_clocking_pll_adr,0xe0009810,1,rw
csr_register,hdmi_in1_clocking_pll_dat_r,0xe0009814,2,ro
csr_register,hdmi_in1_clocking_pll_dat_w,0xe000981c,2,rw
csr_register,hdmi_in1_clocking_pll_read,0xe0009824,1,rw
csr_register,hdmi_in1_clocking_pll_write,0xe0009828,1,rw
csr_register,hdmi_in1_clocking_pll_drdy,0xe000982c,1,ro
csr_register,hdmi_in1_data0_cap_dly_ctl,0xe0009830,1,rw
csr_register,hdmi_in1_data0_cap_dly_busy,0xe0009834,1,ro
csr_register,hdmi_in1_data0_cap_phase,0xe0009838,1,ro
csr_register,hdmi_in1_data0_cap_phase_reset,0xe000983c,1,rw
csr_register,hdmi_in1_data0_charsync_char_synced,0xe0009840,1,ro
csr_register,hdmi_in1_data0_charsync_ctl_pos,0xe0009844,1,ro
csr_register,hdmi_in1_data0_wer_update,0xe0009848,1,rw
csr_register,hdmi_in1_data0_wer_value,0xe000984c,3,ro
csr_register,hdmi_in1_data1_cap_dly_ctl,0xe0009858,1,rw
csr_register,hdmi_in1_data1_cap_dly_busy,0xe000985c,1,ro
csr_register,hdmi_in1_data1_cap_phase,0xe0009860,1,ro
csr_register,hdmi_in1_data1_cap_phase_reset,0xe0009864,1,rw
csr_register,hdmi_in1_data1_charsync_char_synced,0xe0009868,1,ro
csr_register,hdmi_in1_data1_charsync_ctl_pos,0xe000986c,1,ro
csr_register,hdmi_in1_data1_wer_update,0xe0009870,1,rw
csr_register,hdmi_in1_data1_wer_value,0xe0009874,3,ro
csr_register,hdmi_in1_data2_cap_dly_ctl,0xe0009880,1,rw
csr_register,hdmi_in1_data2_cap_dly_busy,0xe0009884,1,ro
csr_register,hdmi_in1_data2_cap_phase,0xe0009888,1,ro
csr_register,hdmi_in1_data2_cap_phase_reset,0xe000988c,1,rw
csr_register,hdmi_in1_data2_charsync_char_synced,0xe0009890,1,ro
csr_register,hdmi_in1_data2_charsync_ctl_pos,0xe0009894,1,ro
csr_register,hdmi_in1_data2_wer_update,0xe0009898,1,rw
csr_register,hdmi_in1_data2_wer_value,0xe000989c,3,ro
csr_register,hdmi_in1_chansync_channels_synced,0xe00098a8,1,ro
csr_register,hdmi_in1_resdetection_hres,0xe00098ac,2,ro
csr_register,hdmi_in1_resdetection_vres,0xe00098b4,2,ro
csr_register,hdmi_in1_frame_overflow,0xe00098bc,1,rw
csr_register,hdmi_in1_dma_frame_size,0xe00098c0,4,rw
csr_register,hdmi_in1_dma_slot0_status,0xe00098d0,1,rw
csr_register,hdmi_in1_dma_slot0_address,0xe00098d4,4,rw
csr_register,hdmi_in1_dma_slot1_status,0xe00098e4,1,rw
csr_register,hdmi_in1_dma_slot1_address,0xe00098e8,4,rw
csr_register,hdmi_in1_dma_ev_status,0xe00098f8,1,rw
csr_register,hdmi_in1_dma_ev_pending,0xe00098fc,1,rw
csr_register,hdmi_in1_dma_ev_enable,0xe0009900,1,rw
csr_register,hdmi_out0_core_underflow_enable,0xe0007800,1,rw
csr_register,hdmi_out0_core_underflow_update,0xe0007804,1,rw
csr_register,hdmi_out0_core_underflow_counter,0xe0007808,4,ro
csr_register,hdmi_out0_core_initiator_enable,0xe0007818,1,rw
csr_register,hdmi_out0_core_initiator_hres,0xe000781c,2,rw
csr_register,hdmi_out0_core_initiator_hsync_start,0xe0007824,2,rw
csr_register,hdmi_out0_core_initiator_hsync_end,0xe000782c,2,rw
csr_register,hdmi_out0_core_initiator_hscan,0xe0007834,2,rw
csr_register,hdmi_out0_core_initiator_vres,0xe000783c,2,rw
csr_register,hdmi_out0_core_initiator_vsync_start,0xe0007844,2,rw
csr_register,hdmi_out0_core_initiator_vsync_end,0xe000784c,2,rw
csr_register,hdmi_out0_core_initiator_vscan,0xe0007854,2,rw
csr_register,hdmi_out0_core_initiator_base,0xe000785c,4,rw
csr_register,hdmi_out0_core_initiator_length,0xe000786c,4,rw
csr_register,hdmi_out0_driver_clocking_cmd_data,0xe000787c,2,rw
csr_register,hdmi_out0_driver_clocking_send_cmd_data,0xe0007884,1,rw
csr_register,hdmi_out0_driver_clocking_send_go,0xe0007888,1,rw
csr_register,hdmi_out0_driver_clocking_status,0xe000788c,1,ro
csr_register,hdmi_out0_driver_clocking_pll_reset,0xe0007890,1,rw
csr_register,hdmi_out0_driver_clocking_pll_adr,0xe0007894,1,rw
csr_register,hdmi_out0_driver_clocking_pll_dat_r,0xe0007898,2,ro
csr_register,hdmi_out0_driver_clocking_pll_dat_w,0xe00078a0,2,rw
csr_register,hdmi_out0_driver_clocking_pll_read,0xe00078a8,1,rw
csr_register,hdmi_out0_driver_clocking_pll_write,0xe00078ac,1,rw
csr_register,hdmi_out0_driver_clocking_pll_drdy,0xe00078b0,1,ro
csr_register,hdmi_out1_core_underflow_enable,0xe0008000,1,rw
csr_register,hdmi_out1_core_underflow_update,0xe0008004,1,rw
csr_register,hdmi_out1_core_underflow_counter,0xe0008008,4,ro
csr_register,hdmi_out1_core_initiator_enable,0xe0008018,1,rw
csr_register,hdmi_out1_core_initiator_hres,0xe000801c,2,rw
csr_register,hdmi_out1_core_initiator_hsync_start,0xe0008024,2,rw
csr_register,hdmi_out1_core_initiator_hsync_end,0xe000802c,2,rw
csr_register,hdmi_out1_core_initiator_hscan,0xe0008034,2,rw
csr_register,hdmi_out1_core_initiator_vres,0xe000803c,2,rw
csr_register,hdmi_out1_core_initiator_vsync_start,0xe0008044,2,rw
csr_register,hdmi_out1_core_initiator_vsync_end,0xe000804c,2,rw
csr_register,hdmi_out1_core_initiator_vscan,0xe0008054,2,rw
csr_register,hdmi_out1_core_initiator_base,0xe000805c,4,rw
csr_register,hdmi_out1_core_initiator_length,0xe000806c,4,rw
csr_register,info_dna_id,0xe0006000,8,ro
csr_register,info_git_commit,0xe0006020,20,ro
csr_register,info_platform_platform,0xe0006070,8,ro
csr_register,info_platform_target,0xe0006090,8,ro
csr_register,sdram_dfii_control,0xe0004000,1,rw
csr_register,sdram_dfii_pi0_command,0xe0004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xe0004008,1,rw
csr_register,sdram_dfii_pi0_address,0xe000400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0xe0004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xe0004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0xe0004028,4,ro
csr_register,sdram_dfii_pi1_command,0xe0004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xe000403c,1,rw
csr_register,sdram_dfii_pi1_address,0xe0004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0xe0004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xe000404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0xe000405c,4,ro
csr_register,sdram_controller_bandwidth_update,0xe000406c,1,rw
csr_register,sdram_controller_bandwidth_nreads,0xe0004070,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0xe000407c,3,ro
csr_register,sdram_controller_bandwidth_data_width,0xe0004088,1,ro
csr_register,spiflash_bitbang,0xe0005000,1,rw
csr_register,spiflash_miso,0xe0005004,1,ro
csr_register,spiflash_bitbang_en,0xe0005008,1,rw
csr_register,timer0_load,0xe0002000,4,rw
csr_register,timer0_reload,0xe0002010,4,rw
csr_register,timer0_en,0xe0002020,1,rw
csr_register,timer0_update_value,0xe0002024,1,rw
csr_register,timer0_value,0xe0002028,4,ro
csr_register,timer0_ev_status,0xe0002038,1,rw
csr_register,timer0_ev_pending,0xe000203c,1,rw
csr_register,timer0_ev_enable,0xe0002040,1,rw
csr_register,uart_rxtx,0xe0001000,1,rw
csr_register,uart_txfull,0xe0001004,1,ro
csr_register,uart_rxempty,0xe0001008,1,ro
csr_register,uart_ev_status,0xe000100c,1,rw
csr_register,uart_ev_pending,0xe0001010,1,rw
csr_register,uart_ev_enable,0xe0001014,1,rw
csr_register,uart_phy_tuning_word,0xe0000800,4,rw
constant,nmi_interrupt,0,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,2,,
constant,ethmac_interrupt,3,,
constant,hdmi_in0_interrupt,4,,
constant,hdmi_in1_interrupt,5,,
constant,csr_data_width,8,,
constant,system_clock_frequency,75000000,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,l2_size,8192,,
constant,hdmi_in0_description,  Type A connector, marked as J1, on side with USB connectors.\r\n  To use J1, make sure:\r\n   * JP4 has a jumper (it connects / disconnects 5V to HDMI pin 18).\r\n   * JP2 (marked only as SDA/SCL - not to be confused with JP6 and JP6)\r\n     has *two* jumpers (horizontally).\r\n   * JP5 has a jumper (it enables the HDMI input buffer).\r\n,,
constant,hdmi_in0_mnemonic,J1,,
constant,hdmi_in1_description,  Type A connector, marked as J3, between audio connectors and\r\n  Ethernet RJ45 connector.\r\n  To use J3, make sure:\r\n  * JP8 has a jumper (it connects / disconnects 5V to HDMI pin 18)\r\n  * JP6 and JP7 do *not* have any jumpers (it connect J3's and J2's\r\n    EDID lines together).\r\n,,
constant,hdmi_in1_mnemonic,J3,,
constant,hdmi_out0_description,  Type A connector, marked as J2, next to the power connector.\r\n  To use J2, make sure:\r\n  * JP8 has a jumper (it connects / disconnects 5V to HDMI pin 18)\r\n  * JP6 and JP7 do *not* have any jumpers (it connect J3's and J2's\r\n    EDID lines together).\r\n,,
constant,hdmi_out0_mnemonic,J2,,
constant,hdmi_out1_description,  Micro-D connector, marked as JB, on the same side as switches\r\n  + LEDs but on the underside of the board below MOD connector.\r\n  Works as either output or input because it isn't buffered.\r\n  Also often referred to as 'JA'.\r\n,,
constant,hdmi_out1_mnemonic,JB,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,100,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,100,,
constant,remoteip4,100,,
constant,hdmi_out0_driver_clocking_max_pix_clk,100000000,,
constant,hdmi_out0_driver_clocking_clkfx_md_max_1000,2000,,
constant,config_clock_frequency,75000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_csr_data_width,8,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x10000000,16384,
memory_region,spiflash,0x20000000,16777216,
memory_region,main_ram,0x40000000,134217728,
memory_region,ethmac,0xb0000000,8192,
