Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed May 09 15:29:46 2018
| Host         : Win-rohr running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 940 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -239.507  -130462.898                   8736                22296       -2.163      -58.853                     28                22296        1.000        0.000                       0                  8753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk        -239.507  -130408.516                   8599                19912        0.058        0.000                      0                19912        2.750        0.000                       0                  7629  
  pll_dac_clk_1x        0.788        0.000                      0                   45        0.157        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.362       -0.740                      4                  412        0.104        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -1.974      -53.639                    133                 1839        0.100        0.000                      0                 1839        1.000        0.000                       0                   851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_adc_clk     pll_dac_clk_1x        2.829        0.000                      0                   28        0.445        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.792        0.000                      0                   94        0.088        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         8599  Failing Endpoints,  Worst Slack     -239.507ns,  Total Violation  -130408.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -239.507ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        247.079ns  (logic 175.181ns (70.901%)  route 71.898ns (29.099%))
  Logic Levels:           137  (CARRY4=2 DSP48E1=42 LUT2=1 LUT3=4 LUT5=42 LUT6=41 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, routed)        1.743     5.976    i_dsp/clk_i
    SLICE_X43Y18         FDRE                                         r  i_dsp/sum1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.432 r  i_dsp/sum1_reg[9]/Q
                         net (fo=4, routed)           1.013     7.445    i_dsp/dac_saturate[0]/input_i[9]
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.569 f  i_dsp/dac_saturate[0]/output_o[9]_INST_0_replica/O
                         net (fo=3, routed)           0.896     8.465    output_o[9]_repN_alias
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.589 r  i_dsp_i_5_replica/O
                         net (fo=1, routed)           0.528     9.116    i_dsp/adc_a[9]_repN_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.240 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_5_4/O
                         net (fo=1, routed)           0.648     9.889    i_dsp/xlnx_opt_genblk2[2].i_haze_i_5_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.013 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_5_5/O
                         net (fo=1, routed)           0.377    10.390    i_dsp/genblk2[2].i_haze/dat_i[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    14.231 r  i_dsp/genblk2[2].i_haze/kp_mult/P[0]
                         net (fo=13, routed)          0.718    14.949    i_dsp/output_direct[2][0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    15.073 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_14_1/O
                         net (fo=1, routed)           0.303    15.376    i_dsp/xlnx_opt_genblk2[2].i_haze_i_14_n_0_3
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.500 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_14_5/O
                         net (fo=1, routed)           0.667    16.167    i_dsp/genblk2[2].i_haze/dat_i[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    20.008 r  i_dsp/genblk2[2].i_haze/kp_mult/P[1]
                         net (fo=13, routed)          0.631    20.639    i_dsp/output_direct[2][1]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.124    20.763 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_13_1/O
                         net (fo=1, routed)           0.518    21.282    i_dsp/xlnx_opt_genblk2[2].i_haze_i_13_n_0_3
    SLICE_X32Y9          LUT6 (Prop_lut6_I2_O)        0.124    21.406 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_13_5/O
                         net (fo=1, routed)           0.517    21.923    i_dsp/genblk2[2].i_haze/dat_i[1]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841    25.764 r  i_dsp/genblk2[2].i_haze/kp_mult/P[2]
                         net (fo=15, routed)          0.816    26.580    i_dsp/output_direct[2][2]
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    26.704 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_12_1/O
                         net (fo=1, routed)           0.517    27.221    i_dsp/xlnx_opt_genblk2[2].i_haze_i_12_n_0_3
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.345 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_12_5/O
                         net (fo=1, routed)           0.396    27.741    i_dsp/genblk2[2].i_haze/dat_i[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    31.582 r  i_dsp/genblk2[2].i_haze/kp_mult/P[3]
                         net (fo=15, routed)          0.915    32.497    i_dsp/output_direct[2][3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.124    32.621 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_11_1/O
                         net (fo=1, routed)           0.526    33.147    i_dsp/xlnx_opt_genblk2[2].i_haze_i_11_n_0_3
    SLICE_X32Y3          LUT6 (Prop_lut6_I2_O)        0.124    33.271 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_11_5/O
                         net (fo=1, routed)           0.578    33.849    i_dsp/genblk2[2].i_haze/dat_i[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841    37.690 r  i_dsp/genblk2[2].i_haze/kp_mult/P[4]
                         net (fo=15, routed)          1.009    38.699    i_dsp/output_direct[2][4]
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    38.823 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_10_1/O
                         net (fo=1, routed)           0.526    39.349    i_dsp/xlnx_opt_genblk2[2].i_haze_i_10_n_0_3
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.124    39.473 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_10_5/O
                         net (fo=1, routed)           0.737    40.210    i_dsp/genblk2[2].i_haze/dat_i[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841    44.051 r  i_dsp/genblk2[2].i_haze/kp_mult/P[5]
                         net (fo=15, routed)          0.650    44.702    i_dsp/output_direct[2][5]
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    44.826 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_9_1/O
                         net (fo=1, routed)           0.302    45.128    i_dsp/xlnx_opt_genblk2[2].i_haze_i_9_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124    45.252 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_9_5/O
                         net (fo=1, routed)           0.376    45.628    i_dsp/genblk2[2].i_haze/dat_i[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841    49.469 r  i_dsp/genblk2[2].i_haze/kp_mult/P[6]
                         net (fo=15, routed)          0.704    50.173    i_dsp/output_direct[2][6]
    SLICE_X35Y6          LUT5 (Prop_lut5_I0_O)        0.124    50.297 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_8_1/O
                         net (fo=1, routed)           0.518    50.816    i_dsp/xlnx_opt_genblk2[2].i_haze_i_8_n_0_3
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.940 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_8_5/O
                         net (fo=1, routed)           0.711    51.651    i_dsp/genblk2[2].i_haze/dat_i[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    55.492 r  i_dsp/genblk2[2].i_haze/kp_mult/P[7]
                         net (fo=15, routed)          0.632    56.124    i_dsp/output_direct[2][7]
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    56.248 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_7_1/O
                         net (fo=1, routed)           0.518    56.766    i_dsp/xlnx_opt_genblk2[2].i_haze_i_7_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.890 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_7_5/O
                         net (fo=1, routed)           0.377    57.267    i_dsp/genblk2[2].i_haze/dat_i[7]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841    61.108 r  i_dsp/genblk2[2].i_haze/kp_mult/P[8]
                         net (fo=15, routed)          1.004    62.111    i_dsp/output_direct[2][8]
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.124    62.235 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_6_1/O
                         net (fo=1, routed)           0.518    62.754    i_dsp/xlnx_opt_genblk2[2].i_haze_i_6_n_0_3
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    62.878 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_6_5/O
                         net (fo=1, routed)           0.574    63.452    i_dsp/genblk2[2].i_haze/dat_i[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    67.293 r  i_dsp/genblk2[2].i_haze/kp_mult/P[9]
                         net (fo=15, routed)          0.717    68.010    i_dsp/output_direct[2][9]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.124    68.134 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_5_1/O
                         net (fo=1, routed)           0.303    68.437    i_dsp/xlnx_opt_genblk2[1].i_haze_i_5_n_0_3
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    68.561 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_5_5/O
                         net (fo=1, routed)           0.386    68.947    i_dsp/genblk2[1].i_haze/dat_i[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    72.788 r  i_dsp/genblk2[1].i_haze/kp_mult/P[0]
                         net (fo=11, routed)          0.527    73.315    i_dsp/output_direct[1][0]
    SLICE_X32Y5          LUT5 (Prop_lut5_I2_O)        0.124    73.439 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_14_1/O
                         net (fo=1, routed)           0.295    73.734    i_dsp/xlnx_opt_genblk2[1].i_haze_i_14_n_0_3
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    73.858 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_14_5/O
                         net (fo=1, routed)           0.390    74.248    i_dsp/genblk2[1].i_haze/dat_i[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    78.089 r  i_dsp/genblk2[1].i_haze/kp_mult/P[1]
                         net (fo=11, routed)          0.699    78.788    i_dsp/output_direct[1][1]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124    78.912 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_13_1/O
                         net (fo=1, routed)           0.441    79.353    i_dsp/xlnx_opt_genblk2[1].i_haze_i_13_n_0_3
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    79.477 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_13_5/O
                         net (fo=1, routed)           0.377    79.854    i_dsp/genblk2[1].i_haze/dat_i[1]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841    83.695 r  i_dsp/genblk2[1].i_haze/kp_mult/P[2]
                         net (fo=13, routed)          0.833    84.528    i_dsp/output_direct[1][2]
    SLICE_X34Y3          LUT5 (Prop_lut5_I2_O)        0.124    84.652 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_12_1/O
                         net (fo=1, routed)           0.296    84.948    i_dsp/xlnx_opt_genblk2[1].i_haze_i_12_n_0_3
    SLICE_X35Y3          LUT6 (Prop_lut6_I2_O)        0.124    85.072 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_12_5/O
                         net (fo=1, routed)           0.539    85.611    i_dsp/genblk2[1].i_haze/dat_i[2]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    89.452 r  i_dsp/genblk2[1].i_haze/kp_mult/P[3]
                         net (fo=13, routed)          0.657    90.109    i_dsp/output_direct[1][3]
    SLICE_X34Y4          LUT5 (Prop_lut5_I2_O)        0.124    90.233 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_11_1/O
                         net (fo=1, routed)           0.314    90.546    i_dsp/xlnx_opt_genblk2[0].i_haze_i_11_n_0_3
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124    90.670 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_11_5/O
                         net (fo=1, routed)           0.820    91.490    i_dsp/genblk2[0].i_haze/dat_i[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841    95.331 r  i_dsp/genblk2[0].i_haze/kp_mult/P[0]
                         net (fo=13, routed)          0.729    96.060    i_dsp/output_direct[0][0]
    SLICE_X29Y11         LUT5 (Prop_lut5_I4_O)        0.124    96.184 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_14_1/O
                         net (fo=1, routed)           0.283    96.468    i_dsp/xlnx_opt_genblk2[0].i_haze_i_14_n_0_3
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124    96.592 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_14_5/O
                         net (fo=1, routed)           0.590    97.182    i_dsp/genblk2[0].i_haze/dat_i[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841   101.023 r  i_dsp/genblk2[0].i_haze/kp_mult/P[1]
                         net (fo=13, routed)          0.537   101.560    i_dsp/output_direct[0][1]
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.124   101.684 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_13_1/O
                         net (fo=1, routed)           0.149   101.833    i_dsp/xlnx_opt_genblk2[0].i_haze_i_13_n_0_3
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124   101.957 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_13_5/O
                         net (fo=1, routed)           0.401   102.357    i_dsp/genblk2[0].i_haze/dat_i[1]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841   106.198 r  i_dsp/genblk2[0].i_haze/kp_mult/P[2]
                         net (fo=15, routed)          0.531   106.729    i_dsp/output_direct[0][2]
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124   106.853 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_12_1/O
                         net (fo=1, routed)           0.502   107.355    i_dsp/xlnx_opt_genblk2[0].i_haze_i_12_n_0_3
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124   107.479 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_12_5/O
                         net (fo=1, routed)           0.394   107.873    i_dsp/genblk2[0].i_haze/dat_i[2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841   111.714 r  i_dsp/genblk2[0].i_haze/kp_mult/P[3]
                         net (fo=15, routed)          0.911   112.625    i_dsp/output_direct[0][3]
    SLICE_X32Y3          LUT5 (Prop_lut5_I4_O)        0.124   112.749 r  i_dsp/genblk2[1].i_haze_i_73/O
                         net (fo=1, routed)           0.000   112.749    i_dsp/genblk2[1].i_haze_i_73_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.209   112.958 r  i_dsp/genblk2[1].i_haze_i_55/O
                         net (fo=1, routed)           0.296   113.254    i_dsp/genblk2[1].i_haze_i_55_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.297   113.551 r  i_dsp/genblk2[1].i_haze_i_11/O
                         net (fo=1, routed)           0.391   113.941    i_dsp/genblk2[1].i_haze/dat_i[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841   117.782 r  i_dsp/genblk2[1].i_haze/kp_mult/P[4]
                         net (fo=13, routed)          0.541   118.323    i_dsp/output_direct[1][4]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124   118.447 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_10_1/O
                         net (fo=1, routed)           0.291   118.738    i_dsp/xlnx_opt_genblk2[1].i_haze_i_10_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   118.862 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_10_5/O
                         net (fo=1, routed)           0.377   119.239    i_dsp/genblk2[1].i_haze/dat_i[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841   123.080 r  i_dsp/genblk2[1].i_haze/kp_mult/P[5]
                         net (fo=13, routed)          0.628   123.708    i_dsp/output_direct[1][5]
    SLICE_X33Y5          LUT5 (Prop_lut5_I2_O)        0.124   123.832 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_9_1/O
                         net (fo=1, routed)           0.462   124.294    i_dsp/xlnx_opt_genblk2[1].i_haze_i_9_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   124.418 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_9_5/O
                         net (fo=1, routed)           0.377   124.795    i_dsp/genblk2[1].i_haze/dat_i[5]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841   128.636 r  i_dsp/genblk2[1].i_haze/kp_mult/P[6]
                         net (fo=13, routed)          0.676   129.312    i_dsp/output_direct[1][6]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.124   129.436 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_8_1/O
                         net (fo=1, routed)           0.295   129.731    i_dsp/xlnx_opt_genblk2[1].i_haze_i_8_n_0_3
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124   129.855 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_8_5/O
                         net (fo=1, routed)           0.526   130.381    i_dsp/genblk2[1].i_haze/dat_i[6]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841   134.222 r  i_dsp/genblk2[1].i_haze/kp_mult/P[7]
                         net (fo=13, routed)          0.518   134.740    i_dsp/output_direct[1][7]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124   134.864 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_7_1/O
                         net (fo=1, routed)           0.292   135.157    i_dsp/xlnx_opt_genblk2[1].i_haze_i_7_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   135.281 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_7_5/O
                         net (fo=1, routed)           0.377   135.657    i_dsp/genblk2[1].i_haze/dat_i[7]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841   139.498 r  i_dsp/genblk2[1].i_haze/kp_mult/P[8]
                         net (fo=13, routed)          0.624   140.122    i_dsp/output_direct[1][8]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124   140.246 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_6_1/O
                         net (fo=1, routed)           0.526   140.772    i_dsp/xlnx_opt_genblk2[1].i_haze_i_6_n_0_3
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124   140.896 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_6_5/O
                         net (fo=1, routed)           0.396   141.292    i_dsp/genblk2[1].i_haze/dat_i[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841   145.133 r  i_dsp/genblk2[1].i_haze/kp_mult/P[9]
                         net (fo=13, routed)          0.633   145.766    i_dsp/output_direct[1][9]
    SLICE_X32Y7          LUT5 (Prop_lut5_I2_O)        0.124   145.890 r  i_dsp/genblk2[0].i_haze_i_71/O
                         net (fo=1, routed)           0.000   145.890    i_dsp/genblk2[0].i_haze_i_71_n_0
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.209   146.099 r  i_dsp/genblk2[0].i_haze_i_33/O
                         net (fo=1, routed)           0.409   146.508    i_dsp/genblk2[0].i_haze_i_33_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.297   146.805 r  i_dsp/genblk2[0].i_haze_i_5/O
                         net (fo=1, routed)           0.728   147.533    i_dsp/genblk2[0].i_haze/dat_i[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      3.841   151.374 r  i_dsp/genblk2[0].i_haze/kp_mult/P[4]
                         net (fo=15, routed)          0.680   152.054    i_dsp/output_direct[0][4]
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.124   152.178 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_10_1/O
                         net (fo=1, routed)           0.402   152.580    i_dsp/xlnx_opt_genblk2[0].i_haze_i_10_n_0_3
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124   152.704 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_10_5/O
                         net (fo=1, routed)           0.540   153.244    i_dsp/genblk2[0].i_haze/dat_i[4]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841   157.085 r  i_dsp/genblk2[0].i_haze/kp_mult/P[5]
                         net (fo=15, routed)          0.536   157.621    i_dsp/output_direct[0][5]
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.745 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_9_1/O
                         net (fo=1, routed)           0.149   157.894    i_dsp/xlnx_opt_genblk2[0].i_haze_i_9_n_0_3
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124   158.018 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_9_5/O
                         net (fo=1, routed)           0.401   158.419    i_dsp/genblk2[0].i_haze/dat_i[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841   162.260 r  i_dsp/genblk2[0].i_haze/kp_mult/P[6]
                         net (fo=15, routed)          0.679   162.939    i_dsp/output_direct[0][6]
    SLICE_X31Y14         LUT5 (Prop_lut5_I4_O)        0.124   163.063 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_8_1/O
                         net (fo=1, routed)           0.154   163.217    i_dsp/xlnx_opt_genblk2[0].i_haze_i_8_n_0_3
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124   163.341 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_8_5/O
                         net (fo=1, routed)           0.543   163.883    i_dsp/genblk2[0].i_haze/dat_i[6]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841   167.724 r  i_dsp/genblk2[0].i_haze/kp_mult/P[7]
                         net (fo=15, routed)          0.518   168.242    i_dsp/output_direct[0][7]
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   168.366 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_7_1/O
                         net (fo=1, routed)           0.403   168.769    i_dsp/xlnx_opt_genblk2[0].i_haze_i_7_n_0_3
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124   168.893 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_7_5/O
                         net (fo=1, routed)           0.402   169.295    i_dsp/genblk2[0].i_haze/dat_i[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841   173.136 r  i_dsp/genblk2[0].i_haze/kp_mult/P[8]
                         net (fo=15, routed)          0.702   173.839    i_dsp/output_direct[0][8]
    SLICE_X35Y17         LUT5 (Prop_lut5_I4_O)        0.124   173.962 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_6_1/O
                         net (fo=1, routed)           0.154   174.116    i_dsp/xlnx_opt_genblk2[0].i_haze_i_6_n_0_3
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124   174.240 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_6_5/O
                         net (fo=1, routed)           0.396   174.636    i_dsp/genblk2[0].i_haze/dat_i[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841   178.477 r  i_dsp/genblk2[0].i_haze/kp_mult/P[10]
                         net (fo=15, routed)          0.870   179.348    i_dsp/output_direct[0][10]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124   179.472 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_4_1/O
                         net (fo=1, routed)           0.415   179.887    i_dsp/xlnx_opt_genblk2[2].i_haze_i_4_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   180.011 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_4_5/O
                         net (fo=1, routed)           0.520   180.530    i_dsp/genblk2[2].i_haze/dat_i[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[10])
                                                      3.841   184.371 r  i_dsp/genblk2[2].i_haze/kp_mult/P[10]
                         net (fo=15, routed)          0.537   184.909    i_dsp/output_direct[2][10]
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.124   185.033 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_4_4/O
                         net (fo=1, routed)           0.302   185.335    i_dsp/xlnx_opt_genblk2[0].i_haze_i_4_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.124   185.459 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_4_5/O
                         net (fo=1, routed)           0.537   185.995    i_dsp/genblk2[0].i_haze/dat_i[10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841   189.836 r  i_dsp/genblk2[0].i_haze/kp_mult/P[11]
                         net (fo=15, routed)          0.761   190.598    i_dsp/output_direct[0][11]
    SLICE_X32Y11         LUT5 (Prop_lut5_I4_O)        0.124   190.722 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_3_1/O
                         net (fo=1, routed)           0.292   191.014    i_dsp/xlnx_opt_genblk2[2].i_haze_i_3_n_0_3
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124   191.138 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_3_5/O
                         net (fo=1, routed)           0.391   191.529    i_dsp/genblk2[2].i_haze/dat_i[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[11]_P[11])
                                                      3.841   195.370 r  i_dsp/genblk2[2].i_haze/kp_mult/P[11]
                         net (fo=15, routed)          0.685   196.055    i_dsp/output_direct[2][11]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124   196.179 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_3_1/O
                         net (fo=1, routed)           0.295   196.475    i_dsp/xlnx_opt_genblk2[0].i_haze_i_3_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   196.599 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_3_5/O
                         net (fo=1, routed)           0.713   197.312    i_dsp/genblk2[0].i_haze/dat_i[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_P[12])
                                                      3.841   201.153 r  i_dsp/genblk2[0].i_haze/kp_mult/P[12]
                         net (fo=15, routed)          0.849   202.002    i_dsp/output_direct[0][12]
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.124   202.126 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_2_1/O
                         net (fo=1, routed)           0.526   202.652    i_dsp/xlnx_opt_genblk2[2].i_haze_i_2_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124   202.776 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_2_5/O
                         net (fo=1, routed)           0.521   203.297    i_dsp/genblk2[2].i_haze/dat_i[12]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      3.841   207.138 r  i_dsp/genblk2[2].i_haze/kp_mult/P[12]
                         net (fo=15, routed)          0.958   208.096    i_dsp/output_direct[2][12]
    SLICE_X32Y8          LUT5 (Prop_lut5_I0_O)        0.124   208.220 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_2_1/O
                         net (fo=1, routed)           0.295   208.515    i_dsp/xlnx_opt_genblk2[1].i_haze_i_2_n_0_3
    SLICE_X33Y8          LUT6 (Prop_lut6_I2_O)        0.124   208.639 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_2_5/O
                         net (fo=1, routed)           0.390   209.029    i_dsp/genblk2[1].i_haze/dat_i[12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841   212.870 r  i_dsp/genblk2[1].i_haze/kp_mult/P[10]
                         net (fo=13, routed)          0.651   213.521    i_dsp/output_direct[1][10]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.124   213.645 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_4_1/O
                         net (fo=1, routed)           0.501   214.146    i_dsp/xlnx_opt_genblk2[1].i_haze_i_4_n_0_3
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124   214.270 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_4_5/O
                         net (fo=1, routed)           0.378   214.647    i_dsp/genblk2[1].i_haze/dat_i[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841   218.488 r  i_dsp/genblk2[1].i_haze/kp_mult/P[11]
                         net (fo=13, routed)          0.851   219.339    i_dsp/output_direct[1][11]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.124   219.463 r  i_dsp/genblk2[1].i_haze_i_69/O
                         net (fo=1, routed)           0.000   219.463    i_dsp/genblk2[1].i_haze_i_69_n_0
    SLICE_X33Y2          MUXF7 (Prop_muxf7_I0_O)      0.212   219.675 r  i_dsp/genblk2[1].i_haze_i_25/O
                         net (fo=1, routed)           0.296   219.971    i_dsp/genblk2[1].i_haze_i_25_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.299   220.270 r  i_dsp/genblk2[1].i_haze_i_3/O
                         net (fo=1, routed)           0.612   220.882    i_dsp/genblk2[1].i_haze/dat_i[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[11]_P[12])
                                                      3.841   224.723 r  i_dsp/genblk2[1].i_haze/kp_mult/P[12]
                         net (fo=13, routed)          0.661   225.384    i_dsp/output_direct[1][12]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.124   225.508 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_2_1/O
                         net (fo=1, routed)           0.343   225.851    i_dsp/xlnx_opt_genblk2[0].i_haze_i_2_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   225.975 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_2_5/O
                         net (fo=1, routed)           0.735   226.710    i_dsp/genblk2[0].i_haze/dat_i[12]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      3.841   230.551 r  i_dsp/genblk2[0].i_haze/kp_mult/P[13]
                         net (fo=29, routed)          0.615   231.166    i_dsp/output_direct[0][13]
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.124   231.290 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_1_1/O
                         net (fo=1, routed)           0.404   231.694    i_dsp/xlnx_opt_genblk2[2].i_haze_i_1_n_0_3
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124   231.818 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_1_5/O
                         net (fo=17, routed)          0.883   232.701    i_dsp/genblk2[2].i_haze/dat_i[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841   236.542 r  i_dsp/genblk2[2].i_haze/kp_mult/P[13]
                         net (fo=29, routed)          1.026   237.567    i_dsp/output_direct[2][13]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.124   237.691 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_1_1/O
                         net (fo=1, routed)           0.517   238.208    i_dsp/xlnx_opt_genblk2[1].i_haze_i_1_n_0_3
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124   238.332 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_1_5/O
                         net (fo=17, routed)          0.791   239.124    i_dsp/genblk2[1].i_haze/dat_i[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841   242.965 r  i_dsp/genblk2[1].i_haze/kp_mult/P[13]
                         net (fo=21, routed)          0.877   243.841    i_dsp/output_direct[1][13]
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.124   243.965 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_1_1/O
                         net (fo=1, routed)           0.452   244.418    i_dsp/xlnx_opt_genblk2[0].i_haze_i_1_n_0_3
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124   244.542 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_1_5/O
                         net (fo=17, routed)          0.965   245.507    i_dsp/genblk2[0].i_haze/dat_i[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      3.841   249.348 r  i_dsp/genblk2[0].i_haze/kp_mult/P[9]
                         net (fo=15, routed)          0.873   250.220    i_dsp/output_direct[0][9]
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124   250.344 r  i_dsp/genblk4[7].iq_2_outputs_i_61/O
                         net (fo=1, routed)           0.000   250.344    i_dsp/genblk4[7].iq_2_outputs_i_61_n_0
    SLICE_X31Y12         MUXF7 (Prop_muxf7_I0_O)      0.238   250.582 r  i_dsp/genblk4[7].iq_2_outputs_i_25/O
                         net (fo=1, routed)           0.000   250.582    i_dsp/genblk4[7].iq_2_outputs_i_25_n_0
    SLICE_X31Y12         MUXF8 (Prop_muxf8_I0_O)      0.104   250.686 r  i_dsp/genblk4[7].iq_2_outputs_i_5/O
                         net (fo=4, routed)           0.595   251.281    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/signal_i[9]
    SLICE_X27Y12         LUT2 (Prop_lut2_I0_O)        0.316   251.597 r  i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta[11]_i_4/O
                         net (fo=1, routed)           0.000   251.597    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta[11]_i_4_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   252.147 r  i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000   252.147    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[11]_i_1_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   252.403 r  i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[35]_i_2/O[2]
                         net (fo=22, routed)          0.652   253.055    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta0[35]
    SLICE_X27Y13         FDRE                                         r  i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=7639, routed)        1.494    13.384    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/clk_i
    SLICE_X27Y13         FDRE                                         r  i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[19]/C
                         clock pessimism              0.458    13.842    
                         clock uncertainty           -0.069    13.773    
    SLICE_X27Y13         FDRE (Setup_fdre_C_D)       -0.225    13.548    i_dsp/genblk4[7].iq_2_outputs/inputfilter/genblk2[0].lpf/delta_reg[19]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                        -253.055    
  -------------------------------------------------------------------
                         slack                               -239.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_dsp/genblk3[6].iq/shift_phase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk3[6].iq/iq_fgen/phase_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.290ns (63.245%)  route 0.169ns (36.755%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=7639, routed)        0.558     1.973    i_dsp/genblk3[6].iq/clk_i
    SLICE_X22Y54         FDRE                                         r  i_dsp/genblk3[6].iq/shift_phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_dsp/genblk3[6].iq/shift_phase_reg[1]/Q
                         net (fo=3, routed)           0.169     2.283    i_dsp/genblk3[6].iq/iq_fgen/shift_phase[1]
    SLICE_X20Y54         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.432 r  i_dsp/genblk3[6].iq/iq_fgen/phase_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.432    i_dsp/genblk3[6].iq/iq_fgen/phase_reg[0]_i_1_n_5
    SLICE_X20Y54         FDRE                                         r  i_dsp/genblk3[6].iq/iq_fgen/phase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=7639, routed)        0.829     2.370    i_dsp/genblk3[6].iq/iq_fgen/clk_i
    SLICE_X20Y54         FDRE                                         r  i_dsp/genblk3[6].iq/iq_fgen/phase_reg[2]/C
                         clock pessimism             -0.130     2.240    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.134     2.374    i_dsp/genblk3[6].iq/iq_fgen/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5     i_scope/adc_b_buf_reg_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_wfifo_reg_0_15_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X4Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.518ns (22.928%)  route 1.741ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.744     5.977    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.741     8.236    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.045%)  route 0.491ns (74.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.591     2.006    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.491     2.661    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52    dac_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.362ns,  Total Violation       -0.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.576ns (50.245%)  route 1.561ns (49.755%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.749     5.982    pwm[3]/clk
    SLICE_X42Y36         FDRE                                         r  pwm[3]/v_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.478     6.460 r  pwm[3]/v_r_reg[1]/Q
                         net (fo=2, routed)           0.859     7.319    pwm[3]/v_r[1]
    SLICE_X43Y36         LUT4 (Prop_lut4_I2_O)        0.295     7.614 r  pwm[3]/pwm_o_i_12/O
                         net (fo=1, routed)           0.000     7.614    pwm[3]/pwm_o_i_12_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.146 r  pwm[3]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.146    pwm[3]/pwm_o_reg_i_3_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.417 r  pwm[3]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, routed)           0.702     9.119    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.555     9.445    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.458     9.903    
                         clock uncertainty           -0.063     9.840    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -1.083     8.757    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 -0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.592     2.007    pwm[1]/clk
    SLICE_X43Y46         FDRE                                         r  pwm[1]/b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  pwm[1]/b_reg[9]/Q
                         net (fo=1, routed)           0.052     2.200    pwm[1]/b_reg_n_0_[9]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  pwm[1]/b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.245    pwm[1]/b[8]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  pwm[1]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.861     2.402    pwm[1]/clk
    SLICE_X42Y46         FDRE                                         r  pwm[1]/b_reg[8]/C
                         clock pessimism             -0.382     2.020    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     2.141    pwm[1]/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y36    pwm[3]/v_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y40    pwm[0]/vcnt_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          133  Failing Endpoints,  Worst Slack       -1.974ns,  Total Violation      -53.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 3.426ns (52.083%)  route 3.152ns (47.917%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.713     3.021    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y62          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.719     4.258    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.150     4.408 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.691     5.099    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_awready
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.376     5.475 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, routed)          0.729     6.204    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332     6.536 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.536    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.086 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.086    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.351     7.771    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.303     8.074 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.074    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.624 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.937 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.662     9.599    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.536     7.728    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X3Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267     7.995    
                         clock uncertainty           -0.083     7.912    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)       -0.287     7.625    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 -1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.565     0.906    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X7Y51          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.177     1.224    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[5]
    SLICE_X8Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.834     1.204    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X8Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y66  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=7639, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.580ns (12.647%)  route 4.006ns (87.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, routed)        1.745     5.978    i_dsp/clk_i
    SLICE_X43Y17         FDRE                                         r  i_dsp/sum2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     6.434 f  i_dsp/sum2_reg[15]/Q
                         net (fo=16, routed)          1.151     7.585    i_dsp/dac_saturate[1]/input_i[15]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.709 r  i_dsp/dac_saturate[1]/output_o[12]_INST_0/O
                         net (fo=13, routed)          2.855    10.564    dac_dat_b[12]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X42Y90         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism              0.173    13.627    
                         clock uncertainty           -0.189    13.438    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)       -0.045    13.393    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  2.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.340%)  route 0.828ns (81.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=7639, routed)        0.587     2.002    i_dsp/clk_i
    SLICE_X43Y16         FDRE                                         r  i_dsp/sum2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 f  i_dsp/sum2_reg[13]/Q
                         net (fo=16, routed)          0.185     2.328    i_dsp/dac_saturate[1]/input_i[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.373 r  i_dsp/dac_saturate[1]/output_o[11]_INST_0/O
                         net (fo=13, routed)          0.643     3.016    dac_dat_b[11]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X42Y61         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059     2.572    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.587%)  route 1.983ns (73.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, routed)        1.754     5.987    i_ams/clk_i
    SLICE_X41Y46         FDRE                                         r  i_ams/dac_b_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     6.406 r  i_ams/dac_b_o_reg[14]/Q
                         net (fo=2, routed)           1.983     8.389    pwm[1]/cfg[14]
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.299     8.688 r  pwm[1]/b[14]_i_2/O
                         net (fo=1, routed)           0.000     8.688    pwm[1]/b[14]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  pwm[1]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.576     9.466    pwm[1]/clk
    SLICE_X41Y45         FDRE                                         r  pwm[1]/b_reg[14]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029     9.480    pwm[1]/b_reg[14]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.072%)  route 0.528ns (78.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=7639, routed)        0.586     2.001    i_ams/clk_i
    SLICE_X39Y36         FDRE                                         r  i_ams/dac_c_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  i_ams/dac_c_o_reg[22]/Q
                         net (fo=2, routed)           0.528     2.670    pwm[2]/cfg[22]
    SLICE_X40Y2          FDRE                                         r  pwm[2]/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.862     2.403    pwm[2]/clk
    SLICE_X40Y2          FDRE                                         r  pwm[2]/v_reg[6]/C
                         clock pessimism             -0.075     2.328    
                         clock uncertainty            0.189     2.517    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066     2.583    pwm[2]/v_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.088    





