Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_time_synth.sdf", for root module "Testbench/TOP".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_time_synth.sdf", for root module "Testbench/TOP".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.RAMS32(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD1
Compiling module xil_defaultlib.RAM32X1S_HD2
Compiling module xil_defaultlib.RAM32X1S_HD3
Compiling module xil_defaultlib.RAM32X1S_HD4
Compiling module xil_defaultlib.RAM32X1S_HD5
Compiling module xil_defaultlib.RAM32X1S_HD6
Compiling module xil_defaultlib.RAM32X1S_HD7
Compiling module xil_defaultlib.RAM32X1S_HD8
Compiling module xil_defaultlib.RAM32X1S_HD9
Compiling module xil_defaultlib.RAM32X1S_HD10
Compiling module xil_defaultlib.RAM32X1S_HD11
Compiling module xil_defaultlib.RAM32X1S_HD12
Compiling module xil_defaultlib.RAM32X1S_HD13
Compiling module xil_defaultlib.RAM32X1S_HD14
Compiling module xil_defaultlib.RAM32X1S_HD15
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ACC
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.Sel_A
Compiling module xil_defaultlib.Sel_B
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Program_Memory
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.baud_rate_gen
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.baud_rate_gen_2_default
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_time_synth
