'''形式等效性检查'''<ref>中文译名请参见：{{Cite web|url=http://www.synopsys.com/cn/Tools/Verification/FormalEquivalence/Pages/default.aspx|title=形式等效性检查|publisher=Synopsys|accessdate=2014-02-28|archive-date=2015-09-24|archive-url=https://web.archive.org/web/20150924112649/http://www.synopsys.com/cn/Tools/Verification/FormalEquivalence/Pages/default.aspx|dead-url=no}}</ref>（{{lang-en|'''formal equivalence checking'''}}）是[[电子设计自动化|电子设计自动化]]的一个步骤，通常是在[[集成电路设计|集成电路设计]]中，通过一些数学方法（如[[二元决策图|二元决策图]]、[[布尔可满足性问题|布尔可满足性问题]]），来对不同电路之间进行[[形式验证|形式验证]]，比较它们在行为上是否等效。

== 参考文献 ==
{{Reflist}}
{{Refbegin}}
*''Electronic Design Automation For Integrated Circuits Handbook'', by Lavagno, Martin, and Scheffer, ISBN 0-8493-3096-3 A survey of the field.  This article was derived, with permission, from Volume 2, Chapter 4, ''Equivalence Checking'', by Fabio Somenzi and Andreas Kuehlmann.
*R.E. Bryant, ''Graph-based algorithms for Boolean function manipulation'', IEEE Transactions on Computers., C-35, pp. 677–691, 1986.  The original reference on BDDs.
{{Refend}}

== 相关条目 ==
* [[形式验证|形式验证]]

[[Category:電子設計自動化|Category:電子設計自動化]]