Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\praca\PLL.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\praca\PLL --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading praca/PLL.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\praca\PLL.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\praca\PLL\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading praca/PLL.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: PLL: Generating PLL "PLL" for QUARTUS_SYNTH
Info: altpll_0: "PLL" instantiated altpll "altpll_0"
Info: PLL: Done "PLL" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
