<stg><name>fft_stage_Pipeline_SKIP_X_SKIP_Y</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %m2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 0, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body26:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:1 %icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:2 %add_ln1027 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26:3 %br_ln1027 = br i1 %icmp_ln1027, void %if.else136, void %if.end199.loopexit93.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
if.else136:0 %k2_load = load i7 %k2

]]></Node>
<StgValue><ssdm name="k2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else136:2 %m1_load = load i8 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else136:3 %add_ln57 = add i8 %m1_load, i8 2

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else136:6 %icmp_ln1027_4 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else136:8 %select_ln1027_2 = select i1 %icmp_ln1027_4, i8 %add_ln57, i8 %m1_load

]]></Node>
<StgValue><ssdm name="select_ln1027_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="8">
<![CDATA[
if.else136:9 %trunc_ln388 = trunc i8 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else136:99 %add_ln22 = add i7 %k2_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
if.else136:100 %k2_1 = select i1 %icmp_ln1027_4, i7 1, i7 %add_ln22

]]></Node>
<StgValue><ssdm name="k2_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else136:101 %store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else136:102 %store_ln22 = store i8 %select_ln1027_2, i8 %m1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else136:104 %store_ln22 = store i7 %k2_1, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else136:1 %m2_load = load i8 %m2

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else136:7 %select_ln1027 = select i1 %icmp_ln1027_4, i8 0, i8 %m2_load

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else136:10 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln388, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else136:11 %or_ln1027 = or i6 %trunc_ln388, i6 1

]]></Node>
<StgValue><ssdm name="or_ln1027"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else136:12 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln1027, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="8">
<![CDATA[
if.else136:13 %zext_ln388 = zext i8 %select_ln1027

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else136:14 %add_ln388 = add i12 %tmp_6, i12 %zext_ln388

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
if.else136:15 %zext_ln388_1 = zext i12 %add_ln388

]]></Node>
<StgValue><ssdm name="zext_ln388_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:16 %I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388_1

]]></Node>
<StgValue><ssdm name="I_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else136:17 %add_ln328 = add i12 %tmp_s, i12 %zext_ln388

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
if.else136:24 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else136:33 %or_ln30 = or i8 %select_ln1027, i8 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="8">
<![CDATA[
if.else136:34 %zext_ln388_2 = zext i8 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln388_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else136:35 %add_ln388_1 = add i12 %tmp_s, i12 %zext_ln388_2

]]></Node>
<StgValue><ssdm name="add_ln388_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
if.else136:36 %zext_ln388_3 = zext i12 %add_ln388_1

]]></Node>
<StgValue><ssdm name="zext_ln388_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:37 %I_addr_5 = getelementptr i32 %I, i64 0, i64 %zext_ln388_3

]]></Node>
<StgValue><ssdm name="I_addr_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else136:38 %add_ln388_2 = add i12 %tmp_6, i12 %zext_ln388_2

]]></Node>
<StgValue><ssdm name="add_ln388_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
if.else136:43 %I_load_4 = load i12 %I_addr_5

]]></Node>
<StgValue><ssdm name="I_load_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else136:98 %add_ln47 = add i8 %select_ln1027, i8 2

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else136:103 %store_ln22 = store i8 %add_ln47, i8 %m2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
if.else136:24 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
if.else136:25 %trunc_ln388_1 = trunc i32 %I_load

]]></Node>
<StgValue><ssdm name="trunc_ln388_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else136:27 %trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
if.else136:39 %zext_ln388_4 = zext i12 %add_ln388_2

]]></Node>
<StgValue><ssdm name="zext_ln388_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:40 %I_addr_6 = getelementptr i32 %I, i64 0, i64 %zext_ln388_4

]]></Node>
<StgValue><ssdm name="I_addr_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
if.else136:43 %I_load_4 = load i12 %I_addr_5

]]></Node>
<StgValue><ssdm name="I_load_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
if.else136:44 %trunc_ln388_2 = trunc i32 %I_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln388_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else136:46 %trunc_ln388_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
if.else136:52 %I_load_5 = load i12 %I_addr_6

]]></Node>
<StgValue><ssdm name="I_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
if.else136:26 %p_r_M_real = bitcast i16 %trunc_ln388_1

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
if.else136:28 %p_r_M_imag = bitcast i16 %trunc_ln388_s

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:29 %mul3_i_i = hmul i16 %p_r_M_imag, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:31 %mul6_i_i = hmul i16 %p_r_M_real, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
if.else136:47 %p_r_M_imag_2 = bitcast i16 %trunc_ln388_3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:48 %mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
if.else136:52 %I_load_5 = load i12 %I_addr_6

]]></Node>
<StgValue><ssdm name="I_load_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
if.else136:53 %trunc_ln388_4 = trunc i32 %I_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln388_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else136:55 %trunc_ln388_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:29 %mul3_i_i = hmul i16 %p_r_M_imag, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:31 %mul6_i_i = hmul i16 %p_r_M_real, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
if.else136:45 %p_r_M_real_2 = bitcast i16 %trunc_ln388_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:48 %mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:50 %mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
if.else136:54 %p_r_M_real_4 = bitcast i16 %trunc_ln388_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
if.else136:56 %p_r_M_imag_4 = bitcast i16 %trunc_ln388_5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:57 %mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:59 %mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:29 %mul3_i_i = hmul i16 %p_r_M_imag, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:31 %mul6_i_i = hmul i16 %p_r_M_real, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:48 %mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:50 %mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:57 %mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:59 %mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="109" st_id="7" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:29 %mul3_i_i = hmul i16 %p_r_M_imag, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:31 %mul6_i_i = hmul i16 %p_r_M_real, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:48 %mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:50 %mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:57 %mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:59 %mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="115" st_id="8" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:30 %p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:32 %p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:49 %p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:50 %mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:57 %mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0

]]></Node>
<StgValue><ssdm name="mul3_i_i3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:59 %mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0

]]></Node>
<StgValue><ssdm name="mul6_i_i3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="121" st_id="9" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:30 %p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:32 %p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:49 %p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:51 %p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_18"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:58 %p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:60 %p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="127" st_id="10" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:30 %p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:32 %p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:49 %p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:51 %p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_18"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:58 %p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:60 %p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
if.else136:18 %zext_ln328 = zext i12 %add_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:19 %I_addr_4 = getelementptr i32 %I, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="I_addr_4"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:30 %p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:32 %p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:49 %p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:51 %p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_18"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:58 %p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:60 %p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
if.else136:61 %I_load_6 = load i12 %I_addr_4

]]></Node>
<StgValue><ssdm name="I_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="142" st_id="12" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:30 %p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:32 %p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:49 %p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_1"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:51 %p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_18"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:58 %p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:60 %p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
if.else136:61 %I_load_6 = load i12 %I_addr_4

]]></Node>
<StgValue><ssdm name="I_load_6"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
if.else136:62 %trunc_ln328 = trunc i32 %I_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else136:64 %trunc_ln328_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln328_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="151" st_id="13" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:51 %p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_18"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:58 %p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3

]]></Node>
<StgValue><ssdm name="p_r_2"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:60 %p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
if.else136:63 %p_r_M_real_6 = bitcast i16 %trunc_ln328

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:66 %p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:70 %p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
if.else136:65 %p_r_M_imag_6 = bitcast i16 %trunc_ln328_6

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:66 %p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:67 %p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:68 %p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_18"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:69 %p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_20"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:70 %p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:71 %p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:72 %p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_19"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:73 %p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="166" st_id="15" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:66 %p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:67 %p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:68 %p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_18"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:69 %p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_20"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:70 %p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:71 %p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:72 %p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_19"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:73 %p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="174" st_id="16" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:66 %p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:67 %p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:68 %p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_18"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:69 %p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_20"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:70 %p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:71 %p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:72 %p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_19"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:73 %p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="182" st_id="17" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:66 %p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:67 %p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:68 %p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_18"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:69 %p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_20"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:70 %p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:71 %p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:72 %p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_19"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:73 %p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="190" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:67 %p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:68 %p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_18"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:69 %p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_20"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:71 %p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:72 %p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2

]]></Node>
<StgValue><ssdm name="p_r_M_real_19"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:73 %p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="196" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:74 %p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:75 %p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:80 %p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:81 %p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:86 %p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:87 %p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="202" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:74 %p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:75 %p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:80 %p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:81 %p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:86 %p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:87 %p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_16"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:92 %p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:93 %p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="210" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:74 %p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:75 %p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:80 %p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:81 %p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:86 %p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:87 %p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_16"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:92 %p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:93 %p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="218" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:74 %p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:75 %p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:80 %p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:81 %p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:86 %p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:87 %p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_16"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:92 %p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:93 %p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="226" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:74 %p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:75 %p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:80 %p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:81 %p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:86 %p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:87 %p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20

]]></Node>
<StgValue><ssdm name="p_r_M_imag_16"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:92 %p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:93 %p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_17"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
if.end199.loopexit93.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:20 %X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:41 %X_addr_5 = getelementptr i32 %X, i64 0, i64 %zext_ln388_3

]]></Node>
<StgValue><ssdm name="X_addr_5"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
if.else136:76 %bitcast_ln36 = bitcast i16 %p_r_M_real_12

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
if.else136:77 %bitcast_ln36_1 = bitcast i16 %p_r_M_imag_12

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else136:78 %add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_1, i16 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="add3_i_i290_partset"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
if.else136:79 %store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
if.else136:82 %bitcast_ln37 = bitcast i16 %p_r_M_real_14

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
if.else136:83 %bitcast_ln37_1 = bitcast i16 %p_r_M_imag_14

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else136:84 %add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_1, i16 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="add3_i_i294_partset"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
if.else136:85 %store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr_5

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:92 %p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else136:93 %p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21

]]></Node>
<StgValue><ssdm name="p_r_M_imag_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.else136:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
if.else136:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:21 %X_addr_4 = getelementptr i32 %X, i64 0, i64 %zext_ln388_1

]]></Node>
<StgValue><ssdm name="X_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.else136:22 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
if.else136:23 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else136:42 %X_addr_6 = getelementptr i32 %X, i64 0, i64 %zext_ln388_4

]]></Node>
<StgValue><ssdm name="X_addr_6"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
if.else136:88 %bitcast_ln38 = bitcast i16 %p_r_M_real_16

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
if.else136:89 %bitcast_ln38_1 = bitcast i16 %p_r_M_imag_16

]]></Node>
<StgValue><ssdm name="bitcast_ln38_1"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else136:90 %sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_1, i16 %bitcast_ln38

]]></Node>
<StgValue><ssdm name="sub3_i_i298_partset"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
if.else136:91 %store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
if.else136:94 %bitcast_ln39 = bitcast i16 %p_r_M_real_17

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
if.else136:95 %bitcast_ln39_1 = bitcast i16 %p_r_M_imag_17

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else136:96 %sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_1, i16 %bitcast_ln39

]]></Node>
<StgValue><ssdm name="sub3_i_i302_partset"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
if.else136:97 %store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_6

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
if.else136:105 %br_ln22 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
