Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Nov  2 13:35:04 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/yuv_filter_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                                   Instance                                   |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                                 |                                                                           (top) |        632 |        610 |       0 |   22 | 872 |      0 |      0 |         15 |
|   bd_0_i                                                                     |                                                                            bd_0 |        632 |        610 |       0 |   22 | 872 |      0 |      0 |         15 |
|     hls_inst                                                                 |                                                                 bd_0_hls_inst_0 |        632 |        610 |       0 |   22 | 872 |      0 |      0 |         15 |
|       (hls_inst)                                                             |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       U0                                                                     |                                                      bd_0_hls_inst_0_yuv_filter |        632 |        610 |       0 |   22 | 872 |      0 |      0 |         15 |
|         (U0)                                                                 |                                                      bd_0_hls_inst_0_yuv_filter |          0 |          0 |       0 |    0 |   2 |      0 |      0 |          0 |
|         U_scale_c_U                                                          |                                         bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S |         10 |          6 |       0 |    4 |   5 |      0 |      0 |          0 |
|           (U_scale_c_U)                                                      |                                         bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d3_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_shiftReg_25 |          5 |          1 |       0 |    4 |   0 |      0 |      0 |          0 |
|         V_scale_c_U                                                          |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_0 |         11 |          7 |       0 |    4 |   5 |      0 |      0 |          0 |
|           (V_scale_c_U)                                                      |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_0 |          6 |          6 |       0 |    0 |   5 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d3_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_shiftReg_24 |          5 |          1 |       0 |    4 |   0 |      0 |      0 |          0 |
|         Y_scale_c_U                                                          |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_1 |         10 |          6 |       0 |    4 |   5 |      0 |      0 |          0 |
|           (Y_scale_c_U)                                                      |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_1 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d3_S_shiftReg                                 |                                bd_0_hls_inst_0_yuv_filter_fifo_w8_d3_S_shiftReg |          5 |          1 |       0 |    4 |   0 |      0 |      0 |          0 |
|         entry_proc_U0                                                        |                                           bd_0_hls_inst_0_yuv_filter_entry_proc |          0 |          0 |       0 |    0 |   1 |      0 |      0 |          0 |
|         p_scale_channels_ch1_U                                               |                                         bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S |         15 |         15 |       0 |    0 |  12 |      0 |      0 |          0 |
|           (p_scale_channels_ch1_U)                                           |                                         bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S |          5 |          5 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg_23 |         10 |         10 |       0 |    0 |   8 |      0 |      0 |          0 |
|         p_scale_channels_ch2_U                                               |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_2 |         11 |         11 |       0 |    0 |  12 |      0 |      0 |          0 |
|           (p_scale_channels_ch2_U)                                           |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_2 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg_22 |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|         p_scale_channels_ch3_U                                               |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_3 |         11 |         11 |       0 |    0 |  12 |      0 |      0 |          0 |
|           (p_scale_channels_ch3_U)                                           |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_3 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg_21 |          8 |          8 |       0 |    0 |   8 |      0 |      0 |          0 |
|         p_scale_height_U                                                     |                                        bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S |         36 |         36 |       0 |    0 |  36 |      0 |      0 |          0 |
|           (p_scale_height_U)                                                 |                                        bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S |          4 |          4 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w16_d2_S_shiftReg                                |                            bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_shiftReg_20 |         32 |         32 |       0 |    0 |  32 |      0 |      0 |          0 |
|         p_scale_width_U                                                      |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_4 |         35 |         35 |       0 |    0 |  36 |      0 |      0 |          0 |
|           (p_scale_width_U)                                                  |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_4 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w16_d2_S_shiftReg                                |                            bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_shiftReg_19 |         32 |         32 |       0 |    0 |  32 |      0 |      0 |          0 |
|         p_yuv_channels_ch1_U                                                 |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_5 |         12 |         12 |       0 |    0 |  20 |      0 |      0 |          0 |
|           (p_yuv_channels_ch1_U)                                             |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_5 |          4 |          4 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg_18 |          8 |          8 |       0 |    0 |  16 |      0 |      0 |          0 |
|         p_yuv_channels_ch2_U                                                 |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_6 |         11 |         11 |       0 |    0 |  20 |      0 |      0 |          0 |
|           (p_yuv_channels_ch2_U)                                             |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_6 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                             bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg_17 |          8 |          8 |       0 |    0 |  16 |      0 |      0 |          0 |
|         p_yuv_channels_ch3_U                                                 |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_7 |         11 |         11 |       0 |    0 |  20 |      0 |      0 |          0 |
|           (p_yuv_channels_ch3_U)                                             |                                       bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_7 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w8_d2_S_shiftReg                                 |                                bd_0_hls_inst_0_yuv_filter_fifo_w8_d2_S_shiftReg |          8 |          8 |       0 |    0 |  16 |      0 |      0 |          0 |
|         p_yuv_height_U                                                       |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_8 |         19 |         19 |       0 |    0 |  36 |      0 |      0 |          0 |
|           (p_yuv_height_U)                                                   |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_8 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w16_d2_S_shiftReg                                |                            bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_shiftReg_16 |         16 |         16 |       0 |    0 |  32 |      0 |      0 |          0 |
|         p_yuv_width_U                                                        |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_9 |         20 |         20 |       0 |    0 |  36 |      0 |      0 |          0 |
|           (p_yuv_width_U)                                                    |                                      bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_9 |          3 |          3 |       0 |    0 |   4 |      0 |      0 |          0 |
|           U_yuv_filter_fifo_w16_d2_S_shiftReg                                |                               bd_0_hls_inst_0_yuv_filter_fifo_w16_d2_S_shiftReg |         17 |         17 |       0 |    0 |  32 |      0 |      0 |          0 |
|         rgb2yuv_1_U0                                                         |                                            bd_0_hls_inst_0_yuv_filter_rgb2yuv_1 |        148 |        143 |       0 |    5 | 268 |      0 |      0 |          6 |
|           (rgb2yuv_1_U0)                                                     |                                            bd_0_hls_inst_0_yuv_filter_rgb2yuv_1 |          3 |          3 |       0 |    0 |  39 |      0 |      0 |          0 |
|           grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72         |     bd_0_hls_inst_0_yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y |        144 |        139 |       0 |    5 | 229 |      0 |      0 |          5 |
|             (grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72)     |     bd_0_hls_inst_0_yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y |        106 |        101 |       0 |    5 | 227 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                         |            bd_0_hls_inst_0_yuv_filter_flow_control_loop_pipe_sequential_init_15 |          8 |          8 |       0 |    0 |   2 |      0 |      0 |          0 |
|             mac_muladd_8ns_5ns_8ns_13_4_1_U9                                 |                        bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_2_U             |                bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_2 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_8ns_7ns_8ns_15_4_1_U8                                 |                        bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U             |                bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_8ns_7s_8ns_15_4_1_U7                                  |                         bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1_DSP48_0_U              |                 bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_8ns_8s_15s_16_4_1_U10                                 |                         bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_8s_15s_16_4_1 |         13 |         13 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8ns_8s_15s_16_4_1_DSP48_3_U              |                 bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_8s_15s_16_4_1_DSP48_3 |         13 |         13 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_8ns_8s_16s_16_4_1_U11                                 |                         bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_8s_16s_16_4_1 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U              |                 bd_0_hls_inst_0_yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
|           mul_mul_16ns_16ns_32_4_1_U25                                       |                          bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1_13 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
|             yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5_U                    |                  bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5_14 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
|         start_for_yuv2rgb_1_U0_U                                             |                               bd_0_hls_inst_0_yuv_filter_start_for_yuv2rgb_1_U0 |          4 |          4 |       0 |    0 |   4 |      0 |      0 |          0 |
|         start_for_yuv_scale_U0_U                                             |                               bd_0_hls_inst_0_yuv_filter_start_for_yuv_scale_U0 |         10 |         10 |       0 |    0 |   4 |      0 |      0 |          0 |
|         yuv2rgb_1_U0                                                         |                                            bd_0_hls_inst_0_yuv_filter_yuv2rgb_1 |        188 |        183 |       0 |    5 | 259 |      0 |      0 |          5 |
|           (yuv2rgb_1_U0)                                                     |                                            bd_0_hls_inst_0_yuv_filter_yuv2rgb_1 |          2 |          2 |       0 |    0 |  87 |      0 |      0 |          0 |
|           grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72         |     bd_0_hls_inst_0_yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y |        185 |        180 |       0 |    5 | 172 |      0 |      0 |          4 |
|             (grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72)     |     bd_0_hls_inst_0_yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y |         74 |         69 |       0 |    5 | 170 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                         |            bd_0_hls_inst_0_yuv_filter_flow_control_loop_pipe_sequential_init_12 |         64 |         64 |       0 |    0 |   2 |      0 |      0 |          0 |
|             mac_muladd_8s_8s_17s_17_4_1_U67                                  |                          bd_0_hls_inst_0_yuv_filter_mac_muladd_8s_8s_17s_17_4_1 |         16 |         16 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U               |                  bd_0_hls_inst_0_yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7 |         16 |         16 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_8s_9ns_18s_18_4_1_U68                                 |                         bd_0_hls_inst_0_yuv_filter_mac_muladd_8s_9ns_18s_18_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_8s_9ns_18s_18_4_1_DSP48_8_U              |                 bd_0_hls_inst_0_yuv_filter_mac_muladd_8s_9ns_18s_18_4_1_DSP48_8 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mac_muladd_9s_9ns_8ns_18_4_1_U66                                 |                         bd_0_hls_inst_0_yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |          1 |
|               yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1_DSP48_6_U              |                 bd_0_hls_inst_0_yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1_DSP48_6 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |          1 |
|             mul_8s_9s_17_1_1_U65                                             |                                     bd_0_hls_inst_0_yuv_filter_mul_8s_9s_17_1_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|           mul_mul_16ns_16ns_32_4_1_U81                                       |                          bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1_10 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          1 |
|             yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5_U                    |                  bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5_11 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          1 |
|         yuv_scale_U0                                                         |                                            bd_0_hls_inst_0_yuv_filter_yuv_scale |         75 |         75 |       0 |    0 |  79 |      0 |      0 |          4 |
|           (yuv_scale_U0)                                                     |                                            bd_0_hls_inst_0_yuv_filter_yuv_scale |          6 |          6 |       0 |    0 |  40 |      0 |      0 |          0 |
|           grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94     | bd_0_hls_inst_0_yuv_filter_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y |         68 |         68 |       0 |    0 |  39 |      0 |      0 |          3 |
|             (grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94) | bd_0_hls_inst_0_yuv_filter_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y |          5 |          5 |       0 |    0 |  37 |      0 |      0 |          3 |
|             flow_control_loop_pipe_sequential_init_U                         |               bd_0_hls_inst_0_yuv_filter_flow_control_loop_pipe_sequential_init |         63 |         63 |       0 |    0 |   2 |      0 |      0 |          0 |
|           mul_mul_16ns_16ns_32_4_1_U51                                       |                             bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
|             yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5_U                    |                     bd_0_hls_inst_0_yuv_filter_mul_mul_16ns_16ns_32_4_1_DSP48_5 |          2 |          2 |       0 |    0 |   0 |      0 |      0 |          1 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


