Library ieee;
Use ieee.std_logic_1164.all, work.p1_pack.all;




Entity sh_reg is
Generic (n : natural := 4); -- specifiable parameter
(default to 4)

Port (x : in std_logic_vector(n-1 downto 0);
z : out std_logic;
Sel : in sh_reg_sel;
Ck : in std_logic);

End sh_reg; 