Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: modulo_principal_clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "modulo_principal_clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "modulo_principal_clock"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : modulo_principal_clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_9hz.v" into library work
Parsing module <clock_9hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_7hz.v" into library work
Parsing module <clock_7hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_5hz.v" into library work
Parsing module <clock_5hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_500hz.v" into library work
Parsing module <clock_500hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_32hz.v" into library work
Parsing module <clock_32hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_2hz.v" into library work
Parsing module <clock_2hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_15hz.v" into library work
Parsing module <clock_15hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_13hz.v" into library work
Parsing module <clock_13hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_11hz.v" into library work
Parsing module <clock_11hz>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\bcd_7seg.v" into library work
Parsing module <bcd_7seg>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\modulo_principal_clock.v" into library work
Parsing module <modulo_principal_clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <modulo_principal_clock>.

Elaborating module <clock_500hz>.

Elaborating module <bcd_7seg>.

Elaborating module <clock_32hz>.

Elaborating module <clock_2hz>.

Elaborating module <clock_5hz>.

Elaborating module <clock_7hz>.

Elaborating module <clock_9hz>.

Elaborating module <clock_11hz>.

Elaborating module <clock_13hz>.

Elaborating module <clock_15hz>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <modulo_principal_clock>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\modulo_principal_clock.v".
    Found 3-bit register for signal <SevenSegmentEnable>.
    Found 3-bit register for signal <select>.
    Found 7-bit register for signal <seg>.
    Found 3-bit adder for signal <select[2]_GND_1_o_add_13_OUT> created at line 69.
    Found 8x8-bit Read Only RAM for signal <_n0096>
    Found 1-bit 8-to-1 multiplexer for signal <LED> created at line 85.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <modulo_principal_clock> synthesized.

Synthesizing Unit <clock_500hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_500hz.v".
        DIVISOR = 28'b0000000000110000110101000000
    Found 1-bit register for signal <clock_500>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_2_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_2_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_500hz> synthesized.

Synthesizing Unit <bcd_7seg>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\bcd_7seg.v".
    Summary:
	no macro.
Unit <bcd_7seg> synthesized.

Synthesizing Unit <clock_32hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_32hz.v".
        DIVISOR = 28'b0000001011111010111100001000
    Found 1-bit register for signal <clock_32>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_4_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_4_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_32hz> synthesized.

Synthesizing Unit <clock_2hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_2hz.v".
        DIVISOR = 28'b0010111110101111000010000000
    Found 1-bit register for signal <clock_2>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_5_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_5_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_2hz> synthesized.

Synthesizing Unit <clock_5hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_5hz.v".
        DIVISOR = 28'b0001001100010010110100000000
    Found 1-bit register for signal <clock_5>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_6_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_6_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_5hz> synthesized.

Synthesizing Unit <clock_7hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_7hz.v".
        DIVISOR = 28'b0000110110011111101110010010
    Found 1-bit register for signal <clock_7>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_7_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_7_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_7hz> synthesized.

Synthesizing Unit <clock_9hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_9hz.v".
        DIVISOR = 28'b0000101010011000101011000111
    Found 1-bit register for signal <clock_9>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_8_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_8_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_9hz> synthesized.

Synthesizing Unit <clock_11hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_11hz.v".
        DIVISOR = 28'b0000100010101011011101011101
    Found 1-bit register for signal <clock_11>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_9_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_9_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_11hz> synthesized.

Synthesizing Unit <clock_13hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_13hz.v".
        DIVISOR = 28'b0000011101010110000000010011
    Found 1-bit register for signal <clock_13>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_10_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_10_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_13hz> synthesized.

Synthesizing Unit <clock_15hz>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\clockdivider_6732\clock_15hz.v".
        DIVISOR = 28'b0000011001011011100110101010
    Found 1-bit register for signal <clock_15>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_11_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_11_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_15hz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 28-bit adder                                          : 9
 3-bit adder                                           : 1
# Registers                                            : 21
 1-bit register                                        : 9
 28-bit register                                       : 9
 3-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 18
 28-bit comparator greater                             : 18
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_11hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_11hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_13hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_13hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_15hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_15hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_2hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_2hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_32hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_32hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_500hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_500hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_5hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_5hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_7hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_7hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_9hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_9hz> synthesized (advanced).

Synthesizing (advanced) Unit <modulo_principal_clock>.
The following registers are absorbed into counter <select>: 1 register on signal <select>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0096> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <decena>        |          |
    -----------------------------------------------------------------------
Unit <modulo_principal_clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 10
 28-bit up counter                                     : 9
 3-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 18
 28-bit comparator greater                             : 18
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <modulo_principal_clock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block modulo_principal_clock, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 274
 Flip-Flops                                            : 274

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : modulo_principal_clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1337
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 243
#      LUT2                        : 270
#      LUT3                        : 48
#      LUT4                        : 31
#      LUT5                        : 117
#      LUT6                        : 2
#      MUXCY                       : 354
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 252
# FlipFlops/Latches                : 274
#      FD                          : 264
#      FDE                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 3
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             274  out of  11440     2%  
 Number of Slice LUTs:                  728  out of   5720    12%  
    Number used as Logic:               728  out of   5720    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    734
   Number with an unused Flip Flop:     460  out of    734    62%  
   Number with an unused LUT:             6  out of    734     0%  
   Number of fully used LUT-FF pairs:   268  out of    734    36%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    200    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clock_dis/clock_500                | NONE(SevenSegmentEnable_0)| 13    |
clock                              | BUFGP                     | 261   |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.374ns (Maximum Frequency: 228.602MHz)
   Minimum input arrival time before clock: 3.241ns
   Maximum output required time after clock: 5.549ns
   Maximum combinational path delay: 6.935ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_dis/clock_500'
  Clock period: 3.200ns (frequency: 312.500MHz)
  Total number of paths / destination ports: 53 / 23
-------------------------------------------------------------------------
Delay:               3.200ns (Levels of Logic = 1)
  Source:            select_1 (FF)
  Destination:       SevenSegmentEnable_0 (FF)
  Source Clock:      clock_dis/clock_500 rising
  Destination Clock: clock_dis/clock_500 rising

  Data Path: select_1 to SevenSegmentEnable_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.116  select_1 (select_1)
     LUT3:I1->O           10   0.250   1.007  _n0067_inv1 (_n0067_inv)
     FDE:CE                    0.302          SevenSegmentEnable_0
    ----------------------------------------
    Total                      3.200ns (1.077ns logic, 2.123ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.374ns (frequency: 228.602MHz)
  Total number of paths / destination ports: 16047 / 261
-------------------------------------------------------------------------
Delay:               4.374ns (Levels of Logic = 8)
  Source:            c3/counter_1 (FF)
  Destination:       c3/counter_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: c3/counter_1 to c3/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  c3/counter_1 (c3/counter_1)
     LUT5:I0->O            1   0.254   0.000  c3/Mcompar_n0001_lut<0> (c3/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.215   0.000  c3/Mcompar_n0001_cy<0> (c3/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  c3/Mcompar_n0001_cy<1> (c3/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  c3/Mcompar_n0001_cy<2> (c3/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  c3/Mcompar_n0001_cy<3> (c3/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  c3/Mcompar_n0001_cy<4> (c3/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          28   0.235   1.453  c3/Mcompar_n0001_cy<5> (c3/Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.254   0.000  c3/counter_0_rstpot (c3/counter_0_rstpot)
     FD:D                      0.074          c3/counter_0
    ----------------------------------------
    Total                      4.374ns (1.650ns logic, 2.724ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_dis/clock_500'
  Total number of paths / destination ports: 20 / 7
-------------------------------------------------------------------------
Offset:              3.241ns (Levels of Logic = 2)
  Source:            sel<2> (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: clock_dis/clock_500 rising

  Data Path: sel<2> to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.585  sel_2_IBUF (sel_2_IBUF)
     LUT5:I0->O            1   0.254   0.000  Mmux_seg[6]_d2[6]_mux_11_OUT11 (seg[6]_d2[6]_mux_11_OUT<0>)
     FDE:D                     0.074          seg_0
    ----------------------------------------
    Total                      3.241ns (1.656ns logic, 1.585ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_dis/clock_500'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock_dis/clock_500 rising

  Data Path: seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  seg_6 (seg_6)
     OBUF:I->O                 2.912          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              5.549ns (Levels of Logic = 3)
  Source:            c4/clock_9 (FF)
  Destination:       LED (PAD)
  Source Clock:      clock rising

  Data Path: c4/clock_9 to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.002  c4/clock_9 (c4/clock_9)
     LUT6:I2->O            1   0.254   0.000  Mmux_LED_2_f7_G (N13)
     MUXF7:I1->O           1   0.175   0.681  Mmux_LED_2_f7 (LED_OBUF)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      5.549ns (3.866ns logic, 1.683ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Delay:               6.935ns (Levels of Logic = 4)
  Source:            sel<2> (PAD)
  Destination:       LED (PAD)

  Data Path: sel<2> to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.585  sel_2_IBUF (sel_2_IBUF)
     LUT6:I1->O            1   0.254   0.000  Mmux_LED_2_f7_G (N13)
     MUXF7:I1->O           1   0.175   0.681  Mmux_LED_2_f7 (LED_OBUF)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      6.935ns (4.669ns logic, 2.266ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_dis/clock_500
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clock_dis/clock_500|    3.200|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 4487680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

