

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Fri Nov 22 20:00:44 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |      143|      143|        44|         40|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 40, D = 44, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 46 47 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 2 
46 --> 48 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 49 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fi = alloca i32 1"   --->   Operation 50 'alloca' 'fi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln32_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln32_1"   --->   Operation 51 'read' 'zext_ln32_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln31_11_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln31_11"   --->   Operation 52 'read' 'select_ln31_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln32_1_cast = zext i4 %zext_ln32_1_read"   --->   Operation 53 'zext' 'zext_ln32_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %fi"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 55 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_37_5.0.0"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%fi_2 = load i3 %fi" [lenet_support.cpp:35]   --->   Operation 57 'load' 'fi_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.61ns)   --->   "%icmp_ln35 = icmp_ult  i3 %fi_2, i3 5" [lenet_support.cpp:35]   --->   Operation 59 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub, void %VITIS_LOOP_37_5.0.0.split" [lenet_support.cpp:35]   --->   Operation 60 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%fi_cast = zext i3 %fi_2" [lenet_support.cpp:35]   --->   Operation 61 'zext' 'fi_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.72ns)   --->   "%empty_33 = add i4 %fi_cast, i4 %select_ln31_11_read" [lenet_support.cpp:35]   --->   Operation 62 'add' 'empty_33' <Predicate = (icmp_ln35)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_33, i4 0" [lenet_support.cpp:35]   --->   Operation 63 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [lenet_support.cpp:35]   --->   Operation 64 'zext' 'p_shl2_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_33, i1 0" [lenet_support.cpp:35]   --->   Operation 65 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3" [lenet_support.cpp:35]   --->   Operation 66 'zext' 'p_shl3_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_34 = sub i9 %p_shl2_cast, i9 %p_shl3_cast" [lenet_support.cpp:35]   --->   Operation 67 'sub' 'empty_34' <Predicate = (icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i9 %empty_34, i9 %zext_ln32_1_cast" [lenet_support.cpp:38]   --->   Operation 68 'add' 'add_ln38' <Predicate = (icmp_ln35)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i9 %add_ln38" [lenet_support.cpp:38]   --->   Operation 69 'sext' 'sext_ln38' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %sext_ln38" [lenet_support.cpp:38]   --->   Operation 70 'getelementptr' 'input_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_support.cpp:38]   --->   Operation 71 'load' 'input_load' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln38 = or i9 %add_ln38, i9 1" [lenet_support.cpp:38]   --->   Operation 72 'or' 'or_ln38' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i9 %or_ln38" [lenet_support.cpp:38]   --->   Operation 73 'sext' 'sext_ln38_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_1" [lenet_support.cpp:38]   --->   Operation 74 'getelementptr' 'input_addr_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.09ns)   --->   "%input_load_1 = load i11 %input_addr_1" [lenet_support.cpp:38]   --->   Operation 75 'load' 'input_load_1' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln35 = or i3 %fi_2, i3 1" [lenet_support.cpp:35]   --->   Operation 76 'or' 'or_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %or_ln35" [lenet_support.cpp:35]   --->   Operation 77 'zext' 'zext_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln35_2 = icmp_ult  i3 %or_ln35, i3 5" [lenet_support.cpp:35]   --->   Operation 78 'icmp' 'icmp_ln35_2' <Predicate = (icmp_ln35)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35_2, void %VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub, void %VITIS_LOOP_37_5.0.1" [lenet_support.cpp:35]   --->   Operation 79 'br' 'br_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.72ns)   --->   "%empty = add i4 %zext_ln35, i4 %select_ln31_11_read" [lenet_support.cpp:35]   --->   Operation 80 'add' 'empty' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [lenet_support.cpp:35]   --->   Operation 81 'bitconcatenate' 'p_shl6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i8 %p_shl6" [lenet_support.cpp:35]   --->   Operation 82 'zext' 'p_shl6_cast' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty, i1 0" [lenet_support.cpp:35]   --->   Operation 83 'bitconcatenate' 'p_shl7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i5 %p_shl7" [lenet_support.cpp:35]   --->   Operation 84 'zext' 'p_shl7_cast' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_32 = sub i9 %p_shl6_cast, i9 %p_shl7_cast" [lenet_support.cpp:35]   --->   Operation 85 'sub' 'empty_32' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln38_4 = add i9 %empty_32, i9 %zext_ln32_1_cast" [lenet_support.cpp:38]   --->   Operation 86 'add' 'add_ln38_4' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.61ns)   --->   "%add_ln35 = add i3 %fi_2, i3 2" [lenet_support.cpp:35]   --->   Operation 87 'add' 'add_ln35' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.40ns)   --->   "%store_ln35 = store i3 %add_ln35, i3 %fi" [lenet_support.cpp:35]   --->   Operation 88 'store' 'store_ln35' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.40>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 89 [1/2] (1.09ns)   --->   "%input_load = load i11 %input_addr" [lenet_support.cpp:38]   --->   Operation 89 'load' 'input_load' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : [1/1] (0.79ns)   --->   Input mux for Operation 90 '%mul = fmul i32 %input_load, i32 0'
ST_3 : Operation 90 [3/3] (5.29ns)   --->   "%mul = fmul i32 %input_load, i32 0" [lenet_support.cpp:38]   --->   Operation 90 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (1.09ns)   --->   "%input_load_1 = load i11 %input_addr_1" [lenet_support.cpp:38]   --->   Operation 91 'load' 'input_load_1' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 92 [1/1] (0.71ns)   --->   "%add_ln38_1 = add i9 %add_ln38, i9 2" [lenet_support.cpp:38]   --->   Operation 92 'add' 'add_ln38_1' <Predicate = (icmp_ln35)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i9 %add_ln38_1" [lenet_support.cpp:38]   --->   Operation 93 'sext' 'sext_ln38_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_2" [lenet_support.cpp:38]   --->   Operation 94 'getelementptr' 'input_addr_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (1.09ns)   --->   "%input_load_2 = load i11 %input_addr_2" [lenet_support.cpp:38]   --->   Operation 95 'load' 'input_load_2' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 96 [1/1] (0.71ns)   --->   "%add_ln38_2 = add i9 %add_ln38, i9 3" [lenet_support.cpp:38]   --->   Operation 96 'add' 'add_ln38_2' <Predicate = (icmp_ln35)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i9 %add_ln38_2" [lenet_support.cpp:38]   --->   Operation 97 'sext' 'sext_ln38_3' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_3" [lenet_support.cpp:38]   --->   Operation 98 'getelementptr' 'input_addr_3' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.09ns)   --->   "%input_load_3 = load i11 %input_addr_3" [lenet_support.cpp:38]   --->   Operation 99 'load' 'input_load_3' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 100 [2/3] (6.08ns)   --->   "%mul = fmul i32 %input_load, i32 0" [lenet_support.cpp:38]   --->   Operation 100 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.79ns)   --->   Input mux for Operation 101 '%mul27_s = fmul i32 %input_load_1, i32 0'
ST_4 : Operation 101 [3/3] (5.29ns)   --->   "%mul27_s = fmul i32 %input_load_1, i32 0" [lenet_support.cpp:38]   --->   Operation 101 'fmul' 'mul27_s' <Predicate = (icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (1.09ns)   --->   "%input_load_2 = load i11 %input_addr_2" [lenet_support.cpp:38]   --->   Operation 102 'load' 'input_load_2' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 103 [1/2] (1.09ns)   --->   "%input_load_3 = load i11 %input_addr_3" [lenet_support.cpp:38]   --->   Operation 103 'load' 'input_load_3' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 104 [1/1] (0.71ns)   --->   "%add_ln38_3 = add i9 %add_ln38, i9 4" [lenet_support.cpp:38]   --->   Operation 104 'add' 'add_ln38_3' <Predicate = (icmp_ln35)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i9 %add_ln38_3" [lenet_support.cpp:38]   --->   Operation 105 'sext' 'sext_ln38_4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_4" [lenet_support.cpp:38]   --->   Operation 106 'getelementptr' 'input_addr_4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.09ns)   --->   "%input_load_4 = load i11 %input_addr_4" [lenet_support.cpp:38]   --->   Operation 107 'load' 'input_load_4' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i9 %add_ln38_4" [lenet_support.cpp:38]   --->   Operation 108 'sext' 'sext_ln38_5' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_5" [lenet_support.cpp:38]   --->   Operation 109 'getelementptr' 'input_addr_5' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (1.09ns)   --->   "%input_load_5 = load i11 %input_addr_5" [lenet_support.cpp:38]   --->   Operation 110 'load' 'input_load_5' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 111 [1/3] (6.08ns)   --->   "%mul = fmul i32 %input_load, i32 0" [lenet_support.cpp:38]   --->   Operation 111 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/3] (6.08ns)   --->   "%mul27_s = fmul i32 %input_load_1, i32 0" [lenet_support.cpp:38]   --->   Operation 112 'fmul' 'mul27_s' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.79ns)   --->   Input mux for Operation 113 '%mul27_2 = fmul i32 %input_load_2, i32 0'
ST_5 : Operation 113 [3/3] (5.29ns)   --->   "%mul27_2 = fmul i32 %input_load_2, i32 0" [lenet_support.cpp:38]   --->   Operation 113 'fmul' 'mul27_2' <Predicate = (icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (1.09ns)   --->   "%input_load_4 = load i11 %input_addr_4" [lenet_support.cpp:38]   --->   Operation 114 'load' 'input_load_4' <Predicate = (icmp_ln35)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 115 [1/2] (1.09ns)   --->   "%input_load_5 = load i11 %input_addr_5" [lenet_support.cpp:38]   --->   Operation 115 'load' 'input_load_5' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln38_1 = or i9 %add_ln38_4, i9 1" [lenet_support.cpp:38]   --->   Operation 116 'or' 'or_ln38_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i9 %or_ln38_1" [lenet_support.cpp:38]   --->   Operation 117 'sext' 'sext_ln38_6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_6" [lenet_support.cpp:38]   --->   Operation 118 'getelementptr' 'input_addr_6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (1.09ns)   --->   "%input_load_6 = load i11 %input_addr_6" [lenet_support.cpp:38]   --->   Operation 119 'load' 'input_load_6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 120 [1/1] (0.71ns)   --->   "%add_ln38_5 = add i9 %add_ln38_4, i9 2" [lenet_support.cpp:38]   --->   Operation 120 'add' 'add_ln38_5' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i9 %add_ln38_5" [lenet_support.cpp:38]   --->   Operation 121 'sext' 'sext_ln38_7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_7" [lenet_support.cpp:38]   --->   Operation 122 'getelementptr' 'input_addr_7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (1.09ns)   --->   "%input_load_7 = load i11 %input_addr_7" [lenet_support.cpp:38]   --->   Operation 123 'load' 'input_load_7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:38]   --->   Operation 124 'load' 'sum_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 125 '%sum_s = fadd i32 %sum_load, i32 %mul'
ST_6 : Operation 125 [4/4] (4.91ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:38]   --->   Operation 125 'fadd' 'sum_s' <Predicate = (icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/3] (6.08ns)   --->   "%mul27_s = fmul i32 %input_load_1, i32 0" [lenet_support.cpp:38]   --->   Operation 126 'fmul' 'mul27_s' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [2/3] (6.08ns)   --->   "%mul27_2 = fmul i32 %input_load_2, i32 0" [lenet_support.cpp:38]   --->   Operation 127 'fmul' 'mul27_2' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 128 '%mul27_3 = fmul i32 %input_load_3, i32 0'
ST_6 : Operation 128 [3/3] (5.29ns)   --->   "%mul27_3 = fmul i32 %input_load_3, i32 0" [lenet_support.cpp:38]   --->   Operation 128 'fmul' 'mul27_3' <Predicate = (icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/2] (1.09ns)   --->   "%input_load_6 = load i11 %input_addr_6" [lenet_support.cpp:38]   --->   Operation 129 'load' 'input_load_6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 130 [1/2] (1.09ns)   --->   "%input_load_7 = load i11 %input_addr_7" [lenet_support.cpp:38]   --->   Operation 130 'load' 'input_load_7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 131 [1/1] (0.71ns)   --->   "%add_ln38_6 = add i9 %add_ln38_4, i9 3" [lenet_support.cpp:38]   --->   Operation 131 'add' 'add_ln38_6' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i9 %add_ln38_6" [lenet_support.cpp:38]   --->   Operation 132 'sext' 'sext_ln38_8' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_8" [lenet_support.cpp:38]   --->   Operation 133 'getelementptr' 'input_addr_8' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (1.09ns)   --->   "%input_load_8 = load i11 %input_addr_8" [lenet_support.cpp:38]   --->   Operation 134 'load' 'input_load_8' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 135 [1/1] (0.71ns)   --->   "%add_ln38_7 = add i9 %add_ln38_4, i9 4" [lenet_support.cpp:38]   --->   Operation 135 'add' 'add_ln38_7' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i9 %add_ln38_7" [lenet_support.cpp:38]   --->   Operation 136 'sext' 'sext_ln38_9' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %sext_ln38_9" [lenet_support.cpp:38]   --->   Operation 137 'getelementptr' 'input_addr_9' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (1.09ns)   --->   "%input_load_9 = load i11 %input_addr_9" [lenet_support.cpp:38]   --->   Operation 138 'load' 'input_load_9' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 7 <SV = 6> <Delay = 6.08>
ST_7 : Operation 139 [3/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:38]   --->   Operation 139 'fadd' 'sum_s' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/3] (6.08ns)   --->   "%mul27_2 = fmul i32 %input_load_2, i32 0" [lenet_support.cpp:38]   --->   Operation 140 'fmul' 'mul27_2' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/3] (6.08ns)   --->   "%mul27_3 = fmul i32 %input_load_3, i32 0" [lenet_support.cpp:38]   --->   Operation 141 'fmul' 'mul27_3' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.79ns)   --->   Input mux for Operation 142 '%mul27_4 = fmul i32 %input_load_4, i32 0'
ST_7 : Operation 142 [3/3] (5.29ns)   --->   "%mul27_4 = fmul i32 %input_load_4, i32 0" [lenet_support.cpp:38]   --->   Operation 142 'fmul' 'mul27_4' <Predicate = (icmp_ln35)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (1.09ns)   --->   "%input_load_8 = load i11 %input_addr_8" [lenet_support.cpp:38]   --->   Operation 143 'load' 'input_load_8' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 144 [1/2] (1.09ns)   --->   "%input_load_9 = load i11 %input_addr_9" [lenet_support.cpp:38]   --->   Operation 144 'load' 'input_load_9' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 145 [2/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:38]   --->   Operation 145 'fadd' 'sum_s' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/3] (6.08ns)   --->   "%mul27_3 = fmul i32 %input_load_3, i32 0" [lenet_support.cpp:38]   --->   Operation 146 'fmul' 'mul27_3' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [2/3] (6.08ns)   --->   "%mul27_4 = fmul i32 %input_load_4, i32 0" [lenet_support.cpp:38]   --->   Operation 147 'fmul' 'mul27_4' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.79ns)   --->   Input mux for Operation 148 '%mul27_0_1 = fmul i32 %input_load_5, i32 0'
ST_8 : Operation 148 [3/3] (5.29ns)   --->   "%mul27_0_1 = fmul i32 %input_load_5, i32 0" [lenet_support.cpp:38]   --->   Operation 148 'fmul' 'mul27_0_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.08>
ST_9 : Operation 149 [1/4] (5.71ns)   --->   "%sum_s = fadd i32 %sum_load, i32 %mul" [lenet_support.cpp:38]   --->   Operation 149 'fadd' 'sum_s' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/3] (6.08ns)   --->   "%mul27_4 = fmul i32 %input_load_4, i32 0" [lenet_support.cpp:38]   --->   Operation 150 'fmul' 'mul27_4' <Predicate = (icmp_ln35)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [2/3] (6.08ns)   --->   "%mul27_0_1 = fmul i32 %input_load_5, i32 0" [lenet_support.cpp:38]   --->   Operation 151 'fmul' 'mul27_0_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.79ns)   --->   Input mux for Operation 152 '%mul27_0_1_1 = fmul i32 %input_load_6, i32 0'
ST_9 : Operation 152 [3/3] (5.29ns)   --->   "%mul27_0_1_1 = fmul i32 %input_load_6, i32 0" [lenet_support.cpp:38]   --->   Operation 152 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.08>
ST_10 : [1/1] (0.79ns)   --->   Input mux for Operation 153 '%sum_22_1 = fadd i32 %sum_s, i32 %mul27_s'
ST_10 : Operation 153 [4/4] (4.91ns)   --->   "%sum_22_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:38]   --->   Operation 153 'fadd' 'sum_22_1' <Predicate = (icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/3] (6.08ns)   --->   "%mul27_0_1 = fmul i32 %input_load_5, i32 0" [lenet_support.cpp:38]   --->   Operation 154 'fmul' 'mul27_0_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/3] (6.08ns)   --->   "%mul27_0_1_1 = fmul i32 %input_load_6, i32 0" [lenet_support.cpp:38]   --->   Operation 155 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.79ns)   --->   Input mux for Operation 156 '%mul27_0_1_2 = fmul i32 %input_load_7, i32 0'
ST_10 : Operation 156 [3/3] (5.29ns)   --->   "%mul27_0_1_2 = fmul i32 %input_load_7, i32 0" [lenet_support.cpp:38]   --->   Operation 156 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.08>
ST_11 : Operation 157 [3/4] (5.71ns)   --->   "%sum_22_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:38]   --->   Operation 157 'fadd' 'sum_22_1' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/3] (6.08ns)   --->   "%mul27_0_1_1 = fmul i32 %input_load_6, i32 0" [lenet_support.cpp:38]   --->   Operation 158 'fmul' 'mul27_0_1_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [2/3] (6.08ns)   --->   "%mul27_0_1_2 = fmul i32 %input_load_7, i32 0" [lenet_support.cpp:38]   --->   Operation 159 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.79ns)   --->   Input mux for Operation 160 '%mul27_0_1_3 = fmul i32 %input_load_8, i32 0'
ST_11 : Operation 160 [3/3] (5.29ns)   --->   "%mul27_0_1_3 = fmul i32 %input_load_8, i32 0" [lenet_support.cpp:38]   --->   Operation 160 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.08>
ST_12 : Operation 161 [2/4] (5.71ns)   --->   "%sum_22_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:38]   --->   Operation 161 'fadd' 'sum_22_1' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/3] (6.08ns)   --->   "%mul27_0_1_2 = fmul i32 %input_load_7, i32 0" [lenet_support.cpp:38]   --->   Operation 162 'fmul' 'mul27_0_1_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [2/3] (6.08ns)   --->   "%mul27_0_1_3 = fmul i32 %input_load_8, i32 0" [lenet_support.cpp:38]   --->   Operation 163 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.79ns)   --->   Input mux for Operation 164 '%mul27_0_1_4 = fmul i32 %input_load_9, i32 0'
ST_12 : Operation 164 [3/3] (5.29ns)   --->   "%mul27_0_1_4 = fmul i32 %input_load_9, i32 0" [lenet_support.cpp:38]   --->   Operation 164 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.08>
ST_13 : Operation 165 [1/4] (5.71ns)   --->   "%sum_22_1 = fadd i32 %sum_s, i32 %mul27_s" [lenet_support.cpp:38]   --->   Operation 165 'fadd' 'sum_22_1' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/3] (6.08ns)   --->   "%mul27_0_1_3 = fmul i32 %input_load_8, i32 0" [lenet_support.cpp:38]   --->   Operation 166 'fmul' 'mul27_0_1_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [2/3] (6.08ns)   --->   "%mul27_0_1_4 = fmul i32 %input_load_9, i32 0" [lenet_support.cpp:38]   --->   Operation 167 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.08>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 168 '%sum_22_2 = fadd i32 %sum_22_1, i32 %mul27_2'
ST_14 : Operation 168 [4/4] (4.91ns)   --->   "%sum_22_2 = fadd i32 %sum_22_1, i32 %mul27_2" [lenet_support.cpp:38]   --->   Operation 168 'fadd' 'sum_22_2' <Predicate = (icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/3] (6.08ns)   --->   "%mul27_0_1_4 = fmul i32 %input_load_9, i32 0" [lenet_support.cpp:38]   --->   Operation 169 'fmul' 'mul27_0_1_4' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.71>
ST_15 : Operation 170 [3/4] (5.71ns)   --->   "%sum_22_2 = fadd i32 %sum_22_1, i32 %mul27_2" [lenet_support.cpp:38]   --->   Operation 170 'fadd' 'sum_22_2' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 171 [2/4] (5.71ns)   --->   "%sum_22_2 = fadd i32 %sum_22_1, i32 %mul27_2" [lenet_support.cpp:38]   --->   Operation 171 'fadd' 'sum_22_2' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.71>
ST_17 : Operation 172 [1/4] (5.71ns)   --->   "%sum_22_2 = fadd i32 %sum_22_1, i32 %mul27_2" [lenet_support.cpp:38]   --->   Operation 172 'fadd' 'sum_22_2' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.71>
ST_18 : [1/1] (0.79ns)   --->   Input mux for Operation 173 '%sum_22_3 = fadd i32 %sum_22_2, i32 %mul27_3'
ST_18 : Operation 173 [4/4] (4.91ns)   --->   "%sum_22_3 = fadd i32 %sum_22_2, i32 %mul27_3" [lenet_support.cpp:38]   --->   Operation 173 'fadd' 'sum_22_3' <Predicate = (icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.71>
ST_19 : Operation 174 [3/4] (5.71ns)   --->   "%sum_22_3 = fadd i32 %sum_22_2, i32 %mul27_3" [lenet_support.cpp:38]   --->   Operation 174 'fadd' 'sum_22_3' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.71>
ST_20 : Operation 175 [2/4] (5.71ns)   --->   "%sum_22_3 = fadd i32 %sum_22_2, i32 %mul27_3" [lenet_support.cpp:38]   --->   Operation 175 'fadd' 'sum_22_3' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.71>
ST_21 : Operation 176 [1/4] (5.71ns)   --->   "%sum_22_3 = fadd i32 %sum_22_2, i32 %mul27_3" [lenet_support.cpp:38]   --->   Operation 176 'fadd' 'sum_22_3' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.71>
ST_22 : [1/1] (0.79ns)   --->   Input mux for Operation 177 '%sum_22_4 = fadd i32 %sum_22_3, i32 %mul27_4'
ST_22 : Operation 177 [4/4] (4.91ns)   --->   "%sum_22_4 = fadd i32 %sum_22_3, i32 %mul27_4" [lenet_support.cpp:38]   --->   Operation 177 'fadd' 'sum_22_4' <Predicate = (icmp_ln35)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.71>
ST_23 : Operation 178 [3/4] (5.71ns)   --->   "%sum_22_4 = fadd i32 %sum_22_3, i32 %mul27_4" [lenet_support.cpp:38]   --->   Operation 178 'fadd' 'sum_22_4' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.71>
ST_24 : Operation 179 [2/4] (5.71ns)   --->   "%sum_22_4 = fadd i32 %sum_22_3, i32 %mul27_4" [lenet_support.cpp:38]   --->   Operation 179 'fadd' 'sum_22_4' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.71>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [lenet_support.cpp:34]   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lenet_support.cpp:35]   --->   Operation 181 'specloopname' 'specloopname_ln35' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_25 : Operation 182 [1/4] (5.71ns)   --->   "%sum_22_4 = fadd i32 %sum_22_3, i32 %mul27_4" [lenet_support.cpp:38]   --->   Operation 182 'fadd' 'sum_22_4' <Predicate = (icmp_ln35)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.71>
ST_26 : [1/1] (0.79ns)   --->   Input mux for Operation 183 '%sum_3 = fadd i32 %sum_22_4, i32 %mul27_0_1'
ST_26 : Operation 183 [4/4] (4.91ns)   --->   "%sum_3 = fadd i32 %sum_22_4, i32 %mul27_0_1" [lenet_support.cpp:38]   --->   Operation 183 'fadd' 'sum_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.71>
ST_27 : Operation 184 [3/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_22_4, i32 %mul27_0_1" [lenet_support.cpp:38]   --->   Operation 184 'fadd' 'sum_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.71>
ST_28 : Operation 185 [2/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_22_4, i32 %mul27_0_1" [lenet_support.cpp:38]   --->   Operation 185 'fadd' 'sum_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.71>
ST_29 : Operation 186 [1/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_22_4, i32 %mul27_0_1" [lenet_support.cpp:38]   --->   Operation 186 'fadd' 'sum_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.71>
ST_30 : [1/1] (0.79ns)   --->   Input mux for Operation 187 '%sum_25_1 = fadd i32 %sum_3, i32 %mul27_0_1_1'
ST_30 : Operation 187 [4/4] (4.91ns)   --->   "%sum_25_1 = fadd i32 %sum_3, i32 %mul27_0_1_1" [lenet_support.cpp:38]   --->   Operation 187 'fadd' 'sum_25_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.71>
ST_31 : Operation 188 [3/4] (5.71ns)   --->   "%sum_25_1 = fadd i32 %sum_3, i32 %mul27_0_1_1" [lenet_support.cpp:38]   --->   Operation 188 'fadd' 'sum_25_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.71>
ST_32 : Operation 189 [2/4] (5.71ns)   --->   "%sum_25_1 = fadd i32 %sum_3, i32 %mul27_0_1_1" [lenet_support.cpp:38]   --->   Operation 189 'fadd' 'sum_25_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.71>
ST_33 : Operation 190 [1/4] (5.71ns)   --->   "%sum_25_1 = fadd i32 %sum_3, i32 %mul27_0_1_1" [lenet_support.cpp:38]   --->   Operation 190 'fadd' 'sum_25_1' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.71>
ST_34 : [1/1] (0.79ns)   --->   Input mux for Operation 191 '%sum_25_2 = fadd i32 %sum_25_1, i32 %mul27_0_1_2'
ST_34 : Operation 191 [4/4] (4.91ns)   --->   "%sum_25_2 = fadd i32 %sum_25_1, i32 %mul27_0_1_2" [lenet_support.cpp:38]   --->   Operation 191 'fadd' 'sum_25_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : Operation 192 [3/4] (5.71ns)   --->   "%sum_25_2 = fadd i32 %sum_25_1, i32 %mul27_0_1_2" [lenet_support.cpp:38]   --->   Operation 192 'fadd' 'sum_25_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : Operation 193 [2/4] (5.71ns)   --->   "%sum_25_2 = fadd i32 %sum_25_1, i32 %mul27_0_1_2" [lenet_support.cpp:38]   --->   Operation 193 'fadd' 'sum_25_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 194 [1/4] (5.71ns)   --->   "%sum_25_2 = fadd i32 %sum_25_1, i32 %mul27_0_1_2" [lenet_support.cpp:38]   --->   Operation 194 'fadd' 'sum_25_2' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.71>
ST_38 : [1/1] (0.79ns)   --->   Input mux for Operation 195 '%sum_25_3 = fadd i32 %sum_25_2, i32 %mul27_0_1_3'
ST_38 : Operation 195 [4/4] (4.91ns)   --->   "%sum_25_3 = fadd i32 %sum_25_2, i32 %mul27_0_1_3" [lenet_support.cpp:38]   --->   Operation 195 'fadd' 'sum_25_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : Operation 196 [3/4] (5.71ns)   --->   "%sum_25_3 = fadd i32 %sum_25_2, i32 %mul27_0_1_3" [lenet_support.cpp:38]   --->   Operation 196 'fadd' 'sum_25_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : Operation 197 [2/4] (5.71ns)   --->   "%sum_25_3 = fadd i32 %sum_25_2, i32 %mul27_0_1_3" [lenet_support.cpp:38]   --->   Operation 197 'fadd' 'sum_25_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.71>
ST_41 : Operation 198 [1/4] (5.71ns)   --->   "%sum_25_3 = fadd i32 %sum_25_2, i32 %mul27_0_1_3" [lenet_support.cpp:38]   --->   Operation 198 'fadd' 'sum_25_3' <Predicate = (icmp_ln35 & icmp_ln35_2)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.71>
ST_42 : [1/1] (0.79ns)   --->   Input mux for Operation 199 '%sum_25_4 = fadd i32 %sum_25_3, i32 %mul27_0_1_4'
ST_42 : Operation 199 [4/4] (4.91ns)   --->   "%sum_25_4 = fadd i32 %sum_25_3, i32 %mul27_0_1_4" [lenet_support.cpp:38]   --->   Operation 199 'fadd' 'sum_25_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.71>
ST_43 : Operation 200 [3/4] (5.71ns)   --->   "%sum_25_4 = fadd i32 %sum_25_3, i32 %mul27_0_1_4" [lenet_support.cpp:38]   --->   Operation 200 'fadd' 'sum_25_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.71>
ST_44 : Operation 201 [2/4] (5.71ns)   --->   "%sum_25_4 = fadd i32 %sum_25_3, i32 %mul27_0_1_4" [lenet_support.cpp:38]   --->   Operation 201 'fadd' 'sum_25_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.11>
ST_45 : Operation 202 [1/4] (5.71ns)   --->   "%sum_25_4 = fadd i32 %sum_25_3, i32 %mul27_0_1_4" [lenet_support.cpp:38]   --->   Operation 202 'fadd' 'sum_25_4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 203 [1/1] (0.40ns)   --->   "%store_ln35 = store i32 %sum_25_4, i32 %sum" [lenet_support.cpp:35]   --->   Operation 203 'store' 'store_ln35' <Predicate = true> <Delay = 0.40>
ST_45 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_37_5.0.0" [lenet_support.cpp:35]   --->   Operation 204 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 46 <SV = 25> <Delay = 0.40>
ST_46 : Operation 205 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load" [lenet_support.cpp:38]   --->   Operation 205 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 206 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_22_4_out, i32 %sum_22_4" [lenet_support.cpp:38]   --->   Operation 206 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 207 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 47 <SV = 2> <Delay = 0.40>
ST_47 : Operation 208 [1/1] (0.00ns)   --->   "%sum_load_5 = load i32 %sum"   --->   Operation 208 'load' 'sum_load_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_5"   --->   Operation 209 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 210 [1/1] (0.40ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 48 <SV = 26> <Delay = 0.00>
ST_48 : Operation 211 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub, i1 0, void %VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub"   --->   Operation 211 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 212 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('fi') [7]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'fi' [11]  (0.402 ns)

 <State 2>: 2.739ns
The critical path consists of the following:
	'load' operation ('fi', lenet_support.cpp:35) on local variable 'fi' [15]  (0.000 ns)
	'add' operation ('empty_33', lenet_support.cpp:35) [24]  (0.723 ns)
	'sub' operation ('empty_34', lenet_support.cpp:35) [29]  (0.000 ns)
	'add' operation ('add_ln38', lenet_support.cpp:38) [30]  (0.917 ns)
	'getelementptr' operation ('input_addr', lenet_support.cpp:38) [32]  (0.000 ns)
	'load' operation ('input_load', lenet_support.cpp:38) on array 'input_r' [33]  (1.099 ns)

 <State 3>: 7.186ns
The critical path consists of the following:
	'load' operation ('input_load', lenet_support.cpp:38) on array 'input_r' [33]  (1.099 ns)
	multiplexor before operation 'fmul' with delay (0.796 ns)
'fmul' operation ('mul', lenet_support.cpp:38) [34]  (5.291 ns)

 <State 4>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_support.cpp:38) [34]  (6.087 ns)

 <State 5>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul', lenet_support.cpp:38) [34]  (6.087 ns)

 <State 6>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_s', lenet_support.cpp:38) [40]  (6.087 ns)

 <State 7>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_2', lenet_support.cpp:38) [46]  (6.087 ns)

 <State 8>: 6.087ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.796 ns)
'fmul' operation ('mul27_0_1', lenet_support.cpp:38) [75]  (5.291 ns)

 <State 9>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1', lenet_support.cpp:38) [75]  (6.087 ns)

 <State 10>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1', lenet_support.cpp:38) [75]  (6.087 ns)

 <State 11>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_1', lenet_support.cpp:38) [81]  (6.087 ns)

 <State 12>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_2', lenet_support.cpp:38) [87]  (6.087 ns)

 <State 13>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_3', lenet_support.cpp:38) [93]  (6.087 ns)

 <State 14>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul27_0_1_4', lenet_support.cpp:38) [99]  (6.087 ns)

 <State 15>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_2', lenet_support.cpp:38) [47]  (5.714 ns)

 <State 16>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_2', lenet_support.cpp:38) [47]  (5.714 ns)

 <State 17>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_2', lenet_support.cpp:38) [47]  (5.714 ns)

 <State 18>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_22_3', lenet_support.cpp:38) [53]  (4.915 ns)

 <State 19>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_3', lenet_support.cpp:38) [53]  (5.714 ns)

 <State 20>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_3', lenet_support.cpp:38) [53]  (5.714 ns)

 <State 21>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_3', lenet_support.cpp:38) [53]  (5.714 ns)

 <State 22>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_22_4', lenet_support.cpp:38) [59]  (4.915 ns)

 <State 23>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_4', lenet_support.cpp:38) [59]  (5.714 ns)

 <State 24>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_4', lenet_support.cpp:38) [59]  (5.714 ns)

 <State 25>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_22_4', lenet_support.cpp:38) [59]  (5.714 ns)

 <State 26>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_3', lenet_support.cpp:38) [76]  (4.915 ns)

 <State 27>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_3', lenet_support.cpp:38) [76]  (5.714 ns)

 <State 28>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_3', lenet_support.cpp:38) [76]  (5.714 ns)

 <State 29>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_3', lenet_support.cpp:38) [76]  (5.714 ns)

 <State 30>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_25_1', lenet_support.cpp:38) [82]  (4.915 ns)

 <State 31>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_1', lenet_support.cpp:38) [82]  (5.714 ns)

 <State 32>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_1', lenet_support.cpp:38) [82]  (5.714 ns)

 <State 33>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_1', lenet_support.cpp:38) [82]  (5.714 ns)

 <State 34>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_25_2', lenet_support.cpp:38) [88]  (4.915 ns)

 <State 35>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_2', lenet_support.cpp:38) [88]  (5.714 ns)

 <State 36>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_2', lenet_support.cpp:38) [88]  (5.714 ns)

 <State 37>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_2', lenet_support.cpp:38) [88]  (5.714 ns)

 <State 38>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_25_3', lenet_support.cpp:38) [94]  (4.915 ns)

 <State 39>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_3', lenet_support.cpp:38) [94]  (5.714 ns)

 <State 40>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_3', lenet_support.cpp:38) [94]  (5.714 ns)

 <State 41>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_3', lenet_support.cpp:38) [94]  (5.714 ns)

 <State 42>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_25_4', lenet_support.cpp:38) [100]  (4.915 ns)

 <State 43>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_4', lenet_support.cpp:38) [100]  (5.714 ns)

 <State 44>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_25_4', lenet_support.cpp:38) [100]  (5.714 ns)

 <State 45>: 6.116ns
The critical path consists of the following:
	'fadd' operation ('sum_25_4', lenet_support.cpp:38) [100]  (5.714 ns)
	'store' operation ('store_ln35', lenet_support.cpp:35) of variable 'sum_25_4', lenet_support.cpp:38 on local variable 'sum' [103]  (0.402 ns)

 <State 46>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [114]  (0.402 ns)

 <State 47>: 0.402ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [114]  (0.402 ns)

 <State 48>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
