#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 15:13:34 2024
# Process ID: 27560
# Current directory: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11176 D:\NEW\TYUT\FPGA\Project\3_GoldDivision\DDS\dds\dds.xpr
# Log file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.xpr
INFO: [Project 1-313] Project file moved from 'D:/NEW/TYUT/FPGA/Project/dds' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v', nor could it be found using path 'D:/NEW/TYUT/FPGA/Project/dds/dds.srcs/sources_1/new/dds.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/3_GoldDivision/DDS/dds/sine_wave.coe', nor could it be found using path 'D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/sine_wave.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 799.918 ; gain = 209.871
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 15:15:06 2024...
