# Lab 8: ALU Design



Objective}

&nbsp;   1. To design a simple 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL.

&nbsp;   2. To implement arithmetic (ADD, SUB) and logic operations (AND, OR, XOR, NOT).

&nbsp;   3. To verify functionality using simulation and testbenches.



