\documentclass{memo}
\usepackage{mathptm,mydef,myenv}
\usepackage[all]{xy}
\usepackage{graphicx}
\usepackage{MinionPro}
\begin{document}
\small

\noindent{\Large\bf{}Notes on Verilog}

\paragraph{Lexical elements}
\bit
\w \bb{escaped identifiers}: begins with \verb+\+, ends with white space;
treated the same as a nonescaped identifier
\w \bb{attributes}:  directive
  \begin{verbatim}
  (* full_case, parallel_case *)
  case (foo)
  \end{verbatim}
\w port connection: ordered or named
\eit

\paragraph{Data types}
\bit
\w \bb{nets}: wires; don't store value (except for \bb{trireg}); 
   \bit
   \w value is determined by the value of its drivers (e.g. contasgn or gate
   output)
   \w default initial value is \verb+z+ (\bb{trireg} will default to \verb+x+,
   with the given strength)
   \w \bb{supply0}, \bb{supply1}:
   \w \bb{tri}, \bb{triand}, \bb{trior}, \bb{tri0}, \bb{tri1}:
   \w \bb{uwire}, \bb{wire}:
   \w \bb{wand}, \bb{wor}:
   \eit
\w \bb{variables}: \bb{reg}, \bb{time}, \bb{integer}, \bb{real}, \bb{realtime}
   \bit
   \w \bb{reg}, \bb{time}, \bb{integer}: default is \verb+x+
   \eit
\w \bb{vectors}: multi-bit \bb{net} or \bb{reg}
   \bit
   \w bit-select, part-select, etc. possible
   \eit
\w \bb{strengths}: can be specified for nets
   \bit
   \w \bb{charge strength}: only for \bb{trireg} nets (\bb{large},
   \bb{medium}, \bb{large})
   \w \bb{drive strength}: used only when the net is driven by contasgn;
     e.g. \verb+wire (strength0, strength1) x = rhs;+
   \eit
\w \bb{value resolution on multiple drivers}:
\eit

\paragraph{Memories}
\bit
\w memory: one-dimensional array with elements of type \bb{reg}
   (e.g. \verb+reg mema [1:10], reg [3:0] memb [3:0]+)
\eit

\paragraph{Parameters}
\bit
\w \bb{parameter}:
\w \bb{localparam}:
\w \bb{specparam}: parameters for timing/delay values
  {\scriptsize
  \begin{verbatim}
  specify
    specparam tRise_clk_q = 150, tFall_clk_q = 200;
    specparam tRise_control = 40, tFall_Control = 50;
  endspecify
  \end{verbatim}}
\eit

\paragraph{Expressions}
\bit
\w \bb{concatenation, replication} (\verb+{}, {4{...}}+)
\w \bb{equality}
  \bit
  \w \bb{logical equality} (\verb+==+): if any bit contains \verb+z+ or
  \verb+x+, the result will be \verb+1'bx+
  \w \bb{case equality} (\verb+===+): \verb+z+ and +x+ will be literally
  compared; result is always 0 or 1
  \eit
\eit

\paragraph{Verilog scheduling semantics}
\bit
\w \bb{type of events}
  \bit
  \w \bb{update event}: value change in net or variable or named event trigger
  \w \bb{evaluation event}: processes are sensitive to update event
    \bit
    \w when an update event is executed, all processes sensitive that event
      are evaluated in arbitrary order
    \eit
  \eit
\w \bb{scheduling an event}: putting an event on the queue
\w \bb{event queues}
   \bit
   \w \bb{active event}: occur at the current simulation time and can be
   processed in any order
   \w \bb{inactive event}: occur at the current simulation time but processed
   after all active events are processed (for \verb+#0+ delays, callback
   procesures from \verb+vpi_register_cb(cbReadWriteSynch)+)
   \w \bb{nonblocking assign update event}: evaluated during some previous simulation time
   but assigned 
   \w \bb{monitor event}: after all active/inactive/nonblocking
   \w \bb{future event}: occur at some future simulation time
      \bit
      \w \bb{future inactive event}
      \w \bb{future nonblocking assignment update event}
      \eit
   \eit
\eit

\paragraph{Multi-driver}
\bit
\w same wire driven from multiple processes
\eit

\paragraph{Latches vs FFs}
\bit
\w \bb{level-sensitive latch}
  \begin{verbatim}
  always @(g or d) 
    if (g) q <= d;
  \end{verbatim}
\w \bb{edge-triggered FF}
  \begin{verbatim}
  always @(posedge clk) 
    q <= d;
  \end{verbatim}
\eit


\end{document}
