#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 20 14:31:33 2018
# Process ID: 8724
# Current directory: C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t
# Command line: vivado.exe -log cw305_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl
# Log file: C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t/cw305_top.vds
# Journal file: C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t\vivado.jou
#-----------------------------------------------------------
source cw305_top.tcl -notrace
Command: synth_design -top cw305_top -part xc7a100tftg256-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.1) has a different revision in the IP Catalog.
* Current project part 'xc7a100tftg256-2' and the part 'xc7a35tftg256-2' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 383.938 ; gain = 96.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cw305_top' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'usb_module' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/usb_module.v:33]
	Parameter MEMORY_WIDTH bound to: 10 - type: integer 
	Parameter MEMORY_BYTES bound to: 1024 - type: integer 
	Parameter MEMORY_MASK bound to: 1023 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'usb_module' (3#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/usb_module.v:33]
INFO: [Synth 8-6157] synthesizing module 'registers' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v:94]
	Parameter MEMORY_WIDTH bound to: 10 - type: integer 
	Parameter MEMORY_BYTES bound to: 1024 - type: integer 
	Parameter KEY_WIDTH bound to: 128 - type: integer 
	Parameter PT_WIDTH bound to: 128 - type: integer 
	Parameter CT_WIDTH bound to: 128 - type: integer 
	Parameter done_edge_sensitive bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:663]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:663]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6157] synthesizing module 'clk_randomizer' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/new/clk_randomizer.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t/.Xil/Vivado-8724-DPA310/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (6#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t/.Xil/Vivado-8724-DPA310/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'clk_wiz_0' requires 10 connections, but only 8 given [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/new/clk_randomizer.v:36]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:724]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (7#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:724]
INFO: [Synth 8-6155] done synthesizing module 'clk_randomizer' (8#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/new/clk_randomizer.v:4]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30653]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30653]
WARNING: [Synth 8-3848] Net init in module/entity registers does not have driver. [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v:128]
INFO: [Synth 8-6155] done synthesizing module 'registers' (10#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v:94]
WARNING: [Synth 8-350] instance 'reg_inst' of module 'registers' requires 22 connections, but only 20 given [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_core.v:36]
	Parameter AES_128 bound to: 0 - type: integer 
	Parameter AES_192 bound to: 1 - type: integer 
	Parameter AES_256 bound to: 2 - type: integer 
	Parameter AES_KEYSCHED bound to: 0 - type: integer 
	Parameter AES_DECRYPT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_ks' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_ks.v:36]
	Parameter AES_128 bound to: 0 - type: integer 
	Parameter AES_192 bound to: 1 - type: integer 
	Parameter AES_256 bound to: 2 - type: integer 
	Parameter KEYSCHED_TYPE_1 bound to: 0 - type: integer 
	Parameter KEYSCHED_TYPE_2 bound to: 1 - type: integer 
	Parameter KEYSCHED_TYPE_3 bound to: 2 - type: integer 
	Parameter KEYSCHED_TYPE_A bound to: 3 - type: integer 
	Parameter KEYSCHED_TYPE_B bound to: 4 - type: integer 
	Parameter KEYSCHED_TYPE_C bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_sbox.v:36]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (11#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_sbox.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_ks.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_ks.v:117]
INFO: [Synth 8-6155] done synthesizing module 'aes_ks' (12#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_ks.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_core.v:272]
INFO: [Synth 8-6155] done synthesizing module 'aes_core' (13#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/cryptosrc/aes_googlevault/aes_core.v:36]
INFO: [Synth 8-6155] done synthesizing module 'cw305_top' (14#1) [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:34]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8191]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8190]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8189]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8188]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8187]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8186]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8185]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8184]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8183]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8182]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8181]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8180]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8179]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8178]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8177]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8176]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8175]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8174]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8173]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8172]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8171]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8170]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8169]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8168]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8167]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8166]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8165]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8164]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8163]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8162]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8161]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8160]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8159]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8158]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8157]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8156]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8155]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8154]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8153]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8152]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8151]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8150]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8149]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8148]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8147]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8146]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8145]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8144]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8143]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8142]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8141]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8140]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8139]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8138]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8137]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8136]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8135]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8134]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8133]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8132]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8131]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8130]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8129]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8128]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8127]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8126]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8125]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8124]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8123]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8122]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8121]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8120]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8119]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8118]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8117]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8116]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8115]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8114]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8113]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8112]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8111]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8110]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8109]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8108]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8107]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8106]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8105]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8104]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8103]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8102]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8101]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8100]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8099]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8098]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8097]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8096]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8095]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8094]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8093]
WARNING: [Synth 8-3331] design registers has unconnected port mem_output[8092]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 457.258 ; gain = 169.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[127] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[126] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[125] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[124] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[123] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[122] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[121] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[120] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[119] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[118] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[117] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[116] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[115] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[114] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[113] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[112] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[111] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[110] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[109] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[108] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[107] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[106] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[105] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[104] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[103] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[102] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[101] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[100] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[99] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[98] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[97] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[96] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[95] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[94] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[93] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[92] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[91] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[90] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[89] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[88] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[87] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[86] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[85] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[84] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[83] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[82] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[81] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[80] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[79] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[78] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[77] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[76] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[75] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[74] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[73] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[72] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[71] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[70] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[69] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[68] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[67] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[66] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[65] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[64] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[63] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[62] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[61] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[60] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[59] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[58] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[57] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[56] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[55] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[54] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[53] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[52] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[51] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[50] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[49] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[48] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[47] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[46] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[45] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[44] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[43] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[42] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[41] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[40] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[39] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[38] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[37] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[36] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[35] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[34] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[33] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[32] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[31] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[30] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[29] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
WARNING: [Synth 8-3295] tying undriven pin reg_inst:textout[28] to constant 0 [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/cw305_top.v:125]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.258 ; gain = 169.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 457.258 ; gain = 169.633
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'reg_inst/clk_rand/clk_wiz'
Finished Parsing XDC File [c:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'reg_inst/clk_rand/clk_wiz'
Parsing XDC File [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/constrs_1/imports/common/cw305_main.xdc]
Finished Parsing XDC File [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/constrs_1/imports/common/cw305_main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/constrs_1/imports/common/cw305_main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cw305_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cw305_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 7 instances
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 894.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 894.984 ; gain = 607.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 894.984 ; gain = 607.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for reg_inst/clk_rand/clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 894.984 ; gain = 607.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 894.984 ; gain = 607.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |usb_module__GCB0 |           1|     32640|
|2     |usb_module__GCB1 |           1|     10200|
|3     |usb_module__GCB2 |           1|     12744|
|4     |usb_module__GCB3 |           1|     16320|
|5     |usb_module__GCB4 |           1|        24|
|6     |usb_module__GCB5 |           1|     20400|
|7     |usb_module__GCB6 |           1|     41072|
|8     |usb_module__GCB7 |           1|     32869|
|9     |usb_module__GCB8 |           1|     30600|
|10    |usb_module__GCB9 |           1|      8160|
|11    |cw305_top__GC0   |           1|     12526|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register memory_input_reg [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/usb_module.v:80]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 94    
	   8 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1680  
	   3 Input      1 Bit         XORs := 180   
	   4 Input      1 Bit         XORs := 220   
	   5 Input      1 Bit         XORs := 60    
	   6 Input      1 Bit         XORs := 20    
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	             8192 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   9 Input    256 Bit        Muxes := 1     
	   7 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 613   
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register memory_input_reg [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.srcs/sources_1/imports/fpga/common/usb_module.v:80]
Hierarchical RTL Component report 
Module usb_module 
Detailed RTL Component Info : 
+---Registers : 
	             8192 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module clk_randomizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module aes_sbox__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_ks 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input    256 Bit        Muxes := 1     
	   7 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module aes_sbox__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_sbox 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module aes_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 92    
	   8 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[25] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[24] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[23] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[22] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[21] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[20] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[19] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[18] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[17] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[16] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[15] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[14] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[13] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design usb_module__GCB6 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[39] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[38] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[37] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[36] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[35] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[34] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[33] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[32] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[31] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[30] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[29] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[28] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[27] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[26] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[25] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[24] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[23] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[22] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[21] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[20] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[19] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[18] driven by constant 1
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[17] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[16] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[15] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[14] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[13] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[12] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[11] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[10] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[9] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[8] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[7] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[6] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[5] driven by constant 1
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[4] driven by constant 0
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[3] driven by constant 1
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[2] driven by constant 1
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[1] driven by constant 1
WARNING: [Synth 8-3917] design cw305_top__GC0 has port mem_output[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/size_r_reg[0]' (FDE) to 'aes_core/ks_inst/size_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/ks_inst/\size_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'aes_core/dec_r_reg' (FDE) to 'aes_core/round_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'aes_core/round_max_reg[3]' (FDE) to 'aes_core/round_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'aes_core/round_max_reg[0]' (FDE) to 'aes_core/round_max_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_core/\round_max_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/\round_max_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/\fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_core/i_1/\ks_reg[87] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (size_r_reg[1]) is unused and will be removed from module aes_ks.
WARNING: [Synth 8-3332] Sequential element (round_max_reg[1]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (fsm_reg[1]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (fsm_reg[0]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[127]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[126]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[125]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[124]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[123]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[122]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[121]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[120]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[119]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[118]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[117]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[116]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[115]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[114]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[113]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[112]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[111]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[110]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[109]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[108]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[107]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[106]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[105]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[104]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[103]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[102]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[101]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[100]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[99]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[98]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[97]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[96]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[95]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[94]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[93]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[92]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[91]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[90]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[89]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[88]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[87]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[86]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[85]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[84]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[83]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[82]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[81]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[80]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[79]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[78]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[77]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[76]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[75]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[74]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[73]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[72]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[71]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[70]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[69]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[68]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[67]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[66]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[65]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[64]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[63]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[62]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[61]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[60]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[59]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[58]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[57]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[56]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[55]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[54]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[53]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[52]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[51]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[50]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[49]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[48]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[47]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[46]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[45]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[44]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[43]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[42]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[41]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[40]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[39]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[38]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[37]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[36]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[35]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[34]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[33]) is unused and will be removed from module aes_core.
WARNING: [Synth 8-3332] Sequential element (ks_reg[32]) is unused and will be removed from module aes_core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:36 . Memory (MB): peak = 894.984 ; gain = 607.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |usb_module__GCB0 |           1|     16266|
|2     |usb_module__GCB1 |           1|      5090|
|3     |usb_module__GCB2 |           1|      6610|
|4     |usb_module__GCB3 |           1|      8168|
|5     |usb_module__GCB4 |           1|        24|
|6     |usb_module__GCB5 |           1|     10260|
|7     |usb_module__GCB6 |           1|      4099|
|8     |usb_module__GCB7 |           1|     32869|
|9     |usb_module__GCB8 |           1|     15390|
|10    |usb_module__GCB9 |           1|      4104|
|11    |cw305_top__GC0   |           1|      5948|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to pin 'reg_inst/BUFH_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_135' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_135/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_180' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_180/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_225' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_225/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_270' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_270/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_315' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_315/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_45' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_45/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reg_inst/clk_rand/clk_wiz/clk_90' to pin 'reg_inst/clk_rand/clk_wiz/bbstub_clk_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg_inst/clk_rand/clk_wiz/clk_in1' to 'i_5/reg_inst/clk_rand/counter_reg[0]/C'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:50 . Memory (MB): peak = 916.410 ; gain = 628.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:51 . Memory (MB): peak = 951.508 ; gain = 663.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |usb_module__GCB0 |           1|       189|
|2     |usb_module__GCB1 |           1|       129|
|3     |usb_module__GCB2 |           1|       104|
|4     |usb_module__GCB4 |           1|        24|
|5     |usb_module__GCB6 |           1|       337|
|6     |usb_module__GCB7 |           1|      2478|
|7     |cw305_top__GC0   |           1|      5948|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[248]' (FDE) to 'aes_core/ks_inst/ks_o_reg[120]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[216]' (FDE) to 'aes_core/ks_inst/ks_o_reg[88]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[184]' (FDE) to 'aes_core/ks_inst/ks_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[240]' (FDE) to 'aes_core/ks_inst/ks_o_reg[112]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[208]' (FDE) to 'aes_core/ks_inst/ks_o_reg[80]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[176]' (FDE) to 'aes_core/ks_inst/ks_o_reg[48]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[232]' (FDE) to 'aes_core/ks_inst/ks_o_reg[104]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[200]' (FDE) to 'aes_core/ks_inst/ks_o_reg[72]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[168]' (FDE) to 'aes_core/ks_inst/ks_o_reg[40]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[224]' (FDE) to 'aes_core/ks_inst/ks_o_reg[96]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[192]' (FDE) to 'aes_core/ks_inst/ks_o_reg[64]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[160]' (FDE) to 'aes_core/ks_inst/ks_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[249]' (FDE) to 'aes_core/ks_inst/ks_o_reg[121]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[217]' (FDE) to 'aes_core/ks_inst/ks_o_reg[89]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[185]' (FDE) to 'aes_core/ks_inst/ks_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[241]' (FDE) to 'aes_core/ks_inst/ks_o_reg[113]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[209]' (FDE) to 'aes_core/ks_inst/ks_o_reg[81]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[177]' (FDE) to 'aes_core/ks_inst/ks_o_reg[49]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[233]' (FDE) to 'aes_core/ks_inst/ks_o_reg[105]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[201]' (FDE) to 'aes_core/ks_inst/ks_o_reg[73]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[169]' (FDE) to 'aes_core/ks_inst/ks_o_reg[41]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[225]' (FDE) to 'aes_core/ks_inst/ks_o_reg[97]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[193]' (FDE) to 'aes_core/ks_inst/ks_o_reg[65]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[161]' (FDE) to 'aes_core/ks_inst/ks_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[250]' (FDE) to 'aes_core/ks_inst/ks_o_reg[122]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[218]' (FDE) to 'aes_core/ks_inst/ks_o_reg[90]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[186]' (FDE) to 'aes_core/ks_inst/ks_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[242]' (FDE) to 'aes_core/ks_inst/ks_o_reg[114]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[210]' (FDE) to 'aes_core/ks_inst/ks_o_reg[82]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[178]' (FDE) to 'aes_core/ks_inst/ks_o_reg[50]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[234]' (FDE) to 'aes_core/ks_inst/ks_o_reg[106]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[202]' (FDE) to 'aes_core/ks_inst/ks_o_reg[74]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[170]' (FDE) to 'aes_core/ks_inst/ks_o_reg[42]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[226]' (FDE) to 'aes_core/ks_inst/ks_o_reg[98]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[194]' (FDE) to 'aes_core/ks_inst/ks_o_reg[66]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[162]' (FDE) to 'aes_core/ks_inst/ks_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[251]' (FDE) to 'aes_core/ks_inst/ks_o_reg[123]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[219]' (FDE) to 'aes_core/ks_inst/ks_o_reg[91]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[187]' (FDE) to 'aes_core/ks_inst/ks_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[243]' (FDE) to 'aes_core/ks_inst/ks_o_reg[115]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[211]' (FDE) to 'aes_core/ks_inst/ks_o_reg[83]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[179]' (FDE) to 'aes_core/ks_inst/ks_o_reg[51]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[235]' (FDE) to 'aes_core/ks_inst/ks_o_reg[107]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[203]' (FDE) to 'aes_core/ks_inst/ks_o_reg[75]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[171]' (FDE) to 'aes_core/ks_inst/ks_o_reg[43]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[227]' (FDE) to 'aes_core/ks_inst/ks_o_reg[99]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[195]' (FDE) to 'aes_core/ks_inst/ks_o_reg[67]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[163]' (FDE) to 'aes_core/ks_inst/ks_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[252]' (FDE) to 'aes_core/ks_inst/ks_o_reg[124]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[220]' (FDE) to 'aes_core/ks_inst/ks_o_reg[92]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[188]' (FDE) to 'aes_core/ks_inst/ks_o_reg[60]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[244]' (FDE) to 'aes_core/ks_inst/ks_o_reg[116]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[212]' (FDE) to 'aes_core/ks_inst/ks_o_reg[84]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[180]' (FDE) to 'aes_core/ks_inst/ks_o_reg[52]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[236]' (FDE) to 'aes_core/ks_inst/ks_o_reg[108]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[204]' (FDE) to 'aes_core/ks_inst/ks_o_reg[76]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[172]' (FDE) to 'aes_core/ks_inst/ks_o_reg[44]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[228]' (FDE) to 'aes_core/ks_inst/ks_o_reg[100]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[196]' (FDE) to 'aes_core/ks_inst/ks_o_reg[68]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[164]' (FDE) to 'aes_core/ks_inst/ks_o_reg[36]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[253]' (FDE) to 'aes_core/ks_inst/ks_o_reg[125]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[221]' (FDE) to 'aes_core/ks_inst/ks_o_reg[93]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[189]' (FDE) to 'aes_core/ks_inst/ks_o_reg[61]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[245]' (FDE) to 'aes_core/ks_inst/ks_o_reg[117]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[213]' (FDE) to 'aes_core/ks_inst/ks_o_reg[85]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[181]' (FDE) to 'aes_core/ks_inst/ks_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[237]' (FDE) to 'aes_core/ks_inst/ks_o_reg[109]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[205]' (FDE) to 'aes_core/ks_inst/ks_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[173]' (FDE) to 'aes_core/ks_inst/ks_o_reg[45]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[229]' (FDE) to 'aes_core/ks_inst/ks_o_reg[101]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[197]' (FDE) to 'aes_core/ks_inst/ks_o_reg[69]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[165]' (FDE) to 'aes_core/ks_inst/ks_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[254]' (FDE) to 'aes_core/ks_inst/ks_o_reg[126]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[222]' (FDE) to 'aes_core/ks_inst/ks_o_reg[94]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[190]' (FDE) to 'aes_core/ks_inst/ks_o_reg[62]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[246]' (FDE) to 'aes_core/ks_inst/ks_o_reg[118]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[214]' (FDE) to 'aes_core/ks_inst/ks_o_reg[86]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[182]' (FDE) to 'aes_core/ks_inst/ks_o_reg[54]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[238]' (FDE) to 'aes_core/ks_inst/ks_o_reg[110]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[206]' (FDE) to 'aes_core/ks_inst/ks_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[174]' (FDE) to 'aes_core/ks_inst/ks_o_reg[46]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[230]' (FDE) to 'aes_core/ks_inst/ks_o_reg[102]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[198]' (FDE) to 'aes_core/ks_inst/ks_o_reg[70]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[166]' (FDE) to 'aes_core/ks_inst/ks_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[148]' (FDE) to 'aes_core/ks_inst/ks_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[144]' (FDE) to 'aes_core/ks_inst/ks_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[149]' (FDE) to 'aes_core/ks_inst/ks_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[145]' (FDE) to 'aes_core/ks_inst/ks_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[147]' (FDE) to 'aes_core/ks_inst/ks_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[146]' (FDE) to 'aes_core/ks_inst/ks_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[150]' (FDE) to 'aes_core/ks_inst/ks_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[255]' (FDE) to 'aes_core/ks_inst/ks_o_reg[127]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[223]' (FDE) to 'aes_core/ks_inst/ks_o_reg[95]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[191]' (FDE) to 'aes_core/ks_inst/ks_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[140]' (FDE) to 'aes_core/ks_inst/ks_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'aes_core/ks_inst/state_reg[136]' (FDE) to 'aes_core/ks_inst/ks_o_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \reg_inst/clk_rand/clk_wiz  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |BUFG         |     4|
|3     |BUFGCTRL     |     1|
|4     |BUFGMUX_CTRL |     7|
|5     |BUFH         |     7|
|6     |CARRY4       |    13|
|7     |LUT1         |     7|
|8     |LUT2         |    54|
|9     |LUT3         |   218|
|10    |LUT4         |   429|
|11    |LUT5         |   275|
|12    |LUT6         |  1525|
|13    |MUXF7        |    14|
|14    |MUXF8        |     1|
|15    |ODDR         |     1|
|16    |FDRE         |   872|
|17    |FDSE         |     2|
|18    |IBUF         |    28|
|19    |IBUFG        |     1|
|20    |IOBUF        |     8|
|21    |OBUF         |     5|
+------+-------------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |  3480|
|2     |  aes_core   |aes_core       |  2396|
|3     |    ks_inst  |aes_ks         |   601|
|4     |  my_usb     |usb_module     |   720|
|5     |  reg_inst   |registers      |   258|
|6     |    clk_rand |clk_randomizer |    56|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 951.852 ; gain = 664.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 419 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:40 . Memory (MB): peak = 951.852 ; gain = 226.500
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:55 . Memory (MB): peak = 951.852 ; gain = 664.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 7 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 361 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:58 . Memory (MB): peak = 951.852 ; gain = 675.879
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_32/fpga/vivado_examples/aes128_verilog.runs/synth_100t/cw305_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cw305_top_utilization_synth.rpt -pb cw305_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 951.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 14:34:38 2018...
