
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a694  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d18  0800a880  0800a880  0000b880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b598  0800b598  0000d0a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b598  0800b598  0000c598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5a0  0800b5a0  0000d0a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5a0  0800b5a0  0000c5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b5a4  0800b5a4  0000c5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  0800b5a8  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000038c  200000a8  0800b650  0000d0a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800b650  0000d434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e12  00000000  00000000  0000d0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000315c  00000000  00000000  00020ee3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00024040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f49  00000000  00000000  00025390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d3f3  00000000  00000000  000262d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a29  00000000  00000000  000436cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1eb1  00000000  00000000  0005d0f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000fefa6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005834  00000000  00000000  000ff02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00104860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000a8 	.word	0x200000a8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a864 	.word	0x0800a864

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000ac 	.word	0x200000ac
 8000224:	0800a864 	.word	0x0800a864

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e0e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	@ 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	@ 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	@ 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__gesf2>:
 800105c:	f04f 3cff 	mov.w	ip, #4294967295
 8001060:	e006      	b.n	8001070 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__lesf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	e002      	b.n	8001070 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__cmpsf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001074:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001078:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800107c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001080:	bf18      	it	ne
 8001082:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001086:	d011      	beq.n	80010ac <__cmpsf2+0x40>
 8001088:	b001      	add	sp, #4
 800108a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800108e:	bf18      	it	ne
 8001090:	ea90 0f01 	teqne	r0, r1
 8001094:	bf58      	it	pl
 8001096:	ebb2 0003 	subspl.w	r0, r2, r3
 800109a:	bf88      	it	hi
 800109c:	17c8      	asrhi	r0, r1, #31
 800109e:	bf38      	it	cc
 80010a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a4:	bf18      	it	ne
 80010a6:	f040 0001 	orrne.w	r0, r0, #1
 80010aa:	4770      	bx	lr
 80010ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b0:	d102      	bne.n	80010b8 <__cmpsf2+0x4c>
 80010b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010b6:	d105      	bne.n	80010c4 <__cmpsf2+0x58>
 80010b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010bc:	d1e4      	bne.n	8001088 <__cmpsf2+0x1c>
 80010be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c2:	d0e1      	beq.n	8001088 <__cmpsf2+0x1c>
 80010c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <__aeabi_cfrcmple>:
 80010cc:	4684      	mov	ip, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4661      	mov	r1, ip
 80010d2:	e7ff      	b.n	80010d4 <__aeabi_cfcmpeq>

080010d4 <__aeabi_cfcmpeq>:
 80010d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010d6:	f7ff ffc9 	bl	800106c <__cmpsf2>
 80010da:	2800      	cmp	r0, #0
 80010dc:	bf48      	it	mi
 80010de:	f110 0f00 	cmnmi.w	r0, #0
 80010e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e4 <__aeabi_fcmpeq>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff fff4 	bl	80010d4 <__aeabi_cfcmpeq>
 80010ec:	bf0c      	ite	eq
 80010ee:	2001      	moveq	r0, #1
 80010f0:	2000      	movne	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmplt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffea 	bl	80010d4 <__aeabi_cfcmpeq>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmple>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffe0 	bl	80010d4 <__aeabi_cfcmpeq>
 8001114:	bf94      	ite	ls
 8001116:	2001      	movls	r0, #1
 8001118:	2000      	movhi	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmpge>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffd2 	bl	80010cc <__aeabi_cfrcmple>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpgt>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffc8 	bl	80010cc <__aeabi_cfrcmple>
 800113c:	bf34      	ite	cc
 800113e:	2001      	movcc	r0, #1
 8001140:	2000      	movcs	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <__aeabi_f2iz>:
 8001148:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001150:	d30f      	bcc.n	8001172 <__aeabi_f2iz+0x2a>
 8001152:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d90d      	bls.n	8001178 <__aeabi_f2iz+0x30>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001164:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001168:	fa23 f002 	lsr.w	r0, r3, r2
 800116c:	bf18      	it	ne
 800116e:	4240      	negne	r0, r0
 8001170:	4770      	bx	lr
 8001172:	f04f 0000 	mov.w	r0, #0
 8001176:	4770      	bx	lr
 8001178:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800117c:	d101      	bne.n	8001182 <__aeabi_f2iz+0x3a>
 800117e:	0242      	lsls	r2, r0, #9
 8001180:	d105      	bne.n	800118e <__aeabi_f2iz+0x46>
 8001182:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001186:	bf08      	it	eq
 8001188:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800118c:	4770      	bx	lr
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	4770      	bx	lr

08001194 <__aeabi_f2uiz>:
 8001194:	0042      	lsls	r2, r0, #1
 8001196:	d20e      	bcs.n	80011b6 <__aeabi_f2uiz+0x22>
 8001198:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800119c:	d30b      	bcc.n	80011b6 <__aeabi_f2uiz+0x22>
 800119e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011a6:	d409      	bmi.n	80011bc <__aeabi_f2uiz+0x28>
 80011a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011b0:	fa23 f002 	lsr.w	r0, r3, r2
 80011b4:	4770      	bx	lr
 80011b6:	f04f 0000 	mov.w	r0, #0
 80011ba:	4770      	bx	lr
 80011bc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80011c0:	d101      	bne.n	80011c6 <__aeabi_f2uiz+0x32>
 80011c2:	0242      	lsls	r2, r0, #9
 80011c4:	d102      	bne.n	80011cc <__aeabi_f2uiz+0x38>
 80011c6:	f04f 30ff 	mov.w	r0, #4294967295
 80011ca:	4770      	bx	lr
 80011cc:	f04f 0000 	mov.w	r0, #0
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop

080011d4 <__aeabi_ldivmod>:
 80011d4:	b97b      	cbnz	r3, 80011f6 <__aeabi_ldivmod+0x22>
 80011d6:	b972      	cbnz	r2, 80011f6 <__aeabi_ldivmod+0x22>
 80011d8:	2900      	cmp	r1, #0
 80011da:	bfbe      	ittt	lt
 80011dc:	2000      	movlt	r0, #0
 80011de:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80011e2:	e006      	blt.n	80011f2 <__aeabi_ldivmod+0x1e>
 80011e4:	bf08      	it	eq
 80011e6:	2800      	cmpeq	r0, #0
 80011e8:	bf1c      	itt	ne
 80011ea:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80011ee:	f04f 30ff 	movne.w	r0, #4294967295
 80011f2:	f000 b99b 	b.w	800152c <__aeabi_idiv0>
 80011f6:	f1ad 0c08 	sub.w	ip, sp, #8
 80011fa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011fe:	2900      	cmp	r1, #0
 8001200:	db09      	blt.n	8001216 <__aeabi_ldivmod+0x42>
 8001202:	2b00      	cmp	r3, #0
 8001204:	db1a      	blt.n	800123c <__aeabi_ldivmod+0x68>
 8001206:	f000 f835 	bl	8001274 <__udivmoddi4>
 800120a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800120e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001212:	b004      	add	sp, #16
 8001214:	4770      	bx	lr
 8001216:	4240      	negs	r0, r0
 8001218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	db1b      	blt.n	8001258 <__aeabi_ldivmod+0x84>
 8001220:	f000 f828 	bl	8001274 <__udivmoddi4>
 8001224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800122c:	b004      	add	sp, #16
 800122e:	4240      	negs	r0, r0
 8001230:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001234:	4252      	negs	r2, r2
 8001236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800123a:	4770      	bx	lr
 800123c:	4252      	negs	r2, r2
 800123e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001242:	f000 f817 	bl	8001274 <__udivmoddi4>
 8001246:	f8dd e004 	ldr.w	lr, [sp, #4]
 800124a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800124e:	b004      	add	sp, #16
 8001250:	4240      	negs	r0, r0
 8001252:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001256:	4770      	bx	lr
 8001258:	4252      	negs	r2, r2
 800125a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800125e:	f000 f809 	bl	8001274 <__udivmoddi4>
 8001262:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001266:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800126a:	b004      	add	sp, #16
 800126c:	4252      	negs	r2, r2
 800126e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001272:	4770      	bx	lr

08001274 <__udivmoddi4>:
 8001274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001278:	9d08      	ldr	r5, [sp, #32]
 800127a:	460c      	mov	r4, r1
 800127c:	2b00      	cmp	r3, #0
 800127e:	d14e      	bne.n	800131e <__udivmoddi4+0xaa>
 8001280:	4694      	mov	ip, r2
 8001282:	458c      	cmp	ip, r1
 8001284:	4686      	mov	lr, r0
 8001286:	fab2 f282 	clz	r2, r2
 800128a:	d962      	bls.n	8001352 <__udivmoddi4+0xde>
 800128c:	b14a      	cbz	r2, 80012a2 <__udivmoddi4+0x2e>
 800128e:	f1c2 0320 	rsb	r3, r2, #32
 8001292:	4091      	lsls	r1, r2
 8001294:	fa20 f303 	lsr.w	r3, r0, r3
 8001298:	fa0c fc02 	lsl.w	ip, ip, r2
 800129c:	4319      	orrs	r1, r3
 800129e:	fa00 fe02 	lsl.w	lr, r0, r2
 80012a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012a6:	fbb1 f4f7 	udiv	r4, r1, r7
 80012aa:	fb07 1114 	mls	r1, r7, r4, r1
 80012ae:	fa1f f68c 	uxth.w	r6, ip
 80012b2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012ba:	fb04 f106 	mul.w	r1, r4, r6
 80012be:	4299      	cmp	r1, r3
 80012c0:	d90a      	bls.n	80012d8 <__udivmoddi4+0x64>
 80012c2:	eb1c 0303 	adds.w	r3, ip, r3
 80012c6:	f104 30ff 	add.w	r0, r4, #4294967295
 80012ca:	f080 8110 	bcs.w	80014ee <__udivmoddi4+0x27a>
 80012ce:	4299      	cmp	r1, r3
 80012d0:	f240 810d 	bls.w	80014ee <__udivmoddi4+0x27a>
 80012d4:	3c02      	subs	r4, #2
 80012d6:	4463      	add	r3, ip
 80012d8:	1a59      	subs	r1, r3, r1
 80012da:	fbb1 f0f7 	udiv	r0, r1, r7
 80012de:	fb07 1110 	mls	r1, r7, r0, r1
 80012e2:	fb00 f606 	mul.w	r6, r0, r6
 80012e6:	fa1f f38e 	uxth.w	r3, lr
 80012ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012ee:	429e      	cmp	r6, r3
 80012f0:	d90a      	bls.n	8001308 <__udivmoddi4+0x94>
 80012f2:	eb1c 0303 	adds.w	r3, ip, r3
 80012f6:	f100 31ff 	add.w	r1, r0, #4294967295
 80012fa:	f080 80fa 	bcs.w	80014f2 <__udivmoddi4+0x27e>
 80012fe:	429e      	cmp	r6, r3
 8001300:	f240 80f7 	bls.w	80014f2 <__udivmoddi4+0x27e>
 8001304:	4463      	add	r3, ip
 8001306:	3802      	subs	r0, #2
 8001308:	2100      	movs	r1, #0
 800130a:	1b9b      	subs	r3, r3, r6
 800130c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001310:	b11d      	cbz	r5, 800131a <__udivmoddi4+0xa6>
 8001312:	40d3      	lsrs	r3, r2
 8001314:	2200      	movs	r2, #0
 8001316:	e9c5 3200 	strd	r3, r2, [r5]
 800131a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800131e:	428b      	cmp	r3, r1
 8001320:	d905      	bls.n	800132e <__udivmoddi4+0xba>
 8001322:	b10d      	cbz	r5, 8001328 <__udivmoddi4+0xb4>
 8001324:	e9c5 0100 	strd	r0, r1, [r5]
 8001328:	2100      	movs	r1, #0
 800132a:	4608      	mov	r0, r1
 800132c:	e7f5      	b.n	800131a <__udivmoddi4+0xa6>
 800132e:	fab3 f183 	clz	r1, r3
 8001332:	2900      	cmp	r1, #0
 8001334:	d146      	bne.n	80013c4 <__udivmoddi4+0x150>
 8001336:	42a3      	cmp	r3, r4
 8001338:	d302      	bcc.n	8001340 <__udivmoddi4+0xcc>
 800133a:	4290      	cmp	r0, r2
 800133c:	f0c0 80ee 	bcc.w	800151c <__udivmoddi4+0x2a8>
 8001340:	1a86      	subs	r6, r0, r2
 8001342:	eb64 0303 	sbc.w	r3, r4, r3
 8001346:	2001      	movs	r0, #1
 8001348:	2d00      	cmp	r5, #0
 800134a:	d0e6      	beq.n	800131a <__udivmoddi4+0xa6>
 800134c:	e9c5 6300 	strd	r6, r3, [r5]
 8001350:	e7e3      	b.n	800131a <__udivmoddi4+0xa6>
 8001352:	2a00      	cmp	r2, #0
 8001354:	f040 808f 	bne.w	8001476 <__udivmoddi4+0x202>
 8001358:	eba1 040c 	sub.w	r4, r1, ip
 800135c:	2101      	movs	r1, #1
 800135e:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001362:	fa1f f78c 	uxth.w	r7, ip
 8001366:	fbb4 f6f8 	udiv	r6, r4, r8
 800136a:	fb08 4416 	mls	r4, r8, r6, r4
 800136e:	fb07 f006 	mul.w	r0, r7, r6
 8001372:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001376:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800137a:	4298      	cmp	r0, r3
 800137c:	d908      	bls.n	8001390 <__udivmoddi4+0x11c>
 800137e:	eb1c 0303 	adds.w	r3, ip, r3
 8001382:	f106 34ff 	add.w	r4, r6, #4294967295
 8001386:	d202      	bcs.n	800138e <__udivmoddi4+0x11a>
 8001388:	4298      	cmp	r0, r3
 800138a:	f200 80cb 	bhi.w	8001524 <__udivmoddi4+0x2b0>
 800138e:	4626      	mov	r6, r4
 8001390:	1a1c      	subs	r4, r3, r0
 8001392:	fbb4 f0f8 	udiv	r0, r4, r8
 8001396:	fb08 4410 	mls	r4, r8, r0, r4
 800139a:	fb00 f707 	mul.w	r7, r0, r7
 800139e:	fa1f f38e 	uxth.w	r3, lr
 80013a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80013a6:	429f      	cmp	r7, r3
 80013a8:	d908      	bls.n	80013bc <__udivmoddi4+0x148>
 80013aa:	eb1c 0303 	adds.w	r3, ip, r3
 80013ae:	f100 34ff 	add.w	r4, r0, #4294967295
 80013b2:	d202      	bcs.n	80013ba <__udivmoddi4+0x146>
 80013b4:	429f      	cmp	r7, r3
 80013b6:	f200 80ae 	bhi.w	8001516 <__udivmoddi4+0x2a2>
 80013ba:	4620      	mov	r0, r4
 80013bc:	1bdb      	subs	r3, r3, r7
 80013be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80013c2:	e7a5      	b.n	8001310 <__udivmoddi4+0x9c>
 80013c4:	f1c1 0720 	rsb	r7, r1, #32
 80013c8:	408b      	lsls	r3, r1
 80013ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80013ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80013d2:	fa24 f607 	lsr.w	r6, r4, r7
 80013d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013da:	fbb6 f8f9 	udiv	r8, r6, r9
 80013de:	fa1f fe8c 	uxth.w	lr, ip
 80013e2:	fb09 6618 	mls	r6, r9, r8, r6
 80013e6:	fa20 f307 	lsr.w	r3, r0, r7
 80013ea:	408c      	lsls	r4, r1
 80013ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80013f0:	fb08 f00e 	mul.w	r0, r8, lr
 80013f4:	431c      	orrs	r4, r3
 80013f6:	0c23      	lsrs	r3, r4, #16
 80013f8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80013fc:	4298      	cmp	r0, r3
 80013fe:	fa02 f201 	lsl.w	r2, r2, r1
 8001402:	d90a      	bls.n	800141a <__udivmoddi4+0x1a6>
 8001404:	eb1c 0303 	adds.w	r3, ip, r3
 8001408:	f108 36ff 	add.w	r6, r8, #4294967295
 800140c:	f080 8081 	bcs.w	8001512 <__udivmoddi4+0x29e>
 8001410:	4298      	cmp	r0, r3
 8001412:	d97e      	bls.n	8001512 <__udivmoddi4+0x29e>
 8001414:	f1a8 0802 	sub.w	r8, r8, #2
 8001418:	4463      	add	r3, ip
 800141a:	1a1e      	subs	r6, r3, r0
 800141c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001420:	fb09 6613 	mls	r6, r9, r3, r6
 8001424:	fb03 fe0e 	mul.w	lr, r3, lr
 8001428:	b2a4      	uxth	r4, r4
 800142a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800142e:	45a6      	cmp	lr, r4
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x1d0>
 8001432:	eb1c 0404 	adds.w	r4, ip, r4
 8001436:	f103 30ff 	add.w	r0, r3, #4294967295
 800143a:	d266      	bcs.n	800150a <__udivmoddi4+0x296>
 800143c:	45a6      	cmp	lr, r4
 800143e:	d964      	bls.n	800150a <__udivmoddi4+0x296>
 8001440:	3b02      	subs	r3, #2
 8001442:	4464      	add	r4, ip
 8001444:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001448:	fba0 8302 	umull	r8, r3, r0, r2
 800144c:	eba4 040e 	sub.w	r4, r4, lr
 8001450:	429c      	cmp	r4, r3
 8001452:	46c6      	mov	lr, r8
 8001454:	461e      	mov	r6, r3
 8001456:	d350      	bcc.n	80014fa <__udivmoddi4+0x286>
 8001458:	d04d      	beq.n	80014f6 <__udivmoddi4+0x282>
 800145a:	b155      	cbz	r5, 8001472 <__udivmoddi4+0x1fe>
 800145c:	ebba 030e 	subs.w	r3, sl, lr
 8001460:	eb64 0406 	sbc.w	r4, r4, r6
 8001464:	fa04 f707 	lsl.w	r7, r4, r7
 8001468:	40cb      	lsrs	r3, r1
 800146a:	431f      	orrs	r7, r3
 800146c:	40cc      	lsrs	r4, r1
 800146e:	e9c5 7400 	strd	r7, r4, [r5]
 8001472:	2100      	movs	r1, #0
 8001474:	e751      	b.n	800131a <__udivmoddi4+0xa6>
 8001476:	fa0c fc02 	lsl.w	ip, ip, r2
 800147a:	f1c2 0320 	rsb	r3, r2, #32
 800147e:	40d9      	lsrs	r1, r3
 8001480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001484:	fa20 f303 	lsr.w	r3, r0, r3
 8001488:	fa00 fe02 	lsl.w	lr, r0, r2
 800148c:	fbb1 f0f8 	udiv	r0, r1, r8
 8001490:	fb08 1110 	mls	r1, r8, r0, r1
 8001494:	4094      	lsls	r4, r2
 8001496:	431c      	orrs	r4, r3
 8001498:	fa1f f78c 	uxth.w	r7, ip
 800149c:	0c23      	lsrs	r3, r4, #16
 800149e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80014a2:	fb00 f107 	mul.w	r1, r0, r7
 80014a6:	4299      	cmp	r1, r3
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x248>
 80014aa:	eb1c 0303 	adds.w	r3, ip, r3
 80014ae:	f100 36ff 	add.w	r6, r0, #4294967295
 80014b2:	d22c      	bcs.n	800150e <__udivmoddi4+0x29a>
 80014b4:	4299      	cmp	r1, r3
 80014b6:	d92a      	bls.n	800150e <__udivmoddi4+0x29a>
 80014b8:	3802      	subs	r0, #2
 80014ba:	4463      	add	r3, ip
 80014bc:	1a5b      	subs	r3, r3, r1
 80014be:	fbb3 f1f8 	udiv	r1, r3, r8
 80014c2:	fb08 3311 	mls	r3, r8, r1, r3
 80014c6:	b2a4      	uxth	r4, r4
 80014c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80014cc:	fb01 f307 	mul.w	r3, r1, r7
 80014d0:	42a3      	cmp	r3, r4
 80014d2:	d908      	bls.n	80014e6 <__udivmoddi4+0x272>
 80014d4:	eb1c 0404 	adds.w	r4, ip, r4
 80014d8:	f101 36ff 	add.w	r6, r1, #4294967295
 80014dc:	d213      	bcs.n	8001506 <__udivmoddi4+0x292>
 80014de:	42a3      	cmp	r3, r4
 80014e0:	d911      	bls.n	8001506 <__udivmoddi4+0x292>
 80014e2:	3902      	subs	r1, #2
 80014e4:	4464      	add	r4, ip
 80014e6:	1ae4      	subs	r4, r4, r3
 80014e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80014ec:	e73b      	b.n	8001366 <__udivmoddi4+0xf2>
 80014ee:	4604      	mov	r4, r0
 80014f0:	e6f2      	b.n	80012d8 <__udivmoddi4+0x64>
 80014f2:	4608      	mov	r0, r1
 80014f4:	e708      	b.n	8001308 <__udivmoddi4+0x94>
 80014f6:	45c2      	cmp	sl, r8
 80014f8:	d2af      	bcs.n	800145a <__udivmoddi4+0x1e6>
 80014fa:	ebb8 0e02 	subs.w	lr, r8, r2
 80014fe:	eb63 060c 	sbc.w	r6, r3, ip
 8001502:	3801      	subs	r0, #1
 8001504:	e7a9      	b.n	800145a <__udivmoddi4+0x1e6>
 8001506:	4631      	mov	r1, r6
 8001508:	e7ed      	b.n	80014e6 <__udivmoddi4+0x272>
 800150a:	4603      	mov	r3, r0
 800150c:	e79a      	b.n	8001444 <__udivmoddi4+0x1d0>
 800150e:	4630      	mov	r0, r6
 8001510:	e7d4      	b.n	80014bc <__udivmoddi4+0x248>
 8001512:	46b0      	mov	r8, r6
 8001514:	e781      	b.n	800141a <__udivmoddi4+0x1a6>
 8001516:	4463      	add	r3, ip
 8001518:	3802      	subs	r0, #2
 800151a:	e74f      	b.n	80013bc <__udivmoddi4+0x148>
 800151c:	4606      	mov	r6, r0
 800151e:	4623      	mov	r3, r4
 8001520:	4608      	mov	r0, r1
 8001522:	e711      	b.n	8001348 <__udivmoddi4+0xd4>
 8001524:	3e02      	subs	r6, #2
 8001526:	4463      	add	r3, ip
 8001528:	e732      	b.n	8001390 <__udivmoddi4+0x11c>
 800152a:	bf00      	nop

0800152c <__aeabi_idiv0>:
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f993 3000 	ldrsb.w	r3, [r3]
 800153e:	2b00      	cmp	r3, #0
 8001540:	dd02      	ble.n	8001548 <inv_row_2_scale+0x18>
        b = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	81fb      	strh	r3, [r7, #14]
 8001546:	e02d      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f993 3000 	ldrsb.w	r3, [r3]
 800154e:	2b00      	cmp	r3, #0
 8001550:	da02      	bge.n	8001558 <inv_row_2_scale+0x28>
        b = 4;
 8001552:	2304      	movs	r3, #4
 8001554:	81fb      	strh	r3, [r7, #14]
 8001556:	e025      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3301      	adds	r3, #1
 800155c:	f993 3000 	ldrsb.w	r3, [r3]
 8001560:	2b00      	cmp	r3, #0
 8001562:	dd02      	ble.n	800156a <inv_row_2_scale+0x3a>
        b = 1;
 8001564:	2301      	movs	r3, #1
 8001566:	81fb      	strh	r3, [r7, #14]
 8001568:	e01c      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3301      	adds	r3, #1
 800156e:	f993 3000 	ldrsb.w	r3, [r3]
 8001572:	2b00      	cmp	r3, #0
 8001574:	da02      	bge.n	800157c <inv_row_2_scale+0x4c>
        b = 5;
 8001576:	2305      	movs	r3, #5
 8001578:	81fb      	strh	r3, [r7, #14]
 800157a:	e013      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3302      	adds	r3, #2
 8001580:	f993 3000 	ldrsb.w	r3, [r3]
 8001584:	2b00      	cmp	r3, #0
 8001586:	dd02      	ble.n	800158e <inv_row_2_scale+0x5e>
        b = 2;
 8001588:	2302      	movs	r3, #2
 800158a:	81fb      	strh	r3, [r7, #14]
 800158c:	e00a      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3302      	adds	r3, #2
 8001592:	f993 3000 	ldrsb.w	r3, [r3]
 8001596:	2b00      	cmp	r3, #0
 8001598:	da02      	bge.n	80015a0 <inv_row_2_scale+0x70>
        b = 6;
 800159a:	2306      	movs	r3, #6
 800159c:	81fb      	strh	r3, [r7, #14]
 800159e:	e001      	b.n	80015a4 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 80015a0:	2307      	movs	r3, #7
 80015a2:	81fb      	strh	r3, [r7, #14]
    return b;
 80015a4:	89fb      	ldrh	r3, [r7, #14]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr

080015b0 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ffb9 	bl	8001530 <inv_row_2_scale>
 80015be:	4603      	mov	r3, r0
 80015c0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3303      	adds	r3, #3
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff ffb2 	bl	8001530 <inv_row_2_scale>
 80015cc:	4603      	mov	r3, r0
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b21b      	sxth	r3, r3
 80015da:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3306      	adds	r3, #6
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ffa5 	bl	8001530 <inv_row_2_scale>
 80015e6:	4603      	mov	r3, r0
 80015e8:	019b      	lsls	r3, r3, #6
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	81fb      	strh	r3, [r7, #14]


    return scalar;
 80015f6:	89fb      	ldrh	r3, [r7, #14]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <run_self_test>:

static int run_self_test(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8001606:	f107 020c 	add.w	r2, r7, #12
 800160a:	f107 0318 	add.w	r3, r7, #24
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f002 fd29 	bl	8004068 <mpu_run_self_test>
 8001616:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 8001618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161a:	2b03      	cmp	r3, #3
 800161c:	d153      	bne.n	80016c6 <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 800161e:	f107 0308 	add.w	r3, r7, #8
 8001622:	4618      	mov	r0, r3
 8001624:	f001 fbde 	bl	8002de4 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fb72 	bl	8000d14 <__aeabi_i2f>
 8001630:	4602      	mov	r2, r0
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	4619      	mov	r1, r3
 8001636:	4610      	mov	r0, r2
 8001638:	f7ff fbc0 	bl	8000dbc <__aeabi_fmul>
 800163c:	4603      	mov	r3, r0
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fd82 	bl	8001148 <__aeabi_f2iz>
 8001644:	4603      	mov	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fb62 	bl	8000d14 <__aeabi_i2f>
 8001650:	4602      	mov	r2, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	4619      	mov	r1, r3
 8001656:	4610      	mov	r0, r2
 8001658:	f7ff fbb0 	bl	8000dbc <__aeabi_fmul>
 800165c:	4603      	mov	r3, r0
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fd72 	bl	8001148 <__aeabi_f2iz>
 8001664:	4603      	mov	r3, r0
 8001666:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8001668:	6a3b      	ldr	r3, [r7, #32]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fb52 	bl	8000d14 <__aeabi_i2f>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	4619      	mov	r1, r3
 8001676:	4610      	mov	r0, r2
 8001678:	f7ff fba0 	bl	8000dbc <__aeabi_fmul>
 800167c:	4603      	mov	r3, r0
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd62 	bl	8001148 <__aeabi_f2iz>
 8001684:	4603      	mov	r3, r0
 8001686:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8001688:	f107 0318 	add.w	r3, r7, #24
 800168c:	4618      	mov	r0, r3
 800168e:	f003 f875 	bl	800477c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8001692:	1dbb      	adds	r3, r7, #6
 8001694:	4618      	mov	r0, r3
 8001696:	f001 fbdd 	bl	8002e54 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	88fa      	ldrh	r2, [r7, #6]
 800169e:	fb02 f303 	mul.w	r3, r2, r3
 80016a2:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	88fa      	ldrh	r2, [r7, #6]
 80016a8:	fb02 f303 	mul.w	r3, r2, r3
 80016ac:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	88fa      	ldrh	r2, [r7, #6]
 80016b2:	fb02 f303 	mul.w	r3, r2, r3
 80016b6:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 f967 	bl	8004990 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e001      	b.n	80016ca <run_self_test+0xca>
        return -1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3728      	adds	r7, #40	@ 0x28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 80016da:	463b      	mov	r3, r7
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 fdf3 	bl	80022c8 <mpu_init>
 80016e2:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	e05d      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80016f0:	2078      	movs	r0, #120	@ 0x78
 80016f2:	f001 fc4f 	bl	8002f94 <mpu_set_sensors>
 80016f6:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 80016fe:	f06f 0301 	mvn.w	r3, #1
 8001702:	e053      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001704:	2078      	movs	r0, #120	@ 0x78
 8001706:	f001 fbf3 	bl	8002ef0 <mpu_configure_fifo>
 800170a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8001712:	f06f 0302 	mvn.w	r3, #2
 8001716:	e049      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8001718:	2064      	movs	r0, #100	@ 0x64
 800171a:	f001 faf1 	bl	8002d00 <mpu_set_sample_rate>
 800171e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d002      	beq.n	800172c <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 8001726:	f06f 0303 	mvn.w	r3, #3
 800172a:	e03f      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_load_motion_driver_firmware();
 800172c:	f002 ff2a 	bl	8004584 <dmp_load_motion_driver_firmware>
 8001730:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 8001738:	f06f 0304 	mvn.w	r3, #4
 800173c:	e036      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 800173e:	481d      	ldr	r0, [pc, #116]	@ (80017b4 <MPU6050_DMP_init+0xe0>)
 8001740:	f7ff ff36 	bl	80015b0 <inv_orientation_matrix_to_scalar>
 8001744:	4603      	mov	r3, r0
 8001746:	4618      	mov	r0, r3
 8001748:	f002 ff2c 	bl	80045a4 <dmp_set_orientation>
 800174c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 8001754:	f06f 0305 	mvn.w	r3, #5
 8001758:	e028      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 800175a:	f240 1073 	movw	r0, #371	@ 0x173
 800175e:	f003 fc9b 	bl	8005098 <dmp_enable_feature>
 8001762:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 800176a:	f06f 0306 	mvn.w	r3, #6
 800176e:	e01d      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8001770:	2064      	movs	r0, #100	@ 0x64
 8001772:	f003 fa13 	bl	8004b9c <dmp_set_fifo_rate>
 8001776:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 800177e:	f06f 0307 	mvn.w	r3, #7
 8001782:	e013      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = run_self_test();
 8001784:	f7ff ff3c 	bl	8001600 <run_self_test>
 8001788:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d002      	beq.n	8001796 <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 8001790:	f06f 0308 	mvn.w	r3, #8
 8001794:	e00a      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = mpu_set_dmp_state(1);
 8001796:	2001      	movs	r0, #1
 8001798:	f002 fe8e 	bl	80044b8 <mpu_set_dmp_state>
 800179c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d002      	beq.n	80017aa <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 80017a4:	f06f 0309 	mvn.w	r3, #9
 80017a8:	e000      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }

    return 0;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000000 	.word	0x20000000

080017b8 <MPU6050_DMP_Get_Date>:

int MPU6050_DMP_Get_Date(float *pitch, float *roll, float *yaw)
{
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ba:	b095      	sub	sp, #84	@ 0x54
 80017bc:	af02      	add	r7, sp, #8
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
    float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;
 80017c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	63bb      	str	r3, [r7, #56]	@ 0x38
    short accel[3];
    long quat[4];
    unsigned long timestamp;
    short sensors;
    unsigned char more;
    if(dmp_read_fifo(gyro, accel, quat, &timestamp, &sensors, &more))
 80017dc:	f107 0414 	add.w	r4, r7, #20
 80017e0:	f107 0218 	add.w	r2, r7, #24
 80017e4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80017e8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80017ec:	f107 0311 	add.w	r3, r7, #17
 80017f0:	9301      	str	r3, [sp, #4]
 80017f2:	f107 0312 	add.w	r3, r7, #18
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	4623      	mov	r3, r4
 80017fa:	f003 fe37 	bl	800546c <dmp_read_fifo>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <MPU6050_DMP_Get_Date+0x52>
    {
        return -1;
 8001804:	f04f 33ff 	mov.w	r3, #4294967295
 8001808:	e11c      	b.n	8001a44 <MPU6050_DMP_Get_Date+0x28c>
    }

    if(sensors & INV_WXYZ_QUAT)
 800180a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800180e:	b29b      	uxth	r3, r3
 8001810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	f000 8114 	beq.w	8001a42 <MPU6050_DMP_Get_Date+0x28a>
    {
        q0 = quat[0] / Q30;
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fa79 	bl	8000d14 <__aeabi_i2f>
 8001822:	4603      	mov	r3, r0
 8001824:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fb7b 	bl	8000f24 <__aeabi_fdiv>
 800182e:	4603      	mov	r3, r0
 8001830:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / Q30;
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fa6d 	bl	8000d14 <__aeabi_i2f>
 800183a:	4603      	mov	r3, r0
 800183c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fb6f 	bl	8000f24 <__aeabi_fdiv>
 8001846:	4603      	mov	r3, r0
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / Q30;
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fa61 	bl	8000d14 <__aeabi_i2f>
 8001852:	4603      	mov	r3, r0
 8001854:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fb63 	bl	8000f24 <__aeabi_fdiv>
 800185e:	4603      	mov	r3, r0
 8001860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / Q30;
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fa55 	bl	8000d14 <__aeabi_i2f>
 800186a:	4603      	mov	r3, r0
 800186c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fb57 	bl	8000f24 <__aeabi_fdiv>
 8001876:	4603      	mov	r3, r0
 8001878:	63bb      	str	r3, [r7, #56]	@ 0x38

        *pitch = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3; // pitch
 800187a:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 800187e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001880:	f7ff fa9c 	bl	8000dbc <__aeabi_fmul>
 8001884:	4603      	mov	r3, r0
 8001886:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fa97 	bl	8000dbc <__aeabi_fmul>
 800188e:	4603      	mov	r3, r0
 8001890:	461c      	mov	r4, r3
 8001892:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001894:	4619      	mov	r1, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff f988 	bl	8000bac <__addsf3>
 800189c:	4603      	mov	r3, r0
 800189e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fa8b 	bl	8000dbc <__aeabi_fmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4619      	mov	r1, r3
 80018aa:	4620      	mov	r0, r4
 80018ac:	f7ff f97e 	bl	8000bac <__addsf3>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe fe1c 	bl	80004f0 <__aeabi_f2d>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	f008 fa64 	bl	8009d8c <asin>
 80018c4:	a362      	add	r3, pc, #392	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fe69 	bl	80005a0 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f7ff f913 	bl	8000b00 <__aeabi_d2f>
 80018da:	4602      	mov	r2, r0
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	601a      	str	r2, [r3, #0]
        *roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3; // roll
 80018e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018e2:	4619      	mov	r1, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff f961 	bl	8000bac <__addsf3>
 80018ea:	4603      	mov	r3, r0
 80018ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fa64 	bl	8000dbc <__aeabi_fmul>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461c      	mov	r4, r3
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	4619      	mov	r1, r3
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff f955 	bl	8000bac <__addsf3>
 8001902:	4603      	mov	r3, r0
 8001904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fa58 	bl	8000dbc <__aeabi_fmul>
 800190c:	4603      	mov	r3, r0
 800190e:	4619      	mov	r1, r3
 8001910:	4620      	mov	r0, r4
 8001912:	f7ff f94b 	bl	8000bac <__addsf3>
 8001916:	4603      	mov	r3, r0
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fde9 	bl	80004f0 <__aeabi_f2d>
 800191e:	4604      	mov	r4, r0
 8001920:	460d      	mov	r5, r1
 8001922:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001926:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001928:	f7ff fa48 	bl	8000dbc <__aeabi_fmul>
 800192c:	4603      	mov	r3, r0
 800192e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fa43 	bl	8000dbc <__aeabi_fmul>
 8001936:	4603      	mov	r3, r0
 8001938:	461e      	mov	r6, r3
 800193a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193c:	4619      	mov	r1, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff f934 	bl	8000bac <__addsf3>
 8001944:	4603      	mov	r3, r0
 8001946:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fa37 	bl	8000dbc <__aeabi_fmul>
 800194e:	4603      	mov	r3, r0
 8001950:	4619      	mov	r1, r3
 8001952:	4630      	mov	r0, r6
 8001954:	f7ff f928 	bl	8000ba8 <__aeabi_fsub>
 8001958:	4603      	mov	r3, r0
 800195a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f924 	bl	8000bac <__addsf3>
 8001964:	4603      	mov	r3, r0
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdc2 	bl	80004f0 <__aeabi_f2d>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4620      	mov	r0, r4
 8001972:	4629      	mov	r1, r5
 8001974:	f008 fa32 	bl	8009ddc <atan2>
 8001978:	a335      	add	r3, pc, #212	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fe0f 	bl	80005a0 <__aeabi_dmul>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4610      	mov	r0, r2
 8001988:	4619      	mov	r1, r3
 800198a:	f7ff f8b9 	bl	8000b00 <__aeabi_d2f>
 800198e:	4602      	mov	r2, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	601a      	str	r2, [r3, #0]
        *yaw = atan2(2 * (q0 * q3 + q1 * q2), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3; // yaw
 8001994:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001996:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001998:	f7ff fa10 	bl	8000dbc <__aeabi_fmul>
 800199c:	4603      	mov	r3, r0
 800199e:	461c      	mov	r4, r3
 80019a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80019a2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019a4:	f7ff fa0a 	bl	8000dbc <__aeabi_fmul>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4619      	mov	r1, r3
 80019ac:	4620      	mov	r0, r4
 80019ae:	f7ff f8fd 	bl	8000bac <__addsf3>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4619      	mov	r1, r3
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff f8f8 	bl	8000bac <__addsf3>
 80019bc:	4603      	mov	r3, r0
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fd96 	bl	80004f0 <__aeabi_f2d>
 80019c4:	4604      	mov	r4, r0
 80019c6:	460d      	mov	r5, r1
 80019c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80019ca:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80019cc:	f7ff f9f6 	bl	8000dbc <__aeabi_fmul>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461e      	mov	r6, r3
 80019d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80019d6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019d8:	f7ff f9f0 	bl	8000dbc <__aeabi_fmul>
 80019dc:	4603      	mov	r3, r0
 80019de:	4619      	mov	r1, r3
 80019e0:	4630      	mov	r0, r6
 80019e2:	f7ff f8e3 	bl	8000bac <__addsf3>
 80019e6:	4603      	mov	r3, r0
 80019e8:	461e      	mov	r6, r3
 80019ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80019ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80019ee:	f7ff f9e5 	bl	8000dbc <__aeabi_fmul>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4619      	mov	r1, r3
 80019f6:	4630      	mov	r0, r6
 80019f8:	f7ff f8d6 	bl	8000ba8 <__aeabi_fsub>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461e      	mov	r6, r3
 8001a00:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001a02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a04:	f7ff f9da 	bl	8000dbc <__aeabi_fmul>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4630      	mov	r0, r6
 8001a0e:	f7ff f8cb 	bl	8000ba8 <__aeabi_fsub>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fd6b 	bl	80004f0 <__aeabi_f2d>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4620      	mov	r0, r4
 8001a20:	4629      	mov	r1, r5
 8001a22:	f008 f9db 	bl	8009ddc <atan2>
 8001a26:	a30a      	add	r3, pc, #40	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 8001a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2c:	f7fe fdb8 	bl	80005a0 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f7ff f862 	bl	8000b00 <__aeabi_d2f>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	601a      	str	r2, [r3, #0]
    }

    return 0;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	374c      	adds	r7, #76	@ 0x4c
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4c:	f3af 8000 	nop.w
 8001a50:	66666666 	.word	0x66666666
 8001a54:	404ca666 	.word	0x404ca666

08001a58 <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d802      	bhi.n	8001a6e <SetOperationMode+0x16>
        current_mode = mode;
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <SetOperationMode+0x20>)
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	7013      	strb	r3, [r2, #0]
    }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	20000009 	.word	0x20000009

08001a7c <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	@ 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 8001a86:	23aa      	movs	r3, #170	@ 0xaa
 8001a88:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 8001a92:	2301      	movs	r3, #1
 8001a94:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8001a9a:	f107 030c 	add.w	r3, r7, #12
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f86e 	bl	8001b80 <CalculateChecksum>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8001aaa:	f107 030c 	add.w	r3, r7, #12
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 f8a8 	bl	8001c04 <UART_SendPackage>
}
 8001ab4:	bf00      	nop
 8001ab6:	3730      	adds	r7, #48	@ 0x30
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <SendNavAck>:

void SendNavAck(void){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08a      	sub	sp, #40	@ 0x28
 8001ac0:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 8001ac2:	23aa      	movs	r3, #170	@ 0xaa
 8001ac4:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 8001ace:	2302      	movs	r3, #2
 8001ad0:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f853 	bl	8001b80 <CalculateChecksum>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f88e 	bl	8001c04 <UART_SendPackage>
}
 8001ae8:	bf00      	nop
 8001aea:	3728      	adds	r7, #40	@ 0x28
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f86b 	bl	8001bd4 <VerifyChecksum>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d131      	bne.n	8001b68 <ProcessReceivedPackage+0x78>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	785b      	ldrb	r3, [r3, #1]
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d020      	beq.n	8001b4e <ProcessReceivedPackage+0x5e>
 8001b0c:	2b05      	cmp	r3, #5
 8001b0e:	dc2d      	bgt.n	8001b6c <ProcessReceivedPackage+0x7c>
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d002      	beq.n	8001b1a <ProcessReceivedPackage+0x2a>
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	d00a      	beq.n	8001b2e <ProcessReceivedPackage+0x3e>
            StopMotion();
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
            break;
        default:
            break;
 8001b18:	e028      	b.n	8001b6c <ProcessReceivedPackage+0x7c>
            if (current_mode == MODE_MANUAL) {
 8001b1a:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <ProcessReceivedPackage+0x8c>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d126      	bne.n	8001b70 <ProcessReceivedPackage+0x80>
                ProcessMotionCmd(pkg->data[0]);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	78db      	ldrb	r3, [r3, #3]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 f8a4 	bl	8001c74 <ProcessMotionCmd>
            break;
 8001b2c:	e020      	b.n	8001b70 <ProcessReceivedPackage+0x80>
            if (current_mode == MODE_AUTO_NAV) {
 8001b2e:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <ProcessReceivedPackage+0x8c>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d11e      	bne.n	8001b74 <ProcessReceivedPackage+0x84>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	78d8      	ldrb	r0, [r3, #3]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	1d19      	adds	r1, r3, #4
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	789b      	ldrb	r3, [r3, #2]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	461a      	mov	r2, r3
 8001b48:	f000 f924 	bl	8001d94 <ProcessNavCmd>
            break;
 8001b4c:	e012      	b.n	8001b74 <ProcessReceivedPackage+0x84>
            SetOperationMode(pkg->data[0]);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	78db      	ldrb	r3, [r3, #3]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff ff80 	bl	8001a58 <SetOperationMode>
            StopMotion();
 8001b58:	f000 fa22 	bl	8001fa0 <StopMotion>
            SendModeChangeAck(pkg->data[0]);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	78db      	ldrb	r3, [r3, #3]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff8b 	bl	8001a7c <SendModeChangeAck>
            break;
 8001b66:	e006      	b.n	8001b76 <ProcessReceivedPackage+0x86>
        return; // Invalid package
 8001b68:	bf00      	nop
 8001b6a:	e004      	b.n	8001b76 <ProcessReceivedPackage+0x86>
            break;
 8001b6c:	bf00      	nop
 8001b6e:	e002      	b.n	8001b76 <ProcessReceivedPackage+0x86>
            break;
 8001b70:	bf00      	nop
 8001b72:	e000      	b.n	8001b76 <ProcessReceivedPackage+0x86>
            break;
 8001b74:	bf00      	nop
    }
}
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000009 	.word	0x20000009

08001b80 <CalculateChecksum>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

// Utility Functions
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 8001b88:	2300      	movs	r3, #0
 8001b8a:	73fb      	strb	r3, [r7, #15]
    uint8_t sum = 0;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	785a      	ldrb	r2, [r3, #1]
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	4413      	add	r3, r2
 8001b94:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	789a      	ldrb	r2, [r3, #2]
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	e00a      	b.n	8001bbc <CalculateChecksum+0x3c>
    for(int i = 0; i < pkg->data_len; i++) {
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4413      	add	r3, r2
 8001bac:	3303      	adds	r3, #3
 8001bae:	781a      	ldrb	r2, [r3, #0]
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	789b      	ldrb	r3, [r3, #2]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	dbee      	blt.n	8001ba6 <CalculateChecksum+0x26>
        sum += pkg->data[i];
    }
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
    return sum;
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <VerifyChecksum>:
}

 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
int VerifyChecksum(UART_Package_t* pkg) {
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff ffcf 	bl	8001b80 <CalculateChecksum>
 8001be2:	4603      	mov	r3, r0
 8001be4:	73fb      	strb	r3, [r7, #15]
    uint8_t sum = CalculateChecksum(pkg);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d101      	bne.n	8001bf6 <VerifyChecksum+0x22>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e001      	b.n	8001bfa <VerifyChecksum+0x26>
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
    return (sum == pkg->checksum) ? 0 : -1;
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <UART_SendPackage>:
}

 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08c      	sub	sp, #48	@ 0x30
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
    // header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	789b      	ldrb	r3, [r3, #2]
 8001c10:	3304      	adds	r3, #4
 8001c12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t total_len = 3 + pkg->data_len + 1;
    
    // 
    uint8_t tx_buffer[38]; // 3 + 32 + 1 = 36
    
    // 
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	723b      	strb	r3, [r7, #8]
    tx_buffer[0] = pkg->header;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	727b      	strb	r3, [r7, #9]
    tx_buffer[1] = pkg->cmd_type;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	789b      	ldrb	r3, [r3, #2]
 8001c26:	72bb      	strb	r3, [r7, #10]
    tx_buffer[2] = pkg->data_len;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	1cd9      	adds	r1, r3, #3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	789b      	ldrb	r3, [r3, #2]
 8001c30:	461a      	mov	r2, r3
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	3303      	adds	r3, #3
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f008 f899 	bl	8009d70 <memcpy>
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	789b      	ldrb	r3, [r3, #2]
 8001c42:	3303      	adds	r3, #3
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001c4a:	3330      	adds	r3, #48	@ 0x30
 8001c4c:	443b      	add	r3, r7
 8001c4e:	f803 2c28 	strb.w	r2, [r3, #-40]
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
    
    // HAL_UART_Transmit
 8001c52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	f107 0108 	add.w	r1, r7, #8
 8001c5c:	23c8      	movs	r3, #200	@ 0xc8
 8001c5e:	4804      	ldr	r0, [pc, #16]	@ (8001c70 <UART_SendPackage+0x6c>)
 8001c60:	f007 fa2a 	bl	80090b8 <HAL_UART_Transmit>
 8001c64:	4603      	mov	r3, r0
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms
 8001c66:	4618      	mov	r0, r3
 8001c68:	3730      	adds	r7, #48	@ 0x30
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200002ac 	.word	0x200002ac

08001c74 <ProcessMotionCmd>:
}

 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	@ 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
void ProcessMotionCmd(uint8_t motion_type) {
    UART_Package_t pkg;
 8001c7e:	23aa      	movs	r3, #170	@ 0xaa
 8001c80:	733b      	strb	r3, [r7, #12]
    pkg.header = FRAME_HEADER;
 8001c82:	2301      	movs	r3, #1
 8001c84:	737b      	strb	r3, [r7, #13]
    pkg.cmd_type = CMD_MOTION;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73bb      	strb	r3, [r7, #14]
    pkg.data_len = 1;
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	73fb      	strb	r3, [r7, #15]
    pkg.data[0] = motion_type;
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ff74 	bl	8001b80 <CalculateChecksum>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    pkg.checksum = CalculateChecksum(&pkg);

 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	2b06      	cmp	r3, #6
 8001ca4:	d865      	bhi.n	8001d72 <ProcessMotionCmd+0xfe>
 8001ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cac <ProcessMotionCmd+0x38>)
 8001ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cac:	08001cc9 	.word	0x08001cc9
 8001cb0:	08001ce1 	.word	0x08001ce1
 8001cb4:	08001cf9 	.word	0x08001cf9
 8001cb8:	08001d29 	.word	0x08001d29
 8001cbc:	08001d11 	.word	0x08001d11
 8001cc0:	08001d41 	.word	0x08001d41
 8001cc4:	08001d59 	.word	0x08001d59
    switch(motion_type) {
        case MOTION_FORWARD:
 8001cc8:	2201      	movs	r2, #1
 8001cca:	2101      	movs	r1, #1
 8001ccc:	482e      	ldr	r0, [pc, #184]	@ (8001d88 <ProcessMotionCmd+0x114>)
 8001cce:	f005 f8ea 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001cd2:	482e      	ldr	r0, [pc, #184]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001cd4:	f004 fa34 	bl	8006140 <moveForward>
            moveForward(&htim4);
 8001cd8:	2032      	movs	r0, #50	@ 0x32
 8001cda:	f004 fcc5 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001cde:	e049      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_BACKWARD:
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	2104      	movs	r1, #4
 8001ce4:	482a      	ldr	r0, [pc, #168]	@ (8001d90 <ProcessMotionCmd+0x11c>)
 8001ce6:	f005 f8de 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001cea:	4828      	ldr	r0, [pc, #160]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001cec:	f004 fa5c 	bl	80061a8 <moveBackward>
            moveBackward(&htim4);
 8001cf0:	2032      	movs	r0, #50	@ 0x32
 8001cf2:	f004 fcb9 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001cf6:	e03d      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_LEFT:
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	4822      	ldr	r0, [pc, #136]	@ (8001d88 <ProcessMotionCmd+0x114>)
 8001cfe:	f005 f8d2 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d02:	4822      	ldr	r0, [pc, #136]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001d04:	f004 fa84 	bl	8006210 <moveLeft>
            moveLeft(&htim4);
 8001d08:	2032      	movs	r0, #50	@ 0x32
 8001d0a:	f004 fcad 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001d0e:	e031      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
        case MOTION_TURN_L:
 8001d10:	2201      	movs	r2, #1
 8001d12:	2101      	movs	r1, #1
 8001d14:	481c      	ldr	r0, [pc, #112]	@ (8001d88 <ProcessMotionCmd+0x114>)
 8001d16:	f005 f8c6 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d1a:	481c      	ldr	r0, [pc, #112]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001d1c:	f004 fae0 	bl	80062e0 <moveTurnLeft>
            moveTurnLeft(&htim4);
 8001d20:	2032      	movs	r0, #50	@ 0x32
 8001d22:	f004 fca1 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001d26:	e025      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_RIGHT:
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	4816      	ldr	r0, [pc, #88]	@ (8001d88 <ProcessMotionCmd+0x114>)
 8001d2e:	f005 f8ba 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d32:	4816      	ldr	r0, [pc, #88]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001d34:	f004 faa0 	bl	8006278 <moveRight>
            moveRight(&htim4);
 8001d38:	2032      	movs	r0, #50	@ 0x32
 8001d3a:	f004 fc95 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001d3e:	e019      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
        case MOTION_TURN_R:
 8001d40:	2201      	movs	r2, #1
 8001d42:	2104      	movs	r1, #4
 8001d44:	4812      	ldr	r0, [pc, #72]	@ (8001d90 <ProcessMotionCmd+0x11c>)
 8001d46:	f005 f8ae 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001d4a:	4810      	ldr	r0, [pc, #64]	@ (8001d8c <ProcessMotionCmd+0x118>)
 8001d4c:	f004 fafe 	bl	800634c <moveTurnRight>
            moveTurnRight(&htim4);
 8001d50:	2032      	movs	r0, #50	@ 0x32
 8001d52:	f004 fc89 	bl	8006668 <HAL_Delay>
            HAL_Delay(50);
 8001d56:	e00d      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_STOP:
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	480a      	ldr	r0, [pc, #40]	@ (8001d88 <ProcessMotionCmd+0x114>)
 8001d5e:	f005 f8a2 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2104      	movs	r1, #4
 8001d66:	480a      	ldr	r0, [pc, #40]	@ (8001d90 <ProcessMotionCmd+0x11c>)
 8001d68:	f005 f89d 	bl	8006ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001d6c:	f004 f9b6 	bl	80060dc <motorBreak>
            motorBreak();
 8001d70:	e000      	b.n	8001d74 <ProcessMotionCmd+0x100>
            break;
            
        default:
 8001d72:	bf00      	nop
            break;
    }

    // Send confirmation package
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff ff43 	bl	8001c04 <UART_SendPackage>
    UART_SendPackage(&pkg);
 8001d7e:	bf00      	nop
 8001d80:	3730      	adds	r7, #48	@ 0x30
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40010c00 	.word	0x40010c00
 8001d8c:	2000021c 	.word	0x2000021c
 8001d90:	40011400 	.word	0x40011400

08001d94 <ProcessNavCmd>:
}
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b096      	sub	sp, #88	@ 0x58
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	6039      	str	r1, [r7, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
 8001da0:	4613      	mov	r3, r2
 8001da2:	71bb      	strb	r3, [r7, #6]
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
		UART_Package_t pkg;

 8001da4:	23aa      	movs	r3, #170	@ 0xaa
 8001da6:	733b      	strb	r3, [r7, #12]
	    pkg.header = FRAME_HEADER;
 8001da8:	2303      	movs	r3, #3
 8001daa:	737b      	strb	r3, [r7, #13]
	    pkg.cmd_type = CMD_NAV;
 8001dac:	79bb      	ldrb	r3, [r7, #6]
 8001dae:	3301      	adds	r3, #1
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	73bb      	strb	r3, [r7, #14]
	    pkg.data_len = path_len + 1;
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	73fb      	strb	r3, [r7, #15]
	    pkg.data[0] = nav_mode;
 8001db8:	79ba      	ldrb	r2, [r7, #6]
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	6839      	ldr	r1, [r7, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f007 ffd4 	bl	8009d70 <memcpy>
	    memcpy(&pkg.data[1], path_data, path_len);
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff fed7 	bl	8001b80 <CalculateChecksum>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	    pkg.checksum = CalculateChecksum(&pkg);

 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	f040 80da 	bne.w	8001f94 <ProcessNavCmd+0x200>
	    if (nav_mode==MODE_AUTO_NAV){
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	785b      	ldrb	r3, [r3, #1]
 8001de4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t start_c=path_data[1];
 8001de8:	79bb      	ldrb	r3, [r7, #6]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	4413      	add	r3, r2
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t end_c=path_data[path_len-1];
 8001df6:	79bb      	ldrb	r3, [r7, #6]
 8001df8:	085b      	lsrs	r3, r3, #1
 8001dfa:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	uint8_t point_count=path_len/2;
	    	// 
	    	// 
 8001dfe:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d802      	bhi.n	8001e0c <ProcessNavCmd+0x78>
	    	if(point_count<2){
 8001e06:	f7ff fe59 	bl	8001abc <SendNavAck>
	    		SendNavAck();
 8001e0a:	e0c4      	b.n	8001f96 <ProcessNavCmd+0x202>
	    		return;
	    	}
 8001e0c:	f7ff fe56 	bl	8001abc <SendNavAck>
	    	SendNavAck();
 8001e10:	2301      	movs	r3, #1
 8001e12:	657b      	str	r3, [r7, #84]	@ 0x54
	    	int facing_right=1;
 8001e14:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001e18:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d901      	bls.n	8001e24 <ProcessNavCmd+0x90>
	    	if(start_c > end_c) {
 8001e20:	2300      	movs	r3, #0
 8001e22:	657b      	str	r3, [r7, #84]	@ 0x54
	    		facing_right = 0; // 
	    	}
 8001e24:	2300      	movs	r3, #0
 8001e26:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e28:	e0ac      	b.n	8001f84 <ProcessNavCmd+0x1f0>
	    	for(int i=0;i<point_count-1;i++){
 8001e2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	461a      	mov	r2, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t r1 = path_data[i*2];
 8001e3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	3301      	adds	r3, #1
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t c1 = path_data[i*2 + 1];
 8001e4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	461a      	mov	r2, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	4413      	add	r3, r2
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t r2 = path_data[(i+1)*2];
 8001e5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e5e:	3301      	adds	r3, #1
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	3301      	adds	r3, #1
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	4413      	add	r3, r2
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001e6e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001e72:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dr=r2-r1;
 8001e7a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001e7e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	633b      	str	r3, [r7, #48]	@ 0x30
	    		int dc=c2-c1;
 8001e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	dd1a      	ble.n	8001ec2 <ProcessNavCmd+0x12e>
	    			if(dc>0){
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e90:	e012      	b.n	8001eb8 <ProcessNavCmd+0x124>
	    				for(int step=0;step<dc;step++){
 8001e92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <ProcessNavCmd+0x10c>
 8001e98:	4840      	ldr	r0, [pc, #256]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001e9a:	f004 f951 	bl	8006140 <moveForward>
 8001e9e:	e002      	b.n	8001ea6 <ProcessNavCmd+0x112>
	    					if(facing_right) moveForward(&htim4);
 8001ea0:	483e      	ldr	r0, [pc, #248]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001ea2:	f004 f981 	bl	80061a8 <moveBackward>
	    					else moveBackward(&htim4);
 8001ea6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001eaa:	f004 fbdd 	bl	8006668 <HAL_Delay>
	    					HAL_Delay(700);
 8001eae:	f004 f915 	bl	80060dc <motorBreak>
	    			if(dc>0){
 8001eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001eb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	dbe8      	blt.n	8001e92 <ProcessNavCmd+0xfe>
 8001ec0:	e01d      	b.n	8001efe <ProcessNavCmd+0x16a>
	    					motorBreak();
	    				}
	    			}
 8001ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	da1a      	bge.n	8001efe <ProcessNavCmd+0x16a>
	    			else if(dc<0){
 8001ec8:	2300      	movs	r3, #0
 8001eca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ecc:	e012      	b.n	8001ef4 <ProcessNavCmd+0x160>
	    				for(int step=0;step<(-dc);step++){
 8001ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <ProcessNavCmd+0x148>
 8001ed4:	4831      	ldr	r0, [pc, #196]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001ed6:	f004 f967 	bl	80061a8 <moveBackward>
 8001eda:	e002      	b.n	8001ee2 <ProcessNavCmd+0x14e>
	    					if(facing_right) moveBackward(&htim4);
 8001edc:	482f      	ldr	r0, [pc, #188]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001ede:	f004 f92f 	bl	8006140 <moveForward>
	    					else moveForward(&htim4);
 8001ee2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001ee6:	f004 fbbf 	bl	8006668 <HAL_Delay>
	    					HAL_Delay(700);
 8001eea:	f004 f8f7 	bl	80060dc <motorBreak>
	    			else if(dc<0){
 8001eee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ef6:	425b      	negs	r3, r3
 8001ef8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbe7      	blt.n	8001ece <ProcessNavCmd+0x13a>
	    					motorBreak();
	    				}
	    			}
 8001efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	dd1a      	ble.n	8001f3a <ProcessNavCmd+0x1a6>
	    			if(dr>0){
 8001f04:	2300      	movs	r3, #0
 8001f06:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f08:	e012      	b.n	8001f30 <ProcessNavCmd+0x19c>
	    				for(int step=0;step<dr;step++){
 8001f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <ProcessNavCmd+0x184>
 8001f10:	4822      	ldr	r0, [pc, #136]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001f12:	f004 f9b1 	bl	8006278 <moveRight>
 8001f16:	e002      	b.n	8001f1e <ProcessNavCmd+0x18a>
	    					if(facing_right) moveRight(&htim4);
 8001f18:	4820      	ldr	r0, [pc, #128]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001f1a:	f004 f979 	bl	8006210 <moveLeft>
	    					else moveLeft(&htim4);
 8001f1e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001f22:	f004 fba1 	bl	8006668 <HAL_Delay>
	    					HAL_Delay(700);
 8001f26:	f004 f8d9 	bl	80060dc <motorBreak>
	    			if(dr>0){
 8001f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f34:	429a      	cmp	r2, r3
 8001f36:	dbe8      	blt.n	8001f0a <ProcessNavCmd+0x176>
 8001f38:	e01d      	b.n	8001f76 <ProcessNavCmd+0x1e2>
	    					motorBreak();
	    				}
	    			}
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	da1a      	bge.n	8001f76 <ProcessNavCmd+0x1e2>
	    			else if(dr<0){
 8001f40:	2300      	movs	r3, #0
 8001f42:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f44:	e012      	b.n	8001f6c <ProcessNavCmd+0x1d8>
	    				for(int step=0;step<(-dr);step++){
 8001f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <ProcessNavCmd+0x1c0>
 8001f4c:	4813      	ldr	r0, [pc, #76]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001f4e:	f004 f95f 	bl	8006210 <moveLeft>
 8001f52:	e002      	b.n	8001f5a <ProcessNavCmd+0x1c6>
	    					if(facing_right) moveLeft(&htim4);
 8001f54:	4811      	ldr	r0, [pc, #68]	@ (8001f9c <ProcessNavCmd+0x208>)
 8001f56:	f004 f98f 	bl	8006278 <moveRight>
	    					else moveRight(&htim4);
 8001f5a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001f5e:	f004 fb83 	bl	8006668 <HAL_Delay>
	    					HAL_Delay(700);
 8001f62:	f004 f8bb 	bl	80060dc <motorBreak>
	    			else if(dr<0){
 8001f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f68:	3301      	adds	r3, #1
 8001f6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f6e:	425b      	negs	r3, r3
 8001f70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f72:	429a      	cmp	r2, r3
 8001f74:	dbe7      	blt.n	8001f46 <ProcessNavCmd+0x1b2>
	    					motorBreak();
	    				}
	    			}
 8001f76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f7a:	f004 fb75 	bl	8006668 <HAL_Delay>
	    	}
 8001f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f80:	3301      	adds	r3, #1
 8001f82:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f84:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	f6ff af4c 	blt.w	8001e2a <ProcessNavCmd+0x96>
 8001f92:	e000      	b.n	8001f96 <ProcessNavCmd+0x202>
	    			HAL_Delay(1000);
	    	}
	    }
	    else {
 8001f94:	bf00      	nop
	    	return;
	    }
 8001f96:	3758      	adds	r7, #88	@ 0x58
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	2000021c 	.word	0x2000021c

08001fa0 <StopMotion>:
}

void SendEnvDetectData(uint8_t location, uint8_t env_type){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	UART_Package_t pkg;
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	4805      	ldr	r0, [pc, #20]	@ (8001fc0 <StopMotion+0x20>)
 8001faa:	f004 ff7c 	bl	8006ea6 <HAL_GPIO_WritePin>
	pkg.header = FRAME_HEADER;
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2104      	movs	r1, #4
 8001fb2:	4804      	ldr	r0, [pc, #16]	@ (8001fc4 <StopMotion+0x24>)
 8001fb4:	f004 ff77 	bl	8006ea6 <HAL_GPIO_WritePin>
	pkg.cmd_type = CMD_ENV_DETECT;
 8001fb8:	f004 f890 	bl	80060dc <motorBreak>
	pkg.data_len = 2;
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40010c00 	.word	0x40010c00
 8001fc4:	40011400 	.word	0x40011400

08001fc8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fdc:	4b47      	ldr	r3, [pc, #284]	@ (80020fc <MX_GPIO_Init+0x134>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	4a46      	ldr	r2, [pc, #280]	@ (80020fc <MX_GPIO_Init+0x134>)
 8001fe2:	f043 0310 	orr.w	r3, r3, #16
 8001fe6:	6193      	str	r3, [r2, #24]
 8001fe8:	4b44      	ldr	r3, [pc, #272]	@ (80020fc <MX_GPIO_Init+0x134>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0310 	and.w	r3, r3, #16
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ff4:	4b41      	ldr	r3, [pc, #260]	@ (80020fc <MX_GPIO_Init+0x134>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	4a40      	ldr	r2, [pc, #256]	@ (80020fc <MX_GPIO_Init+0x134>)
 8001ffa:	f043 0320 	orr.w	r3, r3, #32
 8001ffe:	6193      	str	r3, [r2, #24]
 8002000:	4b3e      	ldr	r3, [pc, #248]	@ (80020fc <MX_GPIO_Init+0x134>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f003 0320 	and.w	r3, r3, #32
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800200c:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <MX_GPIO_Init+0x134>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	4a3a      	ldr	r2, [pc, #232]	@ (80020fc <MX_GPIO_Init+0x134>)
 8002012:	f043 0304 	orr.w	r3, r3, #4
 8002016:	6193      	str	r3, [r2, #24]
 8002018:	4b38      	ldr	r3, [pc, #224]	@ (80020fc <MX_GPIO_Init+0x134>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	f003 0304 	and.w	r3, r3, #4
 8002020:	607b      	str	r3, [r7, #4]
 8002022:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002024:	4b35      	ldr	r3, [pc, #212]	@ (80020fc <MX_GPIO_Init+0x134>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	4a34      	ldr	r2, [pc, #208]	@ (80020fc <MX_GPIO_Init+0x134>)
 800202a:	f043 0308 	orr.w	r3, r3, #8
 800202e:	6193      	str	r3, [r2, #24]
 8002030:	4b32      	ldr	r3, [pc, #200]	@ (80020fc <MX_GPIO_Init+0x134>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f003 0308 	and.w	r3, r3, #8
 8002038:	603b      	str	r3, [r7, #0]
 800203a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800203c:	2200      	movs	r2, #0
 800203e:	2101      	movs	r1, #1
 8002040:	482f      	ldr	r0, [pc, #188]	@ (8002100 <MX_GPIO_Init+0x138>)
 8002042:	f004 ff30 	bl	8006ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800204c:	482d      	ldr	r0, [pc, #180]	@ (8002104 <MX_GPIO_Init+0x13c>)
 800204e:	f004 ff2a 	bl	8006ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8002052:	2200      	movs	r2, #0
 8002054:	2104      	movs	r1, #4
 8002056:	482c      	ldr	r0, [pc, #176]	@ (8002108 <MX_GPIO_Init+0x140>)
 8002058:	f004 ff25 	bl	8006ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|MID_Pin;
 800205c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002060:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002066:	2301      	movs	r3, #1
 8002068:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800206a:	f107 0310 	add.w	r3, r7, #16
 800206e:	4619      	mov	r1, r3
 8002070:	4823      	ldr	r0, [pc, #140]	@ (8002100 <MX_GPIO_Init+0x138>)
 8002072:	f004 fd6d 	bl	8006b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8002076:	2301      	movs	r3, #1
 8002078:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207a:	2301      	movs	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800207e:	2302      	movs	r3, #2
 8002080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002082:	2303      	movs	r3, #3
 8002084:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8002086:	f107 0310 	add.w	r3, r7, #16
 800208a:	4619      	mov	r1, r3
 800208c:	481c      	ldr	r0, [pc, #112]	@ (8002100 <MX_GPIO_Init+0x138>)
 800208e:	f004 fd5f 	bl	8006b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8002092:	2302      	movs	r3, #2
 8002094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002096:	4b1d      	ldr	r3, [pc, #116]	@ (800210c <MX_GPIO_Init+0x144>)
 8002098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800209e:	f107 0310 	add.w	r3, r7, #16
 80020a2:	4619      	mov	r1, r3
 80020a4:	4816      	ldr	r0, [pc, #88]	@ (8002100 <MX_GPIO_Init+0x138>)
 80020a6:	f004 fd53 	bl	8006b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 80020aa:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80020ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2302      	movs	r3, #2
 80020ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	4619      	mov	r1, r3
 80020c2:	4810      	ldr	r0, [pc, #64]	@ (8002104 <MX_GPIO_Init+0x13c>)
 80020c4:	f004 fd44 	bl	8006b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 80020c8:	2304      	movs	r3, #4
 80020ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2302      	movs	r3, #2
 80020d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	4619      	mov	r1, r3
 80020de:	480a      	ldr	r0, [pc, #40]	@ (8002108 <MX_GPIO_Init+0x140>)
 80020e0:	f004 fd36 	bl	8006b50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2101      	movs	r1, #1
 80020e8:	2007      	movs	r0, #7
 80020ea:	f004 fbb8 	bl	800685e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020ee:	2007      	movs	r0, #7
 80020f0:	f004 fbd1 	bl	8006896 <HAL_NVIC_EnableIRQ>

}
 80020f4:	bf00      	nop
 80020f6:	3720      	adds	r7, #32
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	40011000 	.word	0x40011000
 8002104:	40010c00 	.word	0x40010c00
 8002108:	40011400 	.word	0x40011400
 800210c:	10110000 	.word	0x10110000

08002110 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002114:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002116:	4a13      	ldr	r2, [pc, #76]	@ (8002164 <MX_I2C2_Init+0x54>)
 8002118:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800211a:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <MX_I2C2_Init+0x50>)
 800211c:	4a12      	ldr	r2, [pc, #72]	@ (8002168 <MX_I2C2_Init+0x58>)
 800211e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002120:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002126:	4b0e      	ldr	r3, [pc, #56]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002128:	2200      	movs	r2, #0
 800212a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <MX_I2C2_Init+0x50>)
 800212e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002132:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002134:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002136:	2200      	movs	r2, #0
 8002138:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <MX_I2C2_Init+0x50>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002140:	4b07      	ldr	r3, [pc, #28]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002142:	2200      	movs	r2, #0
 8002144:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002146:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <MX_I2C2_Init+0x50>)
 8002148:	2200      	movs	r2, #0
 800214a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800214c:	4804      	ldr	r0, [pc, #16]	@ (8002160 <MX_I2C2_Init+0x50>)
 800214e:	f004 fedb 	bl	8006f08 <HAL_I2C_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002158:	f003 fb38 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	200000c4 	.word	0x200000c4
 8002164:	40005800 	.word	0x40005800
 8002168:	000186a0 	.word	0x000186a0

0800216c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b088      	sub	sp, #32
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a16      	ldr	r2, [pc, #88]	@ (80021e0 <HAL_I2C_MspInit+0x74>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d124      	bne.n	80021d6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218c:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	4a14      	ldr	r2, [pc, #80]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 8002192:	f043 0308 	orr.w	r3, r3, #8
 8002196:	6193      	str	r3, [r2, #24]
 8002198:	4b12      	ldr	r3, [pc, #72]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021a4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021aa:	2312      	movs	r3, #18
 80021ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b2:	f107 0310 	add.w	r3, r7, #16
 80021b6:	4619      	mov	r1, r3
 80021b8:	480b      	ldr	r0, [pc, #44]	@ (80021e8 <HAL_I2C_MspInit+0x7c>)
 80021ba:	f004 fcc9 	bl	8006b50 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 80021c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021c8:	61d3      	str	r3, [r2, #28]
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_I2C_MspInit+0x78>)
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80021d6:	bf00      	nop
 80021d8:	3720      	adds	r7, #32
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40005800 	.word	0x40005800
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40010c00 	.word	0x40010c00

080021ec <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b088      	sub	sp, #32
 80021f0:	af04      	add	r7, sp, #16
 80021f2:	4603      	mov	r3, r0
 80021f4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80021f6:	4b32      	ldr	r3, [pc, #200]	@ (80022c0 <set_int_enable+0xd4>)
 80021f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d025      	beq.n	800224c <set_int_enable+0x60>
        if (enable)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8002206:	2302      	movs	r3, #2
 8002208:	73fb      	strb	r3, [r7, #15]
 800220a:	e001      	b.n	8002210 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8002210:	4b2b      	ldr	r3, [pc, #172]	@ (80022c0 <set_int_enable+0xd4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	4619      	mov	r1, r3
 8002218:	4b29      	ldr	r3, [pc, #164]	@ (80022c0 <set_int_enable+0xd4>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	7c5b      	ldrb	r3, [r3, #17]
 800221e:	461a      	mov	r2, r3
 8002220:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002224:	9302      	str	r3, [sp, #8]
 8002226:	2301      	movs	r3, #1
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	f107 030f 	add.w	r3, r7, #15
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	2301      	movs	r3, #1
 8002232:	4824      	ldr	r0, [pc, #144]	@ (80022c4 <set_int_enable+0xd8>)
 8002234:	f004 ffac 	bl	8007190 <HAL_I2C_Mem_Write>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <set_int_enable+0x58>
            return -1;
 800223e:	f04f 33ff 	mov.w	r3, #4294967295
 8002242:	e039      	b.n	80022b8 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8002244:	7bfa      	ldrb	r2, [r7, #15]
 8002246:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <set_int_enable+0xd4>)
 8002248:	745a      	strb	r2, [r3, #17]
 800224a:	e034      	b.n	80022b6 <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 800224c:	4b1c      	ldr	r3, [pc, #112]	@ (80022c0 <set_int_enable+0xd4>)
 800224e:	7a9b      	ldrb	r3, [r3, #10]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d102      	bne.n	800225a <set_int_enable+0x6e>
            return -1;
 8002254:	f04f 33ff 	mov.w	r3, #4294967295
 8002258:	e02e      	b.n	80022b8 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d005      	beq.n	800226c <set_int_enable+0x80>
 8002260:	4b17      	ldr	r3, [pc, #92]	@ (80022c0 <set_int_enable+0xd4>)
 8002262:	7c5b      	ldrb	r3, [r3, #17]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <set_int_enable+0x80>
            return 0;
 8002268:	2300      	movs	r3, #0
 800226a:	e025      	b.n	80022b8 <set_int_enable+0xcc>
        if (enable)
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 8002272:	2301      	movs	r3, #1
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	e001      	b.n	800227c <set_int_enable+0x90>
        else
            tmp = 0x00;
 8002278:	2300      	movs	r3, #0
 800227a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 800227c:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <set_int_enable+0xd4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <set_int_enable+0xd4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	7c5b      	ldrb	r3, [r3, #17]
 800228a:	461a      	mov	r2, r3
 800228c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002290:	9302      	str	r3, [sp, #8]
 8002292:	2301      	movs	r3, #1
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	f107 030f 	add.w	r3, r7, #15
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2301      	movs	r3, #1
 800229e:	4809      	ldr	r0, [pc, #36]	@ (80022c4 <set_int_enable+0xd8>)
 80022a0:	f004 ff76 	bl	8007190 <HAL_I2C_Mem_Write>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <set_int_enable+0xc4>
            return -1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e003      	b.n	80022b8 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <set_int_enable+0xd4>)
 80022b4:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	2000000c 	.word	0x2000000c
 80022c4:	200000c4 	.word	0x200000c4

080022c8 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b088      	sub	sp, #32
 80022cc:	af04      	add	r7, sp, #16
 80022ce:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 80022d0:	2380      	movs	r3, #128	@ 0x80
 80022d2:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80022d4:	4b90      	ldr	r3, [pc, #576]	@ (8002518 <mpu_init+0x250>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	4619      	mov	r1, r3
 80022dc:	4b8e      	ldr	r3, [pc, #568]	@ (8002518 <mpu_init+0x250>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	7d5b      	ldrb	r3, [r3, #21]
 80022e2:	461a      	mov	r2, r3
 80022e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e8:	9302      	str	r3, [sp, #8]
 80022ea:	2301      	movs	r3, #1
 80022ec:	9301      	str	r3, [sp, #4]
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2301      	movs	r3, #1
 80022f6:	4889      	ldr	r0, [pc, #548]	@ (800251c <mpu_init+0x254>)
 80022f8:	f004 ff4a 	bl	8007190 <HAL_I2C_Mem_Write>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d002      	beq.n	8002308 <mpu_init+0x40>
        return -1;
 8002302:	f04f 33ff 	mov.w	r3, #4294967295
 8002306:	e102      	b.n	800250e <mpu_init+0x246>
    delay_ms(100);
 8002308:	2064      	movs	r0, #100	@ 0x64
 800230a:	f004 f9ad 	bl	8006668 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 800230e:	2300      	movs	r3, #0
 8002310:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002312:	4b81      	ldr	r3, [pc, #516]	@ (8002518 <mpu_init+0x250>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	4b7f      	ldr	r3, [pc, #508]	@ (8002518 <mpu_init+0x250>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	7d5b      	ldrb	r3, [r3, #21]
 8002320:	461a      	mov	r2, r3
 8002322:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	2301      	movs	r3, #1
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	f107 0308 	add.w	r3, r7, #8
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	2301      	movs	r3, #1
 8002334:	4879      	ldr	r0, [pc, #484]	@ (800251c <mpu_init+0x254>)
 8002336:	f004 ff2b 	bl	8007190 <HAL_I2C_Mem_Write>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d002      	beq.n	8002346 <mpu_init+0x7e>
        return -1;
 8002340:	f04f 33ff 	mov.w	r3, #4294967295
 8002344:	e0e3      	b.n	800250e <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8002346:	4b74      	ldr	r3, [pc, #464]	@ (8002518 <mpu_init+0x250>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	4619      	mov	r1, r3
 800234e:	4b72      	ldr	r3, [pc, #456]	@ (8002518 <mpu_init+0x250>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	7e5b      	ldrb	r3, [r3, #25]
 8002354:	461a      	mov	r2, r3
 8002356:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800235a:	9302      	str	r3, [sp, #8]
 800235c:	2306      	movs	r3, #6
 800235e:	9301      	str	r3, [sp, #4]
 8002360:	f107 0308 	add.w	r3, r7, #8
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	2301      	movs	r3, #1
 8002368:	486c      	ldr	r0, [pc, #432]	@ (800251c <mpu_init+0x254>)
 800236a:	f005 f80b 	bl	8007384 <HAL_I2C_Mem_Read>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <mpu_init+0xb2>
        return -1;
 8002374:	f04f 33ff 	mov.w	r3, #4294967295
 8002378:	e0c9      	b.n	800250e <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800237a:	7b7b      	ldrb	r3, [r7, #13]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	b25b      	sxtb	r3, r3
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	b25a      	sxtb	r2, r3
 8002386:	7afb      	ldrb	r3, [r7, #11]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	b25b      	sxtb	r3, r3
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	b25b      	sxtb	r3, r3
 8002392:	4313      	orrs	r3, r2
 8002394:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 8002396:	7a7b      	ldrb	r3, [r7, #9]
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d010      	beq.n	80023ce <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d103      	bne.n	80023ba <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 80023b2:	4b59      	ldr	r3, [pc, #356]	@ (8002518 <mpu_init+0x250>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	74da      	strb	r2, [r3, #19]
 80023b8:	e037      	b.n	800242a <mpu_init+0x162>
        else if (rev == 2)
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d103      	bne.n	80023c8 <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 80023c0:	4b55      	ldr	r3, [pc, #340]	@ (8002518 <mpu_init+0x250>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	74da      	strb	r2, [r3, #19]
 80023c6:	e030      	b.n	800242a <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
 80023cc:	e09f      	b.n	800250e <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80023ce:	4b52      	ldr	r3, [pc, #328]	@ (8002518 <mpu_init+0x250>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	4619      	mov	r1, r3
 80023d6:	4b50      	ldr	r3, [pc, #320]	@ (8002518 <mpu_init+0x250>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	78db      	ldrb	r3, [r3, #3]
 80023dc:	461a      	mov	r2, r3
 80023de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023e2:	9302      	str	r3, [sp, #8]
 80023e4:	2301      	movs	r3, #1
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	f107 0308 	add.w	r3, r7, #8
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	2301      	movs	r3, #1
 80023f0:	484a      	ldr	r0, [pc, #296]	@ (800251c <mpu_init+0x254>)
 80023f2:	f004 ffc7 	bl	8007384 <HAL_I2C_Mem_Read>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <mpu_init+0x13a>
            return -1;
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002400:	e085      	b.n	800250e <mpu_init+0x246>
        rev = data[0] & 0x0F;
 8002402:	7a3b      	ldrb	r3, [r7, #8]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d102      	bne.n	8002416 <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8002410:	f04f 33ff 	mov.w	r3, #4294967295
 8002414:	e07b      	b.n	800250e <mpu_init+0x246>
        } else if (rev == 4) {
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	2b04      	cmp	r3, #4
 800241a:	d103      	bne.n	8002424 <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 800241c:	4b3e      	ldr	r3, [pc, #248]	@ (8002518 <mpu_init+0x250>)
 800241e:	2201      	movs	r2, #1
 8002420:	74da      	strb	r2, [r3, #19]
 8002422:	e002      	b.n	800242a <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 8002424:	4b3c      	ldr	r3, [pc, #240]	@ (8002518 <mpu_init+0x250>)
 8002426:	2200      	movs	r2, #0
 8002428:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800242a:	4b3b      	ldr	r3, [pc, #236]	@ (8002518 <mpu_init+0x250>)
 800242c:	22ff      	movs	r2, #255	@ 0xff
 800242e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8002430:	4b39      	ldr	r3, [pc, #228]	@ (8002518 <mpu_init+0x250>)
 8002432:	22ff      	movs	r2, #255	@ 0xff
 8002434:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002436:	4b38      	ldr	r3, [pc, #224]	@ (8002518 <mpu_init+0x250>)
 8002438:	22ff      	movs	r2, #255	@ 0xff
 800243a:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800243c:	4b36      	ldr	r3, [pc, #216]	@ (8002518 <mpu_init+0x250>)
 800243e:	22ff      	movs	r2, #255	@ 0xff
 8002440:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8002442:	4b35      	ldr	r3, [pc, #212]	@ (8002518 <mpu_init+0x250>)
 8002444:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002448:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800244a:	4b33      	ldr	r3, [pc, #204]	@ (8002518 <mpu_init+0x250>)
 800244c:	22ff      	movs	r2, #255	@ 0xff
 800244e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8002450:	4b31      	ldr	r3, [pc, #196]	@ (8002518 <mpu_init+0x250>)
 8002452:	22ff      	movs	r2, #255	@ 0xff
 8002454:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002456:	4b30      	ldr	r3, [pc, #192]	@ (8002518 <mpu_init+0x250>)
 8002458:	2201      	movs	r2, #1
 800245a:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 800245c:	4b2e      	ldr	r3, [pc, #184]	@ (8002518 <mpu_init+0x250>)
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8002464:	4b2c      	ldr	r3, [pc, #176]	@ (8002518 <mpu_init+0x250>)
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 800246c:	4b2a      	ldr	r3, [pc, #168]	@ (8002518 <mpu_init+0x250>)
 800246e:	2200      	movs	r2, #0
 8002470:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <mpu_init+0x250>)
 8002474:	2200      	movs	r2, #0
 8002476:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8002478:	220c      	movs	r2, #12
 800247a:	2100      	movs	r1, #0
 800247c:	4828      	ldr	r0, [pc, #160]	@ (8002520 <mpu_init+0x258>)
 800247e:	f007 fc45 	bl	8009d0c <memset>
    st.chip_cfg.dmp_on = 0;
 8002482:	4b25      	ldr	r3, [pc, #148]	@ (8002518 <mpu_init+0x250>)
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 800248a:	4b23      	ldr	r3, [pc, #140]	@ (8002518 <mpu_init+0x250>)
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8002492:	4b21      	ldr	r3, [pc, #132]	@ (8002518 <mpu_init+0x250>)
 8002494:	2200      	movs	r2, #0
 8002496:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8002498:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800249c:	f000 fa76 	bl	800298c <mpu_set_gyro_fsr>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <mpu_init+0x1e4>
        return -1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295
 80024aa:	e030      	b.n	800250e <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 80024ac:	2002      	movs	r0, #2
 80024ae:	f000 fb07 	bl	8002ac0 <mpu_set_accel_fsr>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <mpu_init+0x1f6>
        return -1;
 80024b8:	f04f 33ff 	mov.w	r3, #4294967295
 80024bc:	e027      	b.n	800250e <mpu_init+0x246>
    if (mpu_set_lpf(42))
 80024be:	202a      	movs	r0, #42	@ 0x2a
 80024c0:	f000 fbac 	bl	8002c1c <mpu_set_lpf>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <mpu_init+0x208>
        return -1;
 80024ca:	f04f 33ff 	mov.w	r3, #4294967295
 80024ce:	e01e      	b.n	800250e <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 80024d0:	2032      	movs	r0, #50	@ 0x32
 80024d2:	f000 fc15 	bl	8002d00 <mpu_set_sample_rate>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <mpu_init+0x21a>
        return -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
 80024e0:	e015      	b.n	800250e <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 80024e2:	2000      	movs	r0, #0
 80024e4:	f000 fd04 	bl	8002ef0 <mpu_configure_fifo>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <mpu_init+0x22c>
        return -1;
 80024ee:	f04f 33ff 	mov.w	r3, #4294967295
 80024f2:	e00c      	b.n	800250e <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80024f4:	2000      	movs	r0, #0
 80024f6:	f000 fe81 	bl	80031fc <mpu_set_bypass>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <mpu_init+0x23e>
        return -1;
 8002500:	f04f 33ff 	mov.w	r3, #4294967295
 8002504:	e003      	b.n	800250e <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 8002506:	2000      	movs	r0, #0
 8002508:	f000 fd44 	bl	8002f94 <mpu_set_sensors>
    return 0;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	2000000c 	.word	0x2000000c
 800251c:	200000c4 	.word	0x200000c4
 8002520:	20000022 	.word	0x20000022

08002524 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af04      	add	r7, sp, #16
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b28      	cmp	r3, #40	@ 0x28
 8002532:	d902      	bls.n	800253a <mpu_lp_accel_mode+0x16>
        return -1;
 8002534:	f04f 33ff 	mov.w	r3, #4294967295
 8002538:	e07c      	b.n	8002634 <mpu_lp_accel_mode+0x110>

    if (!rate) {
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d125      	bne.n	800258c <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8002540:	2000      	movs	r0, #0
 8002542:	f000 ff59 	bl	80033f8 <mpu_set_int_latched>
        tmp[0] = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800254a:	2307      	movs	r3, #7
 800254c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800254e:	4b3b      	ldr	r3, [pc, #236]	@ (800263c <mpu_lp_accel_mode+0x118>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	4b39      	ldr	r3, [pc, #228]	@ (800263c <mpu_lp_accel_mode+0x118>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	7d5b      	ldrb	r3, [r3, #21]
 800255c:	461a      	mov	r2, r3
 800255e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002562:	9302      	str	r3, [sp, #8]
 8002564:	2302      	movs	r3, #2
 8002566:	9301      	str	r3, [sp, #4]
 8002568:	f107 030c 	add.w	r3, r7, #12
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	2301      	movs	r3, #1
 8002570:	4833      	ldr	r0, [pc, #204]	@ (8002640 <mpu_lp_accel_mode+0x11c>)
 8002572:	f004 fe0d 	bl	8007190 <HAL_I2C_Mem_Write>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <mpu_lp_accel_mode+0x5e>
            return -1;
 800257c:	f04f 33ff 	mov.w	r3, #4294967295
 8002580:	e058      	b.n	8002634 <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 8002582:	4b2e      	ldr	r3, [pc, #184]	@ (800263c <mpu_lp_accel_mode+0x118>)
 8002584:	2200      	movs	r2, #0
 8002586:	751a      	strb	r2, [r3, #20]
        return 0;
 8002588:	2300      	movs	r3, #0
 800258a:	e053      	b.n	8002634 <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 800258c:	2001      	movs	r0, #1
 800258e:	f000 ff33 	bl	80033f8 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8002592:	2320      	movs	r3, #32
 8002594:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d105      	bne.n	80025a8 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 800259c:	2300      	movs	r3, #0
 800259e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80025a0:	2005      	movs	r0, #5
 80025a2:	f000 fb3b 	bl	8002c1c <mpu_set_lpf>
 80025a6:	e016      	b.n	80025d6 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	2b05      	cmp	r3, #5
 80025ac:	d805      	bhi.n	80025ba <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 80025ae:	2301      	movs	r3, #1
 80025b0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80025b2:	2005      	movs	r0, #5
 80025b4:	f000 fb32 	bl	8002c1c <mpu_set_lpf>
 80025b8:	e00d      	b.n	80025d6 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	2b14      	cmp	r3, #20
 80025be:	d805      	bhi.n	80025cc <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 80025c0:	2302      	movs	r3, #2
 80025c2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80025c4:	200a      	movs	r0, #10
 80025c6:	f000 fb29 	bl	8002c1c <mpu_set_lpf>
 80025ca:	e004      	b.n	80025d6 <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80025cc:	2303      	movs	r3, #3
 80025ce:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80025d0:	2014      	movs	r0, #20
 80025d2:	f000 fb23 	bl	8002c1c <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80025d6:	7b7b      	ldrb	r3, [r7, #13]
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	f043 0307 	orr.w	r3, r3, #7
 80025e0:	b25b      	sxtb	r3, r3
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <mpu_lp_accel_mode+0x118>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	4619      	mov	r1, r3
 80025ee:	4b13      	ldr	r3, [pc, #76]	@ (800263c <mpu_lp_accel_mode+0x118>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	7d5b      	ldrb	r3, [r3, #21]
 80025f4:	461a      	mov	r2, r3
 80025f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025fa:	9302      	str	r3, [sp, #8]
 80025fc:	2302      	movs	r3, #2
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	f107 030c 	add.w	r3, r7, #12
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	2301      	movs	r3, #1
 8002608:	480d      	ldr	r0, [pc, #52]	@ (8002640 <mpu_lp_accel_mode+0x11c>)
 800260a:	f004 fdc1 	bl	8007190 <HAL_I2C_Mem_Write>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <mpu_lp_accel_mode+0xf6>
        return -1;
 8002614:	f04f 33ff 	mov.w	r3, #4294967295
 8002618:	e00c      	b.n	8002634 <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 800261a:	4b08      	ldr	r3, [pc, #32]	@ (800263c <mpu_lp_accel_mode+0x118>)
 800261c:	2208      	movs	r2, #8
 800261e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8002620:	4b06      	ldr	r3, [pc, #24]	@ (800263c <mpu_lp_accel_mode+0x118>)
 8002622:	2200      	movs	r2, #0
 8002624:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8002626:	4b05      	ldr	r3, [pc, #20]	@ (800263c <mpu_lp_accel_mode+0x118>)
 8002628:	2201      	movs	r2, #1
 800262a:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800262c:	2000      	movs	r0, #0
 800262e:	f000 fc5f 	bl	8002ef0 <mpu_configure_fifo>

    return 0;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000000c 	.word	0x2000000c
 8002640:	200000c4 	.word	0x200000c4

08002644 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800264a:	4ba2      	ldr	r3, [pc, #648]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800264c:	7a9b      	ldrb	r3, [r3, #10]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d102      	bne.n	8002658 <mpu_reset_fifo+0x14>
        return -1;
 8002652:	f04f 33ff 	mov.w	r3, #4294967295
 8002656:	e15b      	b.n	8002910 <mpu_reset_fifo+0x2cc>

    data = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800265c:	4b9d      	ldr	r3, [pc, #628]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	4619      	mov	r1, r3
 8002664:	4b9b      	ldr	r3, [pc, #620]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	7c5b      	ldrb	r3, [r3, #17]
 800266a:	461a      	mov	r2, r3
 800266c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002670:	9302      	str	r3, [sp, #8]
 8002672:	2301      	movs	r3, #1
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	1dfb      	adds	r3, r7, #7
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2301      	movs	r3, #1
 800267c:	4896      	ldr	r0, [pc, #600]	@ (80028d8 <mpu_reset_fifo+0x294>)
 800267e:	f004 fd87 	bl	8007190 <HAL_I2C_Mem_Write>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <mpu_reset_fifo+0x4a>
        return -1;
 8002688:	f04f 33ff 	mov.w	r3, #4294967295
 800268c:	e140      	b.n	8002910 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800268e:	4b91      	ldr	r3, [pc, #580]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	4619      	mov	r1, r3
 8002696:	4b8f      	ldr	r3, [pc, #572]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	795b      	ldrb	r3, [r3, #5]
 800269c:	461a      	mov	r2, r3
 800269e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026a2:	9302      	str	r3, [sp, #8]
 80026a4:	2301      	movs	r3, #1
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	1dfb      	adds	r3, r7, #7
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	2301      	movs	r3, #1
 80026ae:	488a      	ldr	r0, [pc, #552]	@ (80028d8 <mpu_reset_fifo+0x294>)
 80026b0:	f004 fd6e 	bl	8007190 <HAL_I2C_Mem_Write>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d002      	beq.n	80026c0 <mpu_reset_fifo+0x7c>
        return -1;
 80026ba:	f04f 33ff 	mov.w	r3, #4294967295
 80026be:	e127      	b.n	8002910 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80026c0:	4b84      	ldr	r3, [pc, #528]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	4619      	mov	r1, r3
 80026c8:	4b82      	ldr	r3, [pc, #520]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	791b      	ldrb	r3, [r3, #4]
 80026ce:	461a      	mov	r2, r3
 80026d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026d4:	9302      	str	r3, [sp, #8]
 80026d6:	2301      	movs	r3, #1
 80026d8:	9301      	str	r3, [sp, #4]
 80026da:	1dfb      	adds	r3, r7, #7
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	2301      	movs	r3, #1
 80026e0:	487d      	ldr	r0, [pc, #500]	@ (80028d8 <mpu_reset_fifo+0x294>)
 80026e2:	f004 fd55 	bl	8007190 <HAL_I2C_Mem_Write>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <mpu_reset_fifo+0xae>
        return -1;
 80026ec:	f04f 33ff 	mov.w	r3, #4294967295
 80026f0:	e10e      	b.n	8002910 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 80026f2:	4b78      	ldr	r3, [pc, #480]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80026f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 8082 	beq.w	8002802 <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80026fe:	230c      	movs	r3, #12
 8002700:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002702:	4b74      	ldr	r3, [pc, #464]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	4619      	mov	r1, r3
 800270a:	4b72      	ldr	r3, [pc, #456]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	791b      	ldrb	r3, [r3, #4]
 8002710:	461a      	mov	r2, r3
 8002712:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002716:	9302      	str	r3, [sp, #8]
 8002718:	2301      	movs	r3, #1
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	1dfb      	adds	r3, r7, #7
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2301      	movs	r3, #1
 8002722:	486d      	ldr	r0, [pc, #436]	@ (80028d8 <mpu_reset_fifo+0x294>)
 8002724:	f004 fd34 	bl	8007190 <HAL_I2C_Mem_Write>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d002      	beq.n	8002734 <mpu_reset_fifo+0xf0>
            return -1;
 800272e:	f04f 33ff 	mov.w	r3, #4294967295
 8002732:	e0ed      	b.n	8002910 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8002734:	2032      	movs	r0, #50	@ 0x32
 8002736:	f003 ff97 	bl	8006668 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800273a:	23c0      	movs	r3, #192	@ 0xc0
 800273c:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800273e:	4b65      	ldr	r3, [pc, #404]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002740:	7a9b      	ldrb	r3, [r3, #10]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d004      	beq.n	8002754 <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	f043 0320 	orr.w	r3, r3, #32
 8002750:	b2db      	uxtb	r3, r3
 8002752:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002754:	4b5f      	ldr	r3, [pc, #380]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	4b5d      	ldr	r3, [pc, #372]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	791b      	ldrb	r3, [r3, #4]
 8002762:	461a      	mov	r2, r3
 8002764:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002768:	9302      	str	r3, [sp, #8]
 800276a:	2301      	movs	r3, #1
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	1dfb      	adds	r3, r7, #7
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	2301      	movs	r3, #1
 8002774:	4858      	ldr	r0, [pc, #352]	@ (80028d8 <mpu_reset_fifo+0x294>)
 8002776:	f004 fd0b 	bl	8007190 <HAL_I2C_Mem_Write>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d002      	beq.n	8002786 <mpu_reset_fifo+0x142>
            return -1;
 8002780:	f04f 33ff 	mov.w	r3, #4294967295
 8002784:	e0c4      	b.n	8002910 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 8002786:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002788:	7c5b      	ldrb	r3, [r3, #17]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d002      	beq.n	8002794 <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 800278e:	2302      	movs	r3, #2
 8002790:	71fb      	strb	r3, [r7, #7]
 8002792:	e001      	b.n	8002798 <mpu_reset_fifo+0x154>
        else
            data = 0;
 8002794:	2300      	movs	r3, #0
 8002796:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002798:	4b4e      	ldr	r3, [pc, #312]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	4619      	mov	r1, r3
 80027a0:	4b4c      	ldr	r3, [pc, #304]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	7c5b      	ldrb	r3, [r3, #17]
 80027a6:	461a      	mov	r2, r3
 80027a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027ac:	9302      	str	r3, [sp, #8]
 80027ae:	2301      	movs	r3, #1
 80027b0:	9301      	str	r3, [sp, #4]
 80027b2:	1dfb      	adds	r3, r7, #7
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	2301      	movs	r3, #1
 80027b8:	4847      	ldr	r0, [pc, #284]	@ (80028d8 <mpu_reset_fifo+0x294>)
 80027ba:	f004 fce9 	bl	8007190 <HAL_I2C_Mem_Write>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d002      	beq.n	80027ca <mpu_reset_fifo+0x186>
            return -1;
 80027c4:	f04f 33ff 	mov.w	r3, #4294967295
 80027c8:	e0a2      	b.n	8002910 <mpu_reset_fifo+0x2cc>
        data = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80027ce:	4b41      	ldr	r3, [pc, #260]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	4619      	mov	r1, r3
 80027d6:	4b3f      	ldr	r3, [pc, #252]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	795b      	ldrb	r3, [r3, #5]
 80027dc:	461a      	mov	r2, r3
 80027de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027e2:	9302      	str	r3, [sp, #8]
 80027e4:	2301      	movs	r3, #1
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	1dfb      	adds	r3, r7, #7
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	2301      	movs	r3, #1
 80027ee:	483a      	ldr	r0, [pc, #232]	@ (80028d8 <mpu_reset_fifo+0x294>)
 80027f0:	f004 fcce 	bl	8007190 <HAL_I2C_Mem_Write>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8089 	beq.w	800290e <mpu_reset_fifo+0x2ca>
            return -1;
 80027fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002800:	e086      	b.n	8002910 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8002802:	2304      	movs	r3, #4
 8002804:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002806:	4b33      	ldr	r3, [pc, #204]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	4619      	mov	r1, r3
 800280e:	4b31      	ldr	r3, [pc, #196]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	791b      	ldrb	r3, [r3, #4]
 8002814:	461a      	mov	r2, r3
 8002816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800281a:	9302      	str	r3, [sp, #8]
 800281c:	2301      	movs	r3, #1
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	1dfb      	adds	r3, r7, #7
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	2301      	movs	r3, #1
 8002826:	482c      	ldr	r0, [pc, #176]	@ (80028d8 <mpu_reset_fifo+0x294>)
 8002828:	f004 fcb2 	bl	8007190 <HAL_I2C_Mem_Write>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d002      	beq.n	8002838 <mpu_reset_fifo+0x1f4>
            return -1;
 8002832:	f04f 33ff 	mov.w	r3, #4294967295
 8002836:	e06b      	b.n	8002910 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8002838:	4b26      	ldr	r3, [pc, #152]	@ (80028d4 <mpu_reset_fifo+0x290>)
 800283a:	7c9b      	ldrb	r3, [r3, #18]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d105      	bne.n	800284c <mpu_reset_fifo+0x208>
 8002840:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002842:	7a9b      	ldrb	r3, [r3, #10]
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 800284c:	2340      	movs	r3, #64	@ 0x40
 800284e:	71fb      	strb	r3, [r7, #7]
 8002850:	e001      	b.n	8002856 <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8002852:	2360      	movs	r3, #96	@ 0x60
 8002854:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002856:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	4619      	mov	r1, r3
 800285e:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	791b      	ldrb	r3, [r3, #4]
 8002864:	461a      	mov	r2, r3
 8002866:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800286a:	9302      	str	r3, [sp, #8]
 800286c:	2301      	movs	r3, #1
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	1dfb      	adds	r3, r7, #7
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2301      	movs	r3, #1
 8002876:	4818      	ldr	r0, [pc, #96]	@ (80028d8 <mpu_reset_fifo+0x294>)
 8002878:	f004 fc8a 	bl	8007190 <HAL_I2C_Mem_Write>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <mpu_reset_fifo+0x244>
            return -1;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e043      	b.n	8002910 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8002888:	2032      	movs	r0, #50	@ 0x32
 800288a:	f003 feed 	bl	8006668 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 800288e:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <mpu_reset_fifo+0x290>)
 8002890:	7c5b      	ldrb	r3, [r3, #17]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d002      	beq.n	800289c <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 8002896:	2301      	movs	r3, #1
 8002898:	71fb      	strb	r3, [r7, #7]
 800289a:	e001      	b.n	80028a0 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	4619      	mov	r1, r3
 80028a8:	4b0a      	ldr	r3, [pc, #40]	@ (80028d4 <mpu_reset_fifo+0x290>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	7c5b      	ldrb	r3, [r3, #17]
 80028ae:	461a      	mov	r2, r3
 80028b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b4:	9302      	str	r3, [sp, #8]
 80028b6:	2301      	movs	r3, #1
 80028b8:	9301      	str	r3, [sp, #4]
 80028ba:	1dfb      	adds	r3, r7, #7
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	2301      	movs	r3, #1
 80028c0:	4805      	ldr	r0, [pc, #20]	@ (80028d8 <mpu_reset_fifo+0x294>)
 80028c2:	f004 fc65 	bl	8007190 <HAL_I2C_Mem_Write>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d007      	beq.n	80028dc <mpu_reset_fifo+0x298>
            return -1;
 80028cc:	f04f 33ff 	mov.w	r3, #4294967295
 80028d0:	e01e      	b.n	8002910 <mpu_reset_fifo+0x2cc>
 80028d2:	bf00      	nop
 80028d4:	2000000c 	.word	0x2000000c
 80028d8:	200000c4 	.word	0x200000c4
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 80028dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <mpu_reset_fifo+0x2d4>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	4619      	mov	r1, r3
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <mpu_reset_fifo+0x2d4>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	795b      	ldrb	r3, [r3, #5]
 80028ea:	461a      	mov	r2, r3
 80028ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028f0:	9302      	str	r3, [sp, #8]
 80028f2:	2301      	movs	r3, #1
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <mpu_reset_fifo+0x2d8>)
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2301      	movs	r3, #1
 80028fc:	4808      	ldr	r0, [pc, #32]	@ (8002920 <mpu_reset_fifo+0x2dc>)
 80028fe:	f004 fc47 	bl	8007190 <HAL_I2C_Mem_Write>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <mpu_reset_fifo+0x2ca>
            return -1;
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
 800290c:	e000      	b.n	8002910 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	2000000c 	.word	0x2000000c
 800291c:	2000001c 	.word	0x2000001c
 8002920:	200000c4 	.word	0x200000c4

08002924 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 800292c:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <mpu_get_gyro_fsr+0x64>)
 800292e:	7a1b      	ldrb	r3, [r3, #8]
 8002930:	2b03      	cmp	r3, #3
 8002932:	d81e      	bhi.n	8002972 <mpu_get_gyro_fsr+0x4e>
 8002934:	a201      	add	r2, pc, #4	@ (adr r2, 800293c <mpu_get_gyro_fsr+0x18>)
 8002936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293a:	bf00      	nop
 800293c:	0800294d 	.word	0x0800294d
 8002940:	08002955 	.word	0x08002955
 8002944:	0800295f 	.word	0x0800295f
 8002948:	08002969 	.word	0x08002969
    case INV_FSR_250DPS:
        fsr[0] = 250;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	22fa      	movs	r2, #250	@ 0xfa
 8002950:	801a      	strh	r2, [r3, #0]
        break;
 8002952:	e012      	b.n	800297a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800295a:	801a      	strh	r2, [r3, #0]
        break;
 800295c:	e00d      	b.n	800297a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002964:	801a      	strh	r2, [r3, #0]
        break;
 8002966:	e008      	b.n	800297a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800296e:	801a      	strh	r2, [r3, #0]
        break;
 8002970:	e003      	b.n	800297a <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	801a      	strh	r2, [r3, #0]
        break;
 8002978:	bf00      	nop
    }
    return 0;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	2000000c 	.word	0x2000000c

0800298c <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af04      	add	r7, sp, #16
 8002992:	4603      	mov	r3, r0
 8002994:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002996:	4b2b      	ldr	r3, [pc, #172]	@ (8002a44 <mpu_set_gyro_fsr+0xb8>)
 8002998:	7a9b      	ldrb	r3, [r3, #10]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d102      	bne.n	80029a4 <mpu_set_gyro_fsr+0x18>
        return -1;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
 80029a2:	e04a      	b.n	8002a3a <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80029aa:	d017      	beq.n	80029dc <mpu_set_gyro_fsr+0x50>
 80029ac:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80029b0:	dc17      	bgt.n	80029e2 <mpu_set_gyro_fsr+0x56>
 80029b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029b6:	d00e      	beq.n	80029d6 <mpu_set_gyro_fsr+0x4a>
 80029b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029bc:	dc11      	bgt.n	80029e2 <mpu_set_gyro_fsr+0x56>
 80029be:	2bfa      	cmp	r3, #250	@ 0xfa
 80029c0:	d003      	beq.n	80029ca <mpu_set_gyro_fsr+0x3e>
 80029c2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80029c6:	d003      	beq.n	80029d0 <mpu_set_gyro_fsr+0x44>
 80029c8:	e00b      	b.n	80029e2 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
        break;
 80029ce:	e00b      	b.n	80029e8 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 80029d0:	2308      	movs	r3, #8
 80029d2:	73fb      	strb	r3, [r7, #15]
        break;
 80029d4:	e008      	b.n	80029e8 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 80029d6:	2310      	movs	r3, #16
 80029d8:	73fb      	strb	r3, [r7, #15]
        break;
 80029da:	e005      	b.n	80029e8 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 80029dc:	2318      	movs	r3, #24
 80029de:	73fb      	strb	r3, [r7, #15]
        break;
 80029e0:	e002      	b.n	80029e8 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 80029e2:	f04f 33ff 	mov.w	r3, #4294967295
 80029e6:	e028      	b.n	8002a3a <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 80029e8:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <mpu_set_gyro_fsr+0xb8>)
 80029ea:	7a1a      	ldrb	r2, [r3, #8]
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	08db      	lsrs	r3, r3, #3
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d101      	bne.n	80029fa <mpu_set_gyro_fsr+0x6e>
        return 0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	e01f      	b.n	8002a3a <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 80029fa:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <mpu_set_gyro_fsr+0xb8>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	4619      	mov	r1, r3
 8002a02:	4b10      	ldr	r3, [pc, #64]	@ (8002a44 <mpu_set_gyro_fsr+0xb8>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	799b      	ldrb	r3, [r3, #6]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a0e:	9302      	str	r3, [sp, #8]
 8002a10:	2301      	movs	r3, #1
 8002a12:	9301      	str	r3, [sp, #4]
 8002a14:	f107 030f 	add.w	r3, r7, #15
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	480a      	ldr	r0, [pc, #40]	@ (8002a48 <mpu_set_gyro_fsr+0xbc>)
 8002a1e:	f004 fbb7 	bl	8007190 <HAL_I2C_Mem_Write>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <mpu_set_gyro_fsr+0xa2>
        return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2c:	e005      	b.n	8002a3a <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	08db      	lsrs	r3, r3, #3
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	4b03      	ldr	r3, [pc, #12]	@ (8002a44 <mpu_set_gyro_fsr+0xb8>)
 8002a36:	721a      	strb	r2, [r3, #8]
    return 0;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	2000000c 	.word	0x2000000c
 8002a48:	200000c4 	.word	0x200000c4

08002a4c <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002a54:	4b19      	ldr	r3, [pc, #100]	@ (8002abc <mpu_get_accel_fsr+0x70>)
 8002a56:	7a5b      	ldrb	r3, [r3, #9]
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d81b      	bhi.n	8002a94 <mpu_get_accel_fsr+0x48>
 8002a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a64 <mpu_get_accel_fsr+0x18>)
 8002a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a62:	bf00      	nop
 8002a64:	08002a75 	.word	0x08002a75
 8002a68:	08002a7d 	.word	0x08002a7d
 8002a6c:	08002a85 	.word	0x08002a85
 8002a70:	08002a8d 	.word	0x08002a8d
    case INV_FSR_2G:
        fsr[0] = 2;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	701a      	strb	r2, [r3, #0]
        break;
 8002a7a:	e00e      	b.n	8002a9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2204      	movs	r2, #4
 8002a80:	701a      	strb	r2, [r3, #0]
        break;
 8002a82:	e00a      	b.n	8002a9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2208      	movs	r2, #8
 8002a88:	701a      	strb	r2, [r3, #0]
        break;
 8002a8a:	e006      	b.n	8002a9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2210      	movs	r2, #16
 8002a90:	701a      	strb	r2, [r3, #0]
        break;
 8002a92:	e002      	b.n	8002a9a <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002a94:	f04f 33ff 	mov.w	r3, #4294967295
 8002a98:	e00a      	b.n	8002ab0 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8002a9a:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <mpu_get_accel_fsr+0x70>)
 8002a9c:	7cdb      	ldrb	r3, [r3, #19]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d005      	beq.n	8002aae <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	701a      	strb	r2, [r3, #0]
    return 0;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	2000000c 	.word	0x2000000c

08002ac0 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af04      	add	r7, sp, #16
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002aca:	4b34      	ldr	r3, [pc, #208]	@ (8002b9c <mpu_set_accel_fsr+0xdc>)
 8002acc:	7a9b      	ldrb	r3, [r3, #10]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d102      	bne.n	8002ad8 <mpu_set_accel_fsr+0x18>
        return -1;
 8002ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad6:	e05d      	b.n	8002b94 <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	3b02      	subs	r3, #2
 8002adc:	2b0e      	cmp	r3, #14
 8002ade:	d82d      	bhi.n	8002b3c <mpu_set_accel_fsr+0x7c>
 8002ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae8 <mpu_set_accel_fsr+0x28>)
 8002ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae6:	bf00      	nop
 8002ae8:	08002b25 	.word	0x08002b25
 8002aec:	08002b3d 	.word	0x08002b3d
 8002af0:	08002b2b 	.word	0x08002b2b
 8002af4:	08002b3d 	.word	0x08002b3d
 8002af8:	08002b3d 	.word	0x08002b3d
 8002afc:	08002b3d 	.word	0x08002b3d
 8002b00:	08002b31 	.word	0x08002b31
 8002b04:	08002b3d 	.word	0x08002b3d
 8002b08:	08002b3d 	.word	0x08002b3d
 8002b0c:	08002b3d 	.word	0x08002b3d
 8002b10:	08002b3d 	.word	0x08002b3d
 8002b14:	08002b3d 	.word	0x08002b3d
 8002b18:	08002b3d 	.word	0x08002b3d
 8002b1c:	08002b3d 	.word	0x08002b3d
 8002b20:	08002b37 	.word	0x08002b37
    case 2:
        data = INV_FSR_2G << 3;
 8002b24:	2300      	movs	r3, #0
 8002b26:	73fb      	strb	r3, [r7, #15]
        break;
 8002b28:	e00b      	b.n	8002b42 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8002b2a:	2308      	movs	r3, #8
 8002b2c:	73fb      	strb	r3, [r7, #15]
        break;
 8002b2e:	e008      	b.n	8002b42 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002b30:	2310      	movs	r3, #16
 8002b32:	73fb      	strb	r3, [r7, #15]
        break;
 8002b34:	e005      	b.n	8002b42 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8002b36:	2318      	movs	r3, #24
 8002b38:	73fb      	strb	r3, [r7, #15]
        break;
 8002b3a:	e002      	b.n	8002b42 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b40:	e028      	b.n	8002b94 <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8002b42:	4b16      	ldr	r3, [pc, #88]	@ (8002b9c <mpu_set_accel_fsr+0xdc>)
 8002b44:	7a5a      	ldrb	r2, [r3, #9]
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	08db      	lsrs	r3, r3, #3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d101      	bne.n	8002b54 <mpu_set_accel_fsr+0x94>
        return 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	e01f      	b.n	8002b94 <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8002b54:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <mpu_set_accel_fsr+0xdc>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <mpu_set_accel_fsr+0xdc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	79db      	ldrb	r3, [r3, #7]
 8002b62:	461a      	mov	r2, r3
 8002b64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b68:	9302      	str	r3, [sp, #8]
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	9301      	str	r3, [sp, #4]
 8002b6e:	f107 030f 	add.w	r3, r7, #15
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2301      	movs	r3, #1
 8002b76:	480a      	ldr	r0, [pc, #40]	@ (8002ba0 <mpu_set_accel_fsr+0xe0>)
 8002b78:	f004 fb0a 	bl	8007190 <HAL_I2C_Mem_Write>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <mpu_set_accel_fsr+0xc8>
        return -1;
 8002b82:	f04f 33ff 	mov.w	r3, #4294967295
 8002b86:	e005      	b.n	8002b94 <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	08db      	lsrs	r3, r3, #3
 8002b8c:	b2da      	uxtb	r2, r3
 8002b8e:	4b03      	ldr	r3, [pc, #12]	@ (8002b9c <mpu_set_accel_fsr+0xdc>)
 8002b90:	725a      	strb	r2, [r3, #9]
    return 0;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	2000000c 	.word	0x2000000c
 8002ba0:	200000c4 	.word	0x200000c4

08002ba4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8002bac:	4b1a      	ldr	r3, [pc, #104]	@ (8002c18 <mpu_get_lpf+0x74>)
 8002bae:	7adb      	ldrb	r3, [r3, #11]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d826      	bhi.n	8002c04 <mpu_get_lpf+0x60>
 8002bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bbc <mpu_get_lpf+0x18>)
 8002bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bbc:	08002bd5 	.word	0x08002bd5
 8002bc0:	08002bdd 	.word	0x08002bdd
 8002bc4:	08002be5 	.word	0x08002be5
 8002bc8:	08002bed 	.word	0x08002bed
 8002bcc:	08002bf5 	.word	0x08002bf5
 8002bd0:	08002bfd 	.word	0x08002bfd
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	22bc      	movs	r2, #188	@ 0xbc
 8002bd8:	801a      	strh	r2, [r3, #0]
        break;
 8002bda:	e017      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2262      	movs	r2, #98	@ 0x62
 8002be0:	801a      	strh	r2, [r3, #0]
        break;
 8002be2:	e013      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	222a      	movs	r2, #42	@ 0x2a
 8002be8:	801a      	strh	r2, [r3, #0]
        break;
 8002bea:	e00f      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2214      	movs	r2, #20
 8002bf0:	801a      	strh	r2, [r3, #0]
        break;
 8002bf2:	e00b      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	220a      	movs	r2, #10
 8002bf8:	801a      	strh	r2, [r3, #0]
        break;
 8002bfa:	e007      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2205      	movs	r2, #5
 8002c00:	801a      	strh	r2, [r3, #0]
        break;
 8002c02:	e003      	b.n	8002c0c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	801a      	strh	r2, [r3, #0]
        break;
 8002c0a:	bf00      	nop
    }
    return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr
 8002c18:	2000000c 	.word	0x2000000c

08002c1c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af04      	add	r7, sp, #16
 8002c22:	4603      	mov	r3, r0
 8002c24:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002c26:	4b28      	ldr	r3, [pc, #160]	@ (8002cc8 <mpu_set_lpf+0xac>)
 8002c28:	7a9b      	ldrb	r3, [r3, #10]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d102      	bne.n	8002c34 <mpu_set_lpf+0x18>
        return -1;
 8002c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c32:	e044      	b.n	8002cbe <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8002c34:	88fb      	ldrh	r3, [r7, #6]
 8002c36:	2bbb      	cmp	r3, #187	@ 0xbb
 8002c38:	d902      	bls.n	8002c40 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	73fb      	strb	r3, [r7, #15]
 8002c3e:	e019      	b.n	8002c74 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	2b61      	cmp	r3, #97	@ 0x61
 8002c44:	d902      	bls.n	8002c4c <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8002c46:	2302      	movs	r3, #2
 8002c48:	73fb      	strb	r3, [r7, #15]
 8002c4a:	e013      	b.n	8002c74 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	2b29      	cmp	r3, #41	@ 0x29
 8002c50:	d902      	bls.n	8002c58 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002c52:	2303      	movs	r3, #3
 8002c54:	73fb      	strb	r3, [r7, #15]
 8002c56:	e00d      	b.n	8002c74 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8002c58:	88fb      	ldrh	r3, [r7, #6]
 8002c5a:	2b13      	cmp	r3, #19
 8002c5c:	d902      	bls.n	8002c64 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002c5e:	2304      	movs	r3, #4
 8002c60:	73fb      	strb	r3, [r7, #15]
 8002c62:	e007      	b.n	8002c74 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	2b09      	cmp	r3, #9
 8002c68:	d902      	bls.n	8002c70 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8002c6a:	2305      	movs	r3, #5
 8002c6c:	73fb      	strb	r3, [r7, #15]
 8002c6e:	e001      	b.n	8002c74 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002c70:	2306      	movs	r3, #6
 8002c72:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002c74:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <mpu_set_lpf+0xac>)
 8002c76:	7ada      	ldrb	r2, [r3, #11]
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d101      	bne.n	8002c82 <mpu_set_lpf+0x66>
        return 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e01d      	b.n	8002cbe <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002c82:	4b11      	ldr	r3, [pc, #68]	@ (8002cc8 <mpu_set_lpf+0xac>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc8 <mpu_set_lpf+0xac>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	789b      	ldrb	r3, [r3, #2]
 8002c90:	461a      	mov	r2, r3
 8002c92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c96:	9302      	str	r3, [sp, #8]
 8002c98:	2301      	movs	r3, #1
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	f107 030f 	add.w	r3, r7, #15
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	4809      	ldr	r0, [pc, #36]	@ (8002ccc <mpu_set_lpf+0xb0>)
 8002ca6:	f004 fa73 	bl	8007190 <HAL_I2C_Mem_Write>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d002      	beq.n	8002cb6 <mpu_set_lpf+0x9a>
        return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb4:	e003      	b.n	8002cbe <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8002cb6:	7bfa      	ldrb	r2, [r7, #15]
 8002cb8:	4b03      	ldr	r3, [pc, #12]	@ (8002cc8 <mpu_set_lpf+0xac>)
 8002cba:	72da      	strb	r2, [r3, #11]
    return 0;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	2000000c 	.word	0x2000000c
 8002ccc:	200000c4 	.word	0x200000c4

08002cd0 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002cd8:	4b08      	ldr	r3, [pc, #32]	@ (8002cfc <mpu_get_sample_rate+0x2c>)
 8002cda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <mpu_get_sample_rate+0x18>
        return -1;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce6:	e004      	b.n	8002cf2 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002ce8:	4b04      	ldr	r3, [pc, #16]	@ (8002cfc <mpu_get_sample_rate+0x2c>)
 8002cea:	89da      	ldrh	r2, [r3, #14]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	801a      	strh	r2, [r3, #0]
    return 0;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr
 8002cfc:	2000000c 	.word	0x2000000c

08002d00 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af04      	add	r7, sp, #16
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002d0a:	4b34      	ldr	r3, [pc, #208]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002d0c:	7a9b      	ldrb	r3, [r3, #10]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <mpu_set_sample_rate+0x18>
        return -1;
 8002d12:	f04f 33ff 	mov.w	r3, #4294967295
 8002d16:	e05c      	b.n	8002dd2 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8002d18:	4b30      	ldr	r3, [pc, #192]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002d1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <mpu_set_sample_rate+0x28>
        return -1;
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295
 8002d26:	e054      	b.n	8002dd2 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002d28:	4b2c      	ldr	r3, [pc, #176]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002d2a:	7d1b      	ldrb	r3, [r3, #20]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00f      	beq.n	8002d50 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d009      	beq.n	8002d4a <mpu_set_sample_rate+0x4a>
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	2b28      	cmp	r3, #40	@ 0x28
 8002d3a:	d806      	bhi.n	8002d4a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002d3c:	88fb      	ldrh	r3, [r7, #6]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fbef 	bl	8002524 <mpu_lp_accel_mode>
                return 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	e043      	b.n	8002dd2 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	f7ff fbea 	bl	8002524 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d802      	bhi.n	8002d5c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8002d56:	2304      	movs	r3, #4
 8002d58:	80fb      	strh	r3, [r7, #6]
 8002d5a:	e006      	b.n	8002d6a <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d62:	d902      	bls.n	8002d6a <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002d64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d68:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d70:	fb92 f3f3 	sdiv	r3, r2, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002d7c:	4b17      	ldr	r3, [pc, #92]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	4619      	mov	r1, r3
 8002d84:	4b15      	ldr	r3, [pc, #84]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	785b      	ldrb	r3, [r3, #1]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d90:	9302      	str	r3, [sp, #8]
 8002d92:	2301      	movs	r3, #1
 8002d94:	9301      	str	r3, [sp, #4]
 8002d96:	f107 030f 	add.w	r3, r7, #15
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	4810      	ldr	r0, [pc, #64]	@ (8002de0 <mpu_set_sample_rate+0xe0>)
 8002da0:	f004 f9f6 	bl	8007190 <HAL_I2C_Mem_Write>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d002      	beq.n	8002db0 <mpu_set_sample_rate+0xb0>
            return -1;
 8002daa:	f04f 33ff 	mov.w	r3, #4294967295
 8002dae:	e010      	b.n	8002dd2 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	3301      	adds	r3, #1
 8002db4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002db8:	fb92 f3f3 	sdiv	r3, r2, r3
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	4b07      	ldr	r3, [pc, #28]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002dc0:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8002dc2:	4b06      	ldr	r3, [pc, #24]	@ (8002ddc <mpu_set_sample_rate+0xdc>)
 8002dc4:	89db      	ldrh	r3, [r3, #14]
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff26 	bl	8002c1c <mpu_set_lpf>
        return 0;
 8002dd0:	2300      	movs	r3, #0
    }
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	2000000c 	.word	0x2000000c
 8002de0:	200000c4 	.word	0x200000c4

08002de4 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002dec:	4b14      	ldr	r3, [pc, #80]	@ (8002e40 <mpu_get_gyro_sens+0x5c>)
 8002dee:	7a1b      	ldrb	r3, [r3, #8]
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	d81b      	bhi.n	8002e2c <mpu_get_gyro_sens+0x48>
 8002df4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dfc <mpu_get_gyro_sens+0x18>)
 8002df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfa:	bf00      	nop
 8002dfc:	08002e0d 	.word	0x08002e0d
 8002e00:	08002e15 	.word	0x08002e15
 8002e04:	08002e1d 	.word	0x08002e1d
 8002e08:	08002e25 	.word	0x08002e25
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e44 <mpu_get_gyro_sens+0x60>)
 8002e10:	601a      	str	r2, [r3, #0]
        break;
 8002e12:	e00e      	b.n	8002e32 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a0c      	ldr	r2, [pc, #48]	@ (8002e48 <mpu_get_gyro_sens+0x64>)
 8002e18:	601a      	str	r2, [r3, #0]
        break;
 8002e1a:	e00a      	b.n	8002e32 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e4c <mpu_get_gyro_sens+0x68>)
 8002e20:	601a      	str	r2, [r3, #0]
        break;
 8002e22:	e006      	b.n	8002e32 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a0a      	ldr	r2, [pc, #40]	@ (8002e50 <mpu_get_gyro_sens+0x6c>)
 8002e28:	601a      	str	r2, [r3, #0]
        break;
 8002e2a:	e002      	b.n	8002e32 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e30:	e000      	b.n	8002e34 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	2000000c 	.word	0x2000000c
 8002e44:	43030000 	.word	0x43030000
 8002e48:	42830000 	.word	0x42830000
 8002e4c:	42033333 	.word	0x42033333
 8002e50:	41833333 	.word	0x41833333

08002e54 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <mpu_get_accel_sens+0x78>)
 8002e5e:	7a5b      	ldrb	r3, [r3, #9]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d81f      	bhi.n	8002ea4 <mpu_get_accel_sens+0x50>
 8002e64:	a201      	add	r2, pc, #4	@ (adr r2, 8002e6c <mpu_get_accel_sens+0x18>)
 8002e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6a:	bf00      	nop
 8002e6c:	08002e7d 	.word	0x08002e7d
 8002e70:	08002e87 	.word	0x08002e87
 8002e74:	08002e91 	.word	0x08002e91
 8002e78:	08002e9b 	.word	0x08002e9b
    case INV_FSR_2G:
        sens[0] = 16384;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e82:	801a      	strh	r2, [r3, #0]
        break;
 8002e84:	e011      	b.n	8002eaa <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002e8c:	801a      	strh	r2, [r3, #0]
        break;
 8002e8e:	e00c      	b.n	8002eaa <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002e96:	801a      	strh	r2, [r3, #0]
        break;
 8002e98:	e007      	b.n	8002eaa <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ea0:	801a      	strh	r2, [r3, #0]
        break;
 8002ea2:	e002      	b.n	8002eaa <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea8:	e00a      	b.n	8002ec0 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8002eaa:	4b08      	ldr	r3, [pc, #32]	@ (8002ecc <mpu_get_accel_sens+0x78>)
 8002eac:	7cdb      	ldrb	r3, [r3, #19]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d005      	beq.n	8002ebe <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	085b      	lsrs	r3, r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	801a      	strh	r2, [r3, #0]
    return 0;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	2000000c 	.word	0x2000000c

08002ed0 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002ed8:	4b04      	ldr	r3, [pc, #16]	@ (8002eec <mpu_get_fifo_config+0x1c>)
 8002eda:	7c1a      	ldrb	r2, [r3, #16]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	701a      	strb	r2, [r3, #0]
    return 0;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr
 8002eec:	2000000c 	.word	0x2000000c

08002ef0 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	f023 0301 	bic.w	r3, r3, #1
 8002f04:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002f06:	4b22      	ldr	r3, [pc, #136]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <mpu_configure_fifo+0x24>
        return 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e038      	b.n	8002f86 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002f14:	4b1e      	ldr	r3, [pc, #120]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f16:	7a9b      	ldrb	r3, [r3, #10]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <mpu_configure_fifo+0x32>
            return -1;
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f20:	e031      	b.n	8002f86 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002f22:	4b1b      	ldr	r3, [pc, #108]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f24:	7c1b      	ldrb	r3, [r3, #16]
 8002f26:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002f28:	4b19      	ldr	r3, [pc, #100]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f2a:	7a9a      	ldrb	r2, [r3, #10]
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4b17      	ldr	r3, [pc, #92]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f34:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002f36:	4b16      	ldr	r3, [pc, #88]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f38:	7c1b      	ldrb	r3, [r3, #16]
 8002f3a:	79fa      	ldrb	r2, [r7, #7]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d003      	beq.n	8002f48 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002f40:	f04f 33ff 	mov.w	r3, #4294967295
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	e001      	b.n	8002f4c <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d103      	bne.n	8002f5a <mpu_configure_fifo+0x6a>
 8002f52:	4b0f      	ldr	r3, [pc, #60]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f54:	7d1b      	ldrb	r3, [r3, #20]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f7ff f946 	bl	80021ec <set_int_enable>
 8002f60:	e002      	b.n	8002f68 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7ff f942 	bl	80021ec <set_int_enable>
        if (sensors) {
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00a      	beq.n	8002f84 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002f6e:	f7ff fb69 	bl	8002644 <mpu_reset_fifo>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8002f78:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <mpu_configure_fifo+0xa0>)
 8002f7a:	7afb      	ldrb	r3, [r7, #11]
 8002f7c:	7413      	strb	r3, [r2, #16]
                return -1;
 8002f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f82:	e000      	b.n	8002f86 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002f84:	68fb      	ldr	r3, [r7, #12]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	2000000c 	.word	0x2000000c

08002f94 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af04      	add	r7, sp, #16
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e007      	b.n	8002fbe <mpu_set_sensors+0x2a>
    else if (sensors)
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d002      	beq.n	8002fba <mpu_set_sensors+0x26>
        data = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
 8002fb8:	e001      	b.n	8002fbe <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8002fba:	2340      	movs	r3, #64	@ 0x40
 8002fbc:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002fbe:	4b40      	ldr	r3, [pc, #256]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	7d5b      	ldrb	r3, [r3, #21]
 8002fcc:	461a      	mov	r2, r3
 8002fce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fd2:	9302      	str	r3, [sp, #8]
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	9301      	str	r3, [sp, #4]
 8002fd8:	f107 030f 	add.w	r3, r7, #15
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	4838      	ldr	r0, [pc, #224]	@ (80030c4 <mpu_set_sensors+0x130>)
 8002fe2:	f004 f8d5 	bl	8007190 <HAL_I2C_Mem_Write>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8002fec:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	729a      	strb	r2, [r3, #10]
        return -1;
 8002ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff6:	e05f      	b.n	80030b8 <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8003002:	731a      	strb	r2, [r3, #12]

    data = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d104      	bne.n	800301c <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	f043 0304 	orr.w	r3, r3, #4
 8003018:	b2db      	uxtb	r3, r3
 800301a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	f003 0320 	and.w	r3, r3, #32
 8003022:	2b00      	cmp	r3, #0
 8003024:	d104      	bne.n	8003030 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	b2db      	uxtb	r3, r3
 800302e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	d104      	bne.n	8003044 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	b2db      	uxtb	r3, r3
 8003042:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	2b00      	cmp	r3, #0
 800304c:	d104      	bne.n	8003058 <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003054:	b2db      	uxtb	r3, r3
 8003056:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8003058:	4b19      	ldr	r3, [pc, #100]	@ (80030c0 <mpu_set_sensors+0x12c>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	4619      	mov	r1, r3
 8003060:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	7d9b      	ldrb	r3, [r3, #22]
 8003066:	461a      	mov	r2, r3
 8003068:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800306c:	9302      	str	r3, [sp, #8]
 800306e:	2301      	movs	r3, #1
 8003070:	9301      	str	r3, [sp, #4]
 8003072:	f107 030f 	add.w	r3, r7, #15
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2301      	movs	r3, #1
 800307a:	4812      	ldr	r0, [pc, #72]	@ (80030c4 <mpu_set_sensors+0x130>)
 800307c:	f004 f888 	bl	8007190 <HAL_I2C_Mem_Write>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d005      	beq.n	8003092 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8003086:	4b0e      	ldr	r3, [pc, #56]	@ (80030c0 <mpu_set_sensors+0x12c>)
 8003088:	2200      	movs	r2, #0
 800308a:	729a      	strb	r2, [r3, #10]
        return -1;
 800308c:	f04f 33ff 	mov.w	r3, #4294967295
 8003090:	e012      	b.n	80030b8 <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <mpu_set_sensors+0x110>
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	2b08      	cmp	r3, #8
 800309c:	d002      	beq.n	80030a4 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800309e:	2000      	movs	r0, #0
 80030a0:	f000 f9aa 	bl	80033f8 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80030a4:	4a06      	ldr	r2, [pc, #24]	@ (80030c0 <mpu_set_sensors+0x12c>)
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80030aa:	4b05      	ldr	r3, [pc, #20]	@ (80030c0 <mpu_set_sensors+0x12c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80030b0:	2032      	movs	r0, #50	@ 0x32
 80030b2:	f003 fad9 	bl	8006668 <HAL_Delay>
    return 0;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	2000000c 	.word	0x2000000c
 80030c4:	200000c4 	.word	0x200000c4

080030c8 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	@ 0x28
 80030cc:	af04      	add	r7, sp, #16
 80030ce:	4603      	mov	r3, r0
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 80030d6:	4b47      	ldr	r3, [pc, #284]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80030d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d102      	bne.n	80030e6 <mpu_read_fifo_stream+0x1e>
        return -1;
 80030e0:	f04f 33ff 	mov.w	r3, #4294967295
 80030e4:	e082      	b.n	80031ec <mpu_read_fifo_stream+0x124>
    if (!st.chip_cfg.sensors)
 80030e6:	4b43      	ldr	r3, [pc, #268]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80030e8:	7a9b      	ldrb	r3, [r3, #10]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d102      	bne.n	80030f4 <mpu_read_fifo_stream+0x2c>
        return -1;
 80030ee:	f04f 33ff 	mov.w	r3, #4294967295
 80030f2:	e07b      	b.n	80031ec <mpu_read_fifo_stream+0x124>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 80030f4:	4b3f      	ldr	r3, [pc, #252]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	4619      	mov	r1, r3
 80030fc:	4b3d      	ldr	r3, [pc, #244]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	7b1b      	ldrb	r3, [r3, #12]
 8003102:	461a      	mov	r2, r3
 8003104:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003108:	9302      	str	r3, [sp, #8]
 800310a:	2302      	movs	r3, #2
 800310c:	9301      	str	r3, [sp, #4]
 800310e:	f107 0314 	add.w	r3, r7, #20
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2301      	movs	r3, #1
 8003116:	4838      	ldr	r0, [pc, #224]	@ (80031f8 <mpu_read_fifo_stream+0x130>)
 8003118:	f004 f934 	bl	8007384 <HAL_I2C_Mem_Read>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <mpu_read_fifo_stream+0x60>
        return -1;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
 8003126:	e061      	b.n	80031ec <mpu_read_fifo_stream+0x124>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8003128:	7d3b      	ldrb	r3, [r7, #20]
 800312a:	021b      	lsls	r3, r3, #8
 800312c:	b21a      	sxth	r2, r3
 800312e:	7d7b      	ldrb	r3, [r7, #21]
 8003130:	b21b      	sxth	r3, r3
 8003132:	4313      	orrs	r3, r2
 8003134:	b21b      	sxth	r3, r3
 8003136:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8003138:	8afa      	ldrh	r2, [r7, #22]
 800313a:	89fb      	ldrh	r3, [r7, #14]
 800313c:	429a      	cmp	r2, r3
 800313e:	d205      	bcs.n	800314c <mpu_read_fifo_stream+0x84>
        more[0] = 0;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	701a      	strb	r2, [r3, #0]
        return -1;
 8003146:	f04f 33ff 	mov.w	r3, #4294967295
 800314a:	e04f      	b.n	80031ec <mpu_read_fifo_stream+0x124>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 800314c:	4b29      	ldr	r3, [pc, #164]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	885b      	ldrh	r3, [r3, #2]
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	b29b      	uxth	r3, r3
 8003156:	8afa      	ldrh	r2, [r7, #22]
 8003158:	429a      	cmp	r2, r3
 800315a:	d923      	bls.n	80031a4 <mpu_read_fifo_stream+0xdc>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 800315c:	4b25      	ldr	r3, [pc, #148]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	4619      	mov	r1, r3
 8003164:	4b23      	ldr	r3, [pc, #140]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	7cdb      	ldrb	r3, [r3, #19]
 800316a:	461a      	mov	r2, r3
 800316c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003170:	9302      	str	r3, [sp, #8]
 8003172:	2301      	movs	r3, #1
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	f107 0314 	add.w	r3, r7, #20
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2301      	movs	r3, #1
 800317e:	481e      	ldr	r0, [pc, #120]	@ (80031f8 <mpu_read_fifo_stream+0x130>)
 8003180:	f004 f900 	bl	8007384 <HAL_I2C_Mem_Read>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <mpu_read_fifo_stream+0xc8>
            return -1;
 800318a:	f04f 33ff 	mov.w	r3, #4294967295
 800318e:	e02d      	b.n	80031ec <mpu_read_fifo_stream+0x124>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8003190:	7d3b      	ldrb	r3, [r7, #20]
 8003192:	f003 0310 	and.w	r3, r3, #16
 8003196:	2b00      	cmp	r3, #0
 8003198:	d004      	beq.n	80031a4 <mpu_read_fifo_stream+0xdc>
            mpu_reset_fifo();
 800319a:	f7ff fa53 	bl	8002644 <mpu_reset_fifo>
            return -2;
 800319e:	f06f 0301 	mvn.w	r3, #1
 80031a2:	e023      	b.n	80031ec <mpu_read_fifo_stream+0x124>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 80031a4:	4b13      	ldr	r3, [pc, #76]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	4619      	mov	r1, r3
 80031ac:	4b11      	ldr	r3, [pc, #68]	@ (80031f4 <mpu_read_fifo_stream+0x12c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	7b5b      	ldrb	r3, [r3, #13]
 80031b2:	461a      	mov	r2, r3
 80031b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031b8:	9302      	str	r3, [sp, #8]
 80031ba:	89fb      	ldrh	r3, [r7, #14]
 80031bc:	9301      	str	r3, [sp, #4]
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	2301      	movs	r3, #1
 80031c4:	480c      	ldr	r0, [pc, #48]	@ (80031f8 <mpu_read_fifo_stream+0x130>)
 80031c6:	f004 f8dd 	bl	8007384 <HAL_I2C_Mem_Read>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <mpu_read_fifo_stream+0x10e>
        return -1;
 80031d0:	f04f 33ff 	mov.w	r3, #4294967295
 80031d4:	e00a      	b.n	80031ec <mpu_read_fifo_stream+0x124>
    more[0] = fifo_count / length - 1;
 80031d6:	8afa      	ldrh	r2, [r7, #22]
 80031d8:	89fb      	ldrh	r3, [r7, #14]
 80031da:	fbb2 f3f3 	udiv	r3, r2, r3
 80031de:	b29b      	uxth	r3, r3
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	3b01      	subs	r3, #1
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	701a      	strb	r2, [r3, #0]
    return 0;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	2000000c 	.word	0x2000000c
 80031f8:	200000c4 	.word	0x200000c4

080031fc <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af04      	add	r7, sp, #16
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8003206:	4b7a      	ldr	r3, [pc, #488]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003208:	7c9b      	ldrb	r3, [r3, #18]
 800320a:	79fa      	ldrb	r2, [r7, #7]
 800320c:	429a      	cmp	r2, r3
 800320e:	d101      	bne.n	8003214 <mpu_set_bypass+0x18>
        return 0;
 8003210:	2300      	movs	r3, #0
 8003212:	e0e8      	b.n	80033e6 <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d06b      	beq.n	80032f2 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800321a:	4b75      	ldr	r3, [pc, #468]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	4619      	mov	r1, r3
 8003222:	4b73      	ldr	r3, [pc, #460]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	791b      	ldrb	r3, [r3, #4]
 8003228:	461a      	mov	r2, r3
 800322a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800322e:	9302      	str	r3, [sp, #8]
 8003230:	2301      	movs	r3, #1
 8003232:	9301      	str	r3, [sp, #4]
 8003234:	f107 030f 	add.w	r3, r7, #15
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	2301      	movs	r3, #1
 800323c:	486d      	ldr	r0, [pc, #436]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 800323e:	f004 f8a1 	bl	8007384 <HAL_I2C_Mem_Read>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <mpu_set_bypass+0x52>
            return -1;
 8003248:	f04f 33ff 	mov.w	r3, #4294967295
 800324c:	e0cb      	b.n	80033e6 <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 800324e:	7bfb      	ldrb	r3, [r7, #15]
 8003250:	f023 0320 	bic.w	r3, r3, #32
 8003254:	b2db      	uxtb	r3, r3
 8003256:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003258:	4b65      	ldr	r3, [pc, #404]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	4619      	mov	r1, r3
 8003260:	4b63      	ldr	r3, [pc, #396]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	791b      	ldrb	r3, [r3, #4]
 8003266:	461a      	mov	r2, r3
 8003268:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800326c:	9302      	str	r3, [sp, #8]
 800326e:	2301      	movs	r3, #1
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	f107 030f 	add.w	r3, r7, #15
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2301      	movs	r3, #1
 800327a:	485e      	ldr	r0, [pc, #376]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 800327c:	f003 ff88 	bl	8007190 <HAL_I2C_Mem_Write>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <mpu_set_bypass+0x90>
            return -1;
 8003286:	f04f 33ff 	mov.w	r3, #4294967295
 800328a:	e0ac      	b.n	80033e6 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800328c:	2003      	movs	r0, #3
 800328e:	f003 f9eb 	bl	8006668 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8003292:	2302      	movs	r3, #2
 8003294:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8003296:	4b56      	ldr	r3, [pc, #344]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003298:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
 80032a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80032aa:	4b51      	ldr	r3, [pc, #324]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80032ac:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d004      	beq.n	80032be <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80032be:	4b4c      	ldr	r3, [pc, #304]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	4b4a      	ldr	r3, [pc, #296]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	7ddb      	ldrb	r3, [r3, #23]
 80032cc:	461a      	mov	r2, r3
 80032ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032d2:	9302      	str	r3, [sp, #8]
 80032d4:	2301      	movs	r3, #1
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	f107 030f 	add.w	r3, r7, #15
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	2301      	movs	r3, #1
 80032e0:	4844      	ldr	r0, [pc, #272]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 80032e2:	f003 ff55 	bl	8007190 <HAL_I2C_Mem_Write>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d078      	beq.n	80033de <mpu_set_bypass+0x1e2>
            return -1;
 80032ec:	f04f 33ff 	mov.w	r3, #4294967295
 80032f0:	e079      	b.n	80033e6 <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80032f2:	4b3f      	ldr	r3, [pc, #252]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	4619      	mov	r1, r3
 80032fa:	4b3d      	ldr	r3, [pc, #244]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	791b      	ldrb	r3, [r3, #4]
 8003300:	461a      	mov	r2, r3
 8003302:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003306:	9302      	str	r3, [sp, #8]
 8003308:	2301      	movs	r3, #1
 800330a:	9301      	str	r3, [sp, #4]
 800330c:	f107 030f 	add.w	r3, r7, #15
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	2301      	movs	r3, #1
 8003314:	4837      	ldr	r0, [pc, #220]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 8003316:	f004 f835 	bl	8007384 <HAL_I2C_Mem_Read>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d002      	beq.n	8003326 <mpu_set_bypass+0x12a>
            return -1;
 8003320:	f04f 33ff 	mov.w	r3, #4294967295
 8003324:	e05f      	b.n	80033e6 <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003326:	4b32      	ldr	r3, [pc, #200]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003328:	7a9b      	ldrb	r3, [r3, #10]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	f043 0320 	orr.w	r3, r3, #32
 8003338:	b2db      	uxtb	r3, r3
 800333a:	73fb      	strb	r3, [r7, #15]
 800333c:	e004      	b.n	8003348 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	f023 0320 	bic.w	r3, r3, #32
 8003344:	b2db      	uxtb	r3, r3
 8003346:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003348:	4b29      	ldr	r3, [pc, #164]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	4619      	mov	r1, r3
 8003350:	4b27      	ldr	r3, [pc, #156]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	791b      	ldrb	r3, [r3, #4]
 8003356:	461a      	mov	r2, r3
 8003358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800335c:	9302      	str	r3, [sp, #8]
 800335e:	2301      	movs	r3, #1
 8003360:	9301      	str	r3, [sp, #4]
 8003362:	f107 030f 	add.w	r3, r7, #15
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	2301      	movs	r3, #1
 800336a:	4822      	ldr	r0, [pc, #136]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 800336c:	f003 ff10 	bl	8007190 <HAL_I2C_Mem_Write>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d002      	beq.n	800337c <mpu_set_bypass+0x180>
            return -1;
 8003376:	f04f 33ff 	mov.w	r3, #4294967295
 800337a:	e034      	b.n	80033e6 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800337c:	2003      	movs	r0, #3
 800337e:	f003 f973 	bl	8006668 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8003382:	4b1b      	ldr	r3, [pc, #108]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003384:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003388:	2b00      	cmp	r3, #0
 800338a:	d002      	beq.n	8003392 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 800338c:	2380      	movs	r3, #128	@ 0x80
 800338e:	73fb      	strb	r3, [r7, #15]
 8003390:	e001      	b.n	8003396 <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8003396:	4b16      	ldr	r3, [pc, #88]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 8003398:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800339c:	2b00      	cmp	r3, #0
 800339e:	d004      	beq.n	80033aa <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80033aa:	4b11      	ldr	r3, [pc, #68]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	4619      	mov	r1, r3
 80033b2:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	7ddb      	ldrb	r3, [r3, #23]
 80033b8:	461a      	mov	r2, r3
 80033ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033be:	9302      	str	r3, [sp, #8]
 80033c0:	2301      	movs	r3, #1
 80033c2:	9301      	str	r3, [sp, #4]
 80033c4:	f107 030f 	add.w	r3, r7, #15
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2301      	movs	r3, #1
 80033cc:	4809      	ldr	r0, [pc, #36]	@ (80033f4 <mpu_set_bypass+0x1f8>)
 80033ce:	f003 fedf 	bl	8007190 <HAL_I2C_Mem_Write>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d002      	beq.n	80033de <mpu_set_bypass+0x1e2>
            return -1;
 80033d8:	f04f 33ff 	mov.w	r3, #4294967295
 80033dc:	e003      	b.n	80033e6 <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80033de:	4a04      	ldr	r2, [pc, #16]	@ (80033f0 <mpu_set_bypass+0x1f4>)
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	7493      	strb	r3, [r2, #18]
    return 0;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	2000000c 	.word	0x2000000c
 80033f4:	200000c4 	.word	0x200000c4

080033f8 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af04      	add	r7, sp, #16
 80033fe:	4603      	mov	r3, r0
 8003400:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8003402:	4b23      	ldr	r3, [pc, #140]	@ (8003490 <mpu_set_int_latched+0x98>)
 8003404:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003408:	79fa      	ldrb	r2, [r7, #7]
 800340a:	429a      	cmp	r2, r3
 800340c:	d101      	bne.n	8003412 <mpu_set_int_latched+0x1a>
        return 0;
 800340e:	2300      	movs	r3, #0
 8003410:	e039      	b.n	8003486 <mpu_set_int_latched+0x8e>

    if (enable)
 8003412:	79fb      	ldrb	r3, [r7, #7]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003418:	2330      	movs	r3, #48	@ 0x30
 800341a:	73fb      	strb	r3, [r7, #15]
 800341c:	e001      	b.n	8003422 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800341e:	2300      	movs	r3, #0
 8003420:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8003422:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <mpu_set_int_latched+0x98>)
 8003424:	7c9b      	ldrb	r3, [r3, #18]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d004      	beq.n	8003434 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	f043 0302 	orr.w	r3, r3, #2
 8003430:	b2db      	uxtb	r3, r3
 8003432:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8003434:	4b16      	ldr	r3, [pc, #88]	@ (8003490 <mpu_set_int_latched+0x98>)
 8003436:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800343a:	2b00      	cmp	r3, #0
 800343c:	d004      	beq.n	8003448 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800343e:	7bfb      	ldrb	r3, [r7, #15]
 8003440:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003444:	b2db      	uxtb	r3, r3
 8003446:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8003448:	4b11      	ldr	r3, [pc, #68]	@ (8003490 <mpu_set_int_latched+0x98>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	4619      	mov	r1, r3
 8003450:	4b0f      	ldr	r3, [pc, #60]	@ (8003490 <mpu_set_int_latched+0x98>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	7ddb      	ldrb	r3, [r3, #23]
 8003456:	461a      	mov	r2, r3
 8003458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800345c:	9302      	str	r3, [sp, #8]
 800345e:	2301      	movs	r3, #1
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	f107 030f 	add.w	r3, r7, #15
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	2301      	movs	r3, #1
 800346a:	480a      	ldr	r0, [pc, #40]	@ (8003494 <mpu_set_int_latched+0x9c>)
 800346c:	f003 fe90 	bl	8007190 <HAL_I2C_Mem_Write>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <mpu_set_int_latched+0x84>
        return -1;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	e004      	b.n	8003486 <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 800347c:	4a04      	ldr	r2, [pc, #16]	@ (8003490 <mpu_set_int_latched+0x98>)
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	2000000c 	.word	0x2000000c
 8003494:	200000c4 	.word	0x200000c4

08003498 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b08b      	sub	sp, #44	@ 0x2c
 800349c:	af04      	add	r7, sp, #16
 800349e:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80034a0:	4b44      	ldr	r3, [pc, #272]	@ (80035b4 <get_accel_prod_shift+0x11c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	4619      	mov	r1, r3
 80034a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034ac:	9302      	str	r3, [sp, #8]
 80034ae:	2304      	movs	r3, #4
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	f107 0310 	add.w	r3, r7, #16
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	2301      	movs	r3, #1
 80034ba:	220d      	movs	r2, #13
 80034bc:	483e      	ldr	r0, [pc, #248]	@ (80035b8 <get_accel_prod_shift+0x120>)
 80034be:	f003 ff61 	bl	8007384 <HAL_I2C_Mem_Read>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <get_accel_prod_shift+0x34>
        return 0x07;
 80034c8:	2307      	movs	r3, #7
 80034ca:	e06f      	b.n	80035ac <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 80034cc:	7c3b      	ldrb	r3, [r7, #16]
 80034ce:	10db      	asrs	r3, r3, #3
 80034d0:	b25b      	sxtb	r3, r3
 80034d2:	f003 031c 	and.w	r3, r3, #28
 80034d6:	b25a      	sxtb	r2, r3
 80034d8:	7cfb      	ldrb	r3, [r7, #19]
 80034da:	111b      	asrs	r3, r3, #4
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	4313      	orrs	r3, r2
 80034e6:	b25b      	sxtb	r3, r3
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80034ec:	7c7b      	ldrb	r3, [r7, #17]
 80034ee:	10db      	asrs	r3, r3, #3
 80034f0:	b25b      	sxtb	r3, r3
 80034f2:	f003 031c 	and.w	r3, r3, #28
 80034f6:	b25a      	sxtb	r2, r3
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	109b      	asrs	r3, r3, #2
 80034fc:	b25b      	sxtb	r3, r3
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	b25b      	sxtb	r3, r3
 8003504:	4313      	orrs	r3, r2
 8003506:	b25b      	sxtb	r3, r3
 8003508:	b2db      	uxtb	r3, r3
 800350a:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 800350c:	7cbb      	ldrb	r3, [r7, #18]
 800350e:	10db      	asrs	r3, r3, #3
 8003510:	b25b      	sxtb	r3, r3
 8003512:	f003 031c 	and.w	r3, r3, #28
 8003516:	b25a      	sxtb	r2, r3
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	b25b      	sxtb	r3, r3
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	b25b      	sxtb	r3, r3
 8003522:	4313      	orrs	r3, r2
 8003524:	b25b      	sxtb	r3, r3
 8003526:	b2db      	uxtb	r3, r3
 8003528:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800352a:	2300      	movs	r3, #0
 800352c:	75fb      	strb	r3, [r7, #23]
 800352e:	e039      	b.n	80035a4 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 8003530:	7dfb      	ldrb	r3, [r7, #23]
 8003532:	3318      	adds	r3, #24
 8003534:	443b      	add	r3, r7
 8003536:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d107      	bne.n	800354e <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 800353e:	7dfb      	ldrb	r3, [r7, #23]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	4413      	add	r3, r2
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
            continue;
 800354c:	e027      	b.n	800359e <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800354e:	7dfb      	ldrb	r3, [r7, #23]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	4a19      	ldr	r2, [pc, #100]	@ (80035bc <get_accel_prod_shift+0x124>)
 8003558:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800355a:	e00d      	b.n	8003578 <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 800355c:	7dfb      	ldrb	r3, [r7, #23]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	4413      	add	r3, r2
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	7dfb      	ldrb	r3, [r7, #23]
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	18d4      	adds	r4, r2, r3
 800356e:	4914      	ldr	r1, [pc, #80]	@ (80035c0 <get_accel_prod_shift+0x128>)
 8003570:	f7fd fc24 	bl	8000dbc <__aeabi_fmul>
 8003574:	4603      	mov	r3, r0
 8003576:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8003578:	7dfb      	ldrb	r3, [r7, #23]
 800357a:	f103 0218 	add.w	r2, r3, #24
 800357e:	443a      	add	r2, r7
 8003580:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003584:	3a01      	subs	r2, #1
 8003586:	b2d1      	uxtb	r1, r2
 8003588:	f103 0218 	add.w	r2, r3, #24
 800358c:	443a      	add	r2, r7
 800358e:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8003592:	3318      	adds	r3, #24
 8003594:	443b      	add	r3, r7
 8003596:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1de      	bne.n	800355c <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	3301      	adds	r3, #1
 80035a2:	75fb      	strb	r3, [r7, #23]
 80035a4:	7dfb      	ldrb	r3, [r7, #23]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d9c2      	bls.n	8003530 <get_accel_prod_shift+0x98>
    }
    return 0;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	371c      	adds	r7, #28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd90      	pop	{r4, r7, pc}
 80035b4:	2000000c 	.word	0x2000000c
 80035b8:	200000c4 	.word	0x200000c4
 80035bc:	3eae147b 	.word	0x3eae147b
 80035c0:	3f845a1d 	.word	0x3f845a1d

080035c4 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	@ 0x28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 80035d2:	f107 030c 	add.w	r3, r7, #12
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff ff5e 	bl	8003498 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80035dc:	2300      	movs	r3, #0
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e0:	e065      	b.n	80036ae <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	4413      	add	r3, r2
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	6839      	ldr	r1, [r7, #0]
 80035f2:	440b      	add	r3, r1
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bfb8      	it	lt
 80035fc:	425b      	neglt	r3, r3
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fd fb88 	bl	8000d14 <__aeabi_i2f>
 8003604:	4603      	mov	r3, r0
 8003606:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 800360a:	4618      	mov	r0, r3
 800360c:	f7fd fc8a 	bl	8000f24 <__aeabi_fdiv>
 8003610:	4603      	mov	r3, r0
 8003612:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8003614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	3328      	adds	r3, #40	@ 0x28
 800361a:	443b      	add	r3, r7
 800361c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003620:	f04f 0100 	mov.w	r1, #0
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fd5d 	bl	80010e4 <__aeabi_fcmpeq>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d124      	bne.n	800367a <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	3328      	adds	r3, #40	@ 0x28
 8003636:	443b      	add	r3, r7
 8003638:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800363c:	4619      	mov	r1, r3
 800363e:	69f8      	ldr	r0, [r7, #28]
 8003640:	f7fd fc70 	bl	8000f24 <__aeabi_fdiv>
 8003644:	4603      	mov	r3, r0
 8003646:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800364a:	4618      	mov	r0, r3
 800364c:	f7fd faac 	bl	8000ba8 <__aeabi_fsub>
 8003650:	4603      	mov	r3, r0
 8003652:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800365a:	4a19      	ldr	r2, [pc, #100]	@ (80036c0 <accel_self_test+0xfc>)
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f7fd fd68 	bl	8001134 <__aeabi_fcmpgt>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d01e      	beq.n	80036a8 <accel_self_test+0xe4>
                result |= 1 << jj;
 800366a:	2201      	movs	r2, #1
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	6a3a      	ldr	r2, [r7, #32]
 8003674:	4313      	orrs	r3, r2
 8003676:	623b      	str	r3, [r7, #32]
 8003678:	e016      	b.n	80036a8 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800367a:	4b12      	ldr	r3, [pc, #72]	@ (80036c4 <accel_self_test+0x100>)
 800367c:	4619      	mov	r1, r3
 800367e:	69f8      	ldr	r0, [r7, #28]
 8003680:	f7fd fd3a 	bl	80010f8 <__aeabi_fcmplt>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800368a:	4b0f      	ldr	r3, [pc, #60]	@ (80036c8 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 800368c:	4619      	mov	r1, r3
 800368e:	69f8      	ldr	r0, [r7, #28]
 8003690:	f7fd fd50 	bl	8001134 <__aeabi_fcmpgt>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d006      	beq.n	80036a8 <accel_self_test+0xe4>
            result |= 1 << jj;
 800369a:	2201      	movs	r2, #1
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	6a3a      	ldr	r2, [r7, #32]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	3301      	adds	r3, #1
 80036ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	dd96      	ble.n	80035e2 <accel_self_test+0x1e>
    }

    return result;
 80036b4:	6a3b      	ldr	r3, [r7, #32]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3728      	adds	r7, #40	@ 0x28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	3e0f5c29 	.word	0x3e0f5c29
 80036c4:	3e99999a 	.word	0x3e99999a
 80036c8:	3f733333 	.word	0x3f733333

080036cc <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08c      	sub	sp, #48	@ 0x30
 80036d0:	af04      	add	r7, sp, #16
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80036da:	4b58      	ldr	r3, [pc, #352]	@ (800383c <gyro_self_test+0x170>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	4619      	mov	r1, r3
 80036e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036e6:	9302      	str	r3, [sp, #8]
 80036e8:	2303      	movs	r3, #3
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	f107 0308 	add.w	r3, r7, #8
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	2301      	movs	r3, #1
 80036f4:	220d      	movs	r2, #13
 80036f6:	4852      	ldr	r0, [pc, #328]	@ (8003840 <gyro_self_test+0x174>)
 80036f8:	f003 fe44 	bl	8007384 <HAL_I2C_Mem_Read>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <gyro_self_test+0x3a>
        return 0x07;
 8003702:	2307      	movs	r3, #7
 8003704:	e095      	b.n	8003832 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 8003706:	7a3b      	ldrb	r3, [r7, #8]
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	b2db      	uxtb	r3, r3
 800370e:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8003710:	7a7b      	ldrb	r3, [r7, #9]
 8003712:	f003 031f 	and.w	r3, r3, #31
 8003716:	b2db      	uxtb	r3, r3
 8003718:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 800371a:	7abb      	ldrb	r3, [r7, #10]
 800371c:	f003 031f 	and.w	r3, r3, #31
 8003720:	b2db      	uxtb	r3, r3
 8003722:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8003724:	2300      	movs	r3, #0
 8003726:	61fb      	str	r3, [r7, #28]
 8003728:	e07e      	b.n	8003828 <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	4413      	add	r3, r2
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	6839      	ldr	r1, [r7, #0]
 800373a:	440b      	add	r3, r1
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	bfb8      	it	lt
 8003744:	425b      	neglt	r3, r3
 8003746:	4618      	mov	r0, r3
 8003748:	f7fd fae4 	bl	8000d14 <__aeabi_i2f>
 800374c:	4603      	mov	r3, r0
 800374e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd fbe6 	bl	8000f24 <__aeabi_fdiv>
 8003758:	4603      	mov	r3, r0
 800375a:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 800375c:	f107 0208 	add.w	r2, r7, #8
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	4413      	add	r3, r2
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d044      	beq.n	80037f4 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 800376a:	2383      	movs	r3, #131	@ 0x83
 800376c:	4618      	mov	r0, r3
 800376e:	f7fd facd 	bl	8000d0c <__aeabi_ui2f>
 8003772:	4603      	mov	r3, r0
 8003774:	4619      	mov	r1, r3
 8003776:	4833      	ldr	r0, [pc, #204]	@ (8003844 <gyro_self_test+0x178>)
 8003778:	f7fd fbd4 	bl	8000f24 <__aeabi_fdiv>
 800377c:	4603      	mov	r3, r0
 800377e:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003780:	e005      	b.n	800378e <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 8003782:	4931      	ldr	r1, [pc, #196]	@ (8003848 <gyro_self_test+0x17c>)
 8003784:	6978      	ldr	r0, [r7, #20]
 8003786:	f7fd fb19 	bl	8000dbc <__aeabi_fmul>
 800378a:	4603      	mov	r3, r0
 800378c:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 800378e:	f107 0208 	add.w	r2, r7, #8
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	4413      	add	r3, r2
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	3b01      	subs	r3, #1
 800379a:	b2d9      	uxtb	r1, r3
 800379c:	f107 0208 	add.w	r2, r7, #8
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	4413      	add	r3, r2
 80037a4:	460a      	mov	r2, r1
 80037a6:	701a      	strb	r2, [r3, #0]
 80037a8:	f107 0208 	add.w	r2, r7, #8
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	4413      	add	r3, r2
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1e5      	bne.n	8003782 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 80037b6:	6979      	ldr	r1, [r7, #20]
 80037b8:	6938      	ldr	r0, [r7, #16]
 80037ba:	f7fd fbb3 	bl	8000f24 <__aeabi_fdiv>
 80037be:	4603      	mov	r3, r0
 80037c0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7fd f9ef 	bl	8000ba8 <__aeabi_fsub>
 80037ca:	4603      	mov	r3, r0
 80037cc:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037d4:	4a1d      	ldr	r2, [pc, #116]	@ (800384c <gyro_self_test+0x180>)
 80037d6:	4611      	mov	r1, r2
 80037d8:	4618      	mov	r0, r3
 80037da:	f7fd fcab 	bl	8001134 <__aeabi_fcmpgt>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d01e      	beq.n	8003822 <gyro_self_test+0x156>
                result |= 1 << jj;
 80037e4:	2201      	movs	r2, #1
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
 80037f2:	e016      	b.n	8003822 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 80037f4:	4b16      	ldr	r3, [pc, #88]	@ (8003850 <gyro_self_test+0x184>)
 80037f6:	4619      	mov	r1, r3
 80037f8:	6938      	ldr	r0, [r7, #16]
 80037fa:	f7fd fc7d 	bl	80010f8 <__aeabi_fcmplt>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d107      	bne.n	8003814 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 8003804:	4b13      	ldr	r3, [pc, #76]	@ (8003854 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 8003806:	4619      	mov	r1, r3
 8003808:	6938      	ldr	r0, [r7, #16]
 800380a:	f7fd fc93 	bl	8001134 <__aeabi_fcmpgt>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d006      	beq.n	8003822 <gyro_self_test+0x156>
            result |= 1 << jj;
 8003814:	2201      	movs	r2, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3301      	adds	r3, #1
 8003826:	61fb      	str	r3, [r7, #28]
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	2b02      	cmp	r3, #2
 800382c:	f77f af7d 	ble.w	800372a <gyro_self_test+0x5e>
    }
    return result;
 8003830:	69bb      	ldr	r3, [r7, #24]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	2000000c 	.word	0x2000000c
 8003840:	200000c4 	.word	0x200000c4
 8003844:	454cb000 	.word	0x454cb000
 8003848:	3f85e354 	.word	0x3f85e354
 800384c:	3e0f5c29 	.word	0x3e0f5c29
 8003850:	41200000 	.word	0x41200000
 8003854:	42d20000 	.word	0x42d20000

08003858 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8003858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800385c:	b0bc      	sub	sp, #240	@ 0xf0
 800385e:	af04      	add	r7, sp, #16
 8003860:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8003864:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8003868:	4613      	mov	r3, r2
 800386a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 800386e:	2301      	movs	r3, #1
 8003870:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800387a:	4bab      	ldr	r3, [pc, #684]	@ (8003b28 <get_st_biases+0x2d0>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	4619      	mov	r1, r3
 8003882:	4ba9      	ldr	r3, [pc, #676]	@ (8003b28 <get_st_biases+0x2d0>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	7d5b      	ldrb	r3, [r3, #21]
 8003888:	461a      	mov	r2, r3
 800388a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800388e:	9302      	str	r3, [sp, #8]
 8003890:	2302      	movs	r3, #2
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2301      	movs	r3, #1
 800389c:	48a3      	ldr	r0, [pc, #652]	@ (8003b2c <get_st_biases+0x2d4>)
 800389e:	f003 fc77 	bl	8007190 <HAL_I2C_Mem_Write>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <get_st_biases+0x56>
        return -1;
 80038a8:	f04f 33ff 	mov.w	r3, #4294967295
 80038ac:	e3d6      	b.n	800405c <get_st_biases+0x804>
    delay_ms(200);
 80038ae:	20c8      	movs	r0, #200	@ 0xc8
 80038b0:	f002 feda 	bl	8006668 <HAL_Delay>
    data[0] = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 80038ba:	4b9b      	ldr	r3, [pc, #620]	@ (8003b28 <get_st_biases+0x2d0>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	4619      	mov	r1, r3
 80038c2:	4b99      	ldr	r3, [pc, #612]	@ (8003b28 <get_st_biases+0x2d0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	7c5b      	ldrb	r3, [r3, #17]
 80038c8:	461a      	mov	r2, r3
 80038ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038ce:	9302      	str	r3, [sp, #8]
 80038d0:	2301      	movs	r3, #1
 80038d2:	9301      	str	r3, [sp, #4]
 80038d4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2301      	movs	r3, #1
 80038dc:	4893      	ldr	r0, [pc, #588]	@ (8003b2c <get_st_biases+0x2d4>)
 80038de:	f003 fc57 	bl	8007190 <HAL_I2C_Mem_Write>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <get_st_biases+0x96>
        return -1;
 80038e8:	f04f 33ff 	mov.w	r3, #4294967295
 80038ec:	e3b6      	b.n	800405c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80038ee:	4b8e      	ldr	r3, [pc, #568]	@ (8003b28 <get_st_biases+0x2d0>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	4619      	mov	r1, r3
 80038f6:	4b8c      	ldr	r3, [pc, #560]	@ (8003b28 <get_st_biases+0x2d0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	795b      	ldrb	r3, [r3, #5]
 80038fc:	461a      	mov	r2, r3
 80038fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003902:	9302      	str	r3, [sp, #8]
 8003904:	2301      	movs	r3, #1
 8003906:	9301      	str	r3, [sp, #4]
 8003908:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	2301      	movs	r3, #1
 8003910:	4886      	ldr	r0, [pc, #536]	@ (8003b2c <get_st_biases+0x2d4>)
 8003912:	f003 fc3d 	bl	8007190 <HAL_I2C_Mem_Write>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d002      	beq.n	8003922 <get_st_biases+0xca>
        return -1;
 800391c:	f04f 33ff 	mov.w	r3, #4294967295
 8003920:	e39c      	b.n	800405c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8003922:	4b81      	ldr	r3, [pc, #516]	@ (8003b28 <get_st_biases+0x2d0>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	4619      	mov	r1, r3
 800392a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b28 <get_st_biases+0x2d0>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	7d5b      	ldrb	r3, [r3, #21]
 8003930:	461a      	mov	r2, r3
 8003932:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003936:	9302      	str	r3, [sp, #8]
 8003938:	2301      	movs	r3, #1
 800393a:	9301      	str	r3, [sp, #4]
 800393c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	2301      	movs	r3, #1
 8003944:	4879      	ldr	r0, [pc, #484]	@ (8003b2c <get_st_biases+0x2d4>)
 8003946:	f003 fc23 	bl	8007190 <HAL_I2C_Mem_Write>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d002      	beq.n	8003956 <get_st_biases+0xfe>
        return -1;
 8003950:	f04f 33ff 	mov.w	r3, #4294967295
 8003954:	e382      	b.n	800405c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8003956:	4b74      	ldr	r3, [pc, #464]	@ (8003b28 <get_st_biases+0x2d0>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	4619      	mov	r1, r3
 800395e:	4b72      	ldr	r3, [pc, #456]	@ (8003b28 <get_st_biases+0x2d0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	7e9b      	ldrb	r3, [r3, #26]
 8003964:	461a      	mov	r2, r3
 8003966:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800396a:	9302      	str	r3, [sp, #8]
 800396c:	2301      	movs	r3, #1
 800396e:	9301      	str	r3, [sp, #4]
 8003970:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2301      	movs	r3, #1
 8003978:	486c      	ldr	r0, [pc, #432]	@ (8003b2c <get_st_biases+0x2d4>)
 800397a:	f003 fc09 	bl	8007190 <HAL_I2C_Mem_Write>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <get_st_biases+0x132>
        return -1;
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
 8003988:	e368      	b.n	800405c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800398a:	4b67      	ldr	r3, [pc, #412]	@ (8003b28 <get_st_biases+0x2d0>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	4b65      	ldr	r3, [pc, #404]	@ (8003b28 <get_st_biases+0x2d0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	791b      	ldrb	r3, [r3, #4]
 8003998:	461a      	mov	r2, r3
 800399a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800399e:	9302      	str	r3, [sp, #8]
 80039a0:	2301      	movs	r3, #1
 80039a2:	9301      	str	r3, [sp, #4]
 80039a4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	2301      	movs	r3, #1
 80039ac:	485f      	ldr	r0, [pc, #380]	@ (8003b2c <get_st_biases+0x2d4>)
 80039ae:	f003 fbef 	bl	8007190 <HAL_I2C_Mem_Write>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <get_st_biases+0x166>
        return -1;
 80039b8:	f04f 33ff 	mov.w	r3, #4294967295
 80039bc:	e34e      	b.n	800405c <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 80039be:	230c      	movs	r3, #12
 80039c0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80039c4:	4b58      	ldr	r3, [pc, #352]	@ (8003b28 <get_st_biases+0x2d0>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	4619      	mov	r1, r3
 80039cc:	4b56      	ldr	r3, [pc, #344]	@ (8003b28 <get_st_biases+0x2d0>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	791b      	ldrb	r3, [r3, #4]
 80039d2:	461a      	mov	r2, r3
 80039d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039d8:	9302      	str	r3, [sp, #8]
 80039da:	2301      	movs	r3, #1
 80039dc:	9301      	str	r3, [sp, #4]
 80039de:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2301      	movs	r3, #1
 80039e6:	4851      	ldr	r0, [pc, #324]	@ (8003b2c <get_st_biases+0x2d4>)
 80039e8:	f003 fbd2 	bl	8007190 <HAL_I2C_Mem_Write>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <get_st_biases+0x1a0>
        return -1;
 80039f2:	f04f 33ff 	mov.w	r3, #4294967295
 80039f6:	e331      	b.n	800405c <get_st_biases+0x804>
    delay_ms(15);
 80039f8:	200f      	movs	r0, #15
 80039fa:	f002 fe35 	bl	8006668 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 80039fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a02:	7a5b      	ldrb	r3, [r3, #9]
 8003a04:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8003a08:	4b47      	ldr	r3, [pc, #284]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4b45      	ldr	r3, [pc, #276]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	789b      	ldrb	r3, [r3, #2]
 8003a16:	461a      	mov	r2, r3
 8003a18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a1c:	9302      	str	r3, [sp, #8]
 8003a1e:	2301      	movs	r3, #1
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4840      	ldr	r0, [pc, #256]	@ (8003b2c <get_st_biases+0x2d4>)
 8003a2c:	f003 fbb0 	bl	8007190 <HAL_I2C_Mem_Write>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d002      	beq.n	8003a3c <get_st_biases+0x1e4>
        return -1;
 8003a36:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3a:	e30f      	b.n	800405c <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8003a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	7a1b      	ldrb	r3, [r3, #8]
 8003a42:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8003a46:	4b38      	ldr	r3, [pc, #224]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4b36      	ldr	r3, [pc, #216]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	785b      	ldrb	r3, [r3, #1]
 8003a54:	461a      	mov	r2, r3
 8003a56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a5a:	9302      	str	r3, [sp, #8]
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	9301      	str	r3, [sp, #4]
 8003a60:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	2301      	movs	r3, #1
 8003a68:	4830      	ldr	r0, [pc, #192]	@ (8003b2c <get_st_biases+0x2d4>)
 8003a6a:	f003 fb91 	bl	8007190 <HAL_I2C_Mem_Write>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <get_st_biases+0x222>
        return -1;
 8003a74:	f04f 33ff 	mov.w	r3, #4294967295
 8003a78:	e2f0      	b.n	800405c <get_st_biases+0x804>
    if (hw_test)
 8003a7a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8003a82:	4b29      	ldr	r3, [pc, #164]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a86:	7a9b      	ldrb	r3, [r3, #10]
 8003a88:	f063 031f 	orn	r3, r3, #31
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003a92:	e004      	b.n	8003a9e <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8003a94:	4b24      	ldr	r3, [pc, #144]	@ (8003b28 <get_st_biases+0x2d0>)
 8003a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a98:	7a9b      	ldrb	r3, [r3, #10]
 8003a9a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8003a9e:	4b22      	ldr	r3, [pc, #136]	@ (8003b28 <get_st_biases+0x2d0>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4b20      	ldr	r3, [pc, #128]	@ (8003b28 <get_st_biases+0x2d0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	799b      	ldrb	r3, [r3, #6]
 8003aac:	461a      	mov	r2, r3
 8003aae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ab2:	9302      	str	r3, [sp, #8]
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	2301      	movs	r3, #1
 8003ac0:	481a      	ldr	r0, [pc, #104]	@ (8003b2c <get_st_biases+0x2d4>)
 8003ac2:	f003 fb65 	bl	8007190 <HAL_I2C_Mem_Write>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <get_st_biases+0x27a>
        return -1;
 8003acc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad0:	e2c4      	b.n	800405c <get_st_biases+0x804>

    if (hw_test)
 8003ad2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8003ada:	4b13      	ldr	r3, [pc, #76]	@ (8003b28 <get_st_biases+0x2d0>)
 8003adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ade:	7adb      	ldrb	r3, [r3, #11]
 8003ae0:	f063 031f 	orn	r3, r3, #31
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003aea:	e002      	b.n	8003af2 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8003aec:	2318      	movs	r3, #24
 8003aee:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8003af2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <get_st_biases+0x2d0>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	4619      	mov	r1, r3
 8003afa:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <get_st_biases+0x2d0>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	79db      	ldrb	r3, [r3, #7]
 8003b00:	461a      	mov	r2, r3
 8003b02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b06:	9302      	str	r3, [sp, #8]
 8003b08:	2301      	movs	r3, #1
 8003b0a:	9301      	str	r3, [sp, #4]
 8003b0c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	2301      	movs	r3, #1
 8003b14:	4805      	ldr	r0, [pc, #20]	@ (8003b2c <get_st_biases+0x2d4>)
 8003b16:	f003 fb3b 	bl	8007190 <HAL_I2C_Mem_Write>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d007      	beq.n	8003b30 <get_st_biases+0x2d8>
        return -1;
 8003b20:	f04f 33ff 	mov.w	r3, #4294967295
 8003b24:	e29a      	b.n	800405c <get_st_biases+0x804>
 8003b26:	bf00      	nop
 8003b28:	2000000c 	.word	0x2000000c
 8003b2c:	200000c4 	.word	0x200000c4
    if (hw_test)
 8003b30:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d002      	beq.n	8003b3e <get_st_biases+0x2e6>
        delay_ms(200);
 8003b38:	20c8      	movs	r0, #200	@ 0xc8
 8003b3a:	f002 fd95 	bl	8006668 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8003b3e:	2340      	movs	r3, #64	@ 0x40
 8003b40:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003b44:	4b60      	ldr	r3, [pc, #384]	@ (8003cc8 <get_st_biases+0x470>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8003cc8 <get_st_biases+0x470>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	791b      	ldrb	r3, [r3, #4]
 8003b52:	461a      	mov	r2, r3
 8003b54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b58:	9302      	str	r3, [sp, #8]
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	9301      	str	r3, [sp, #4]
 8003b5e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	2301      	movs	r3, #1
 8003b66:	4859      	ldr	r0, [pc, #356]	@ (8003ccc <get_st_biases+0x474>)
 8003b68:	f003 fb12 	bl	8007190 <HAL_I2C_Mem_Write>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <get_st_biases+0x320>
        return -1;
 8003b72:	f04f 33ff 	mov.w	r3, #4294967295
 8003b76:	e271      	b.n	800405c <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8003b78:	2378      	movs	r3, #120	@ 0x78
 8003b7a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003b7e:	4b52      	ldr	r3, [pc, #328]	@ (8003cc8 <get_st_biases+0x470>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	4619      	mov	r1, r3
 8003b86:	4b50      	ldr	r3, [pc, #320]	@ (8003cc8 <get_st_biases+0x470>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	795b      	ldrb	r3, [r3, #5]
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b92:	9302      	str	r3, [sp, #8]
 8003b94:	2301      	movs	r3, #1
 8003b96:	9301      	str	r3, [sp, #4]
 8003b98:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	484a      	ldr	r0, [pc, #296]	@ (8003ccc <get_st_biases+0x474>)
 8003ba2:	f003 faf5 	bl	8007190 <HAL_I2C_Mem_Write>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <get_st_biases+0x35a>
        return -1;
 8003bac:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb0:	e254      	b.n	800405c <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 8003bb2:	2332      	movs	r3, #50	@ 0x32
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f002 fd57 	bl	8006668 <HAL_Delay>
    data[0] = 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003bc0:	4b41      	ldr	r3, [pc, #260]	@ (8003cc8 <get_st_biases+0x470>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8003cc8 <get_st_biases+0x470>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	795b      	ldrb	r3, [r3, #5]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bd4:	9302      	str	r3, [sp, #8]
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	2301      	movs	r3, #1
 8003be2:	483a      	ldr	r0, [pc, #232]	@ (8003ccc <get_st_biases+0x474>)
 8003be4:	f003 fad4 	bl	8007190 <HAL_I2C_Mem_Write>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <get_st_biases+0x39c>
        return -1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf2:	e233      	b.n	800405c <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8003bf4:	4b34      	ldr	r3, [pc, #208]	@ (8003cc8 <get_st_biases+0x470>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4b32      	ldr	r3, [pc, #200]	@ (8003cc8 <get_st_biases+0x470>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	7b1b      	ldrb	r3, [r3, #12]
 8003c02:	461a      	mov	r2, r3
 8003c04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c08:	9302      	str	r3, [sp, #8]
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	9301      	str	r3, [sp, #4]
 8003c0e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	2301      	movs	r3, #1
 8003c16:	482d      	ldr	r0, [pc, #180]	@ (8003ccc <get_st_biases+0x474>)
 8003c18:	f003 fbb4 	bl	8007384 <HAL_I2C_Mem_Read>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d002      	beq.n	8003c28 <get_st_biases+0x3d0>
        return -1;
 8003c22:	f04f 33ff 	mov.w	r3, #4294967295
 8003c26:	e219      	b.n	800405c <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 8003c28:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003c2c:	021b      	lsls	r3, r3, #8
 8003c2e:	b21a      	sxth	r2, r3
 8003c30:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003c34:	b21b      	sxth	r3, r3
 8003c36:	4313      	orrs	r3, r2
 8003c38:	b21b      	sxth	r3, r3
 8003c3a:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003c3e:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003c42:	4b23      	ldr	r3, [pc, #140]	@ (8003cd0 <get_st_biases+0x478>)
 8003c44:	fba3 2302 	umull	r2, r3, r3, r2
 8003c48:	08db      	lsrs	r3, r3, #3
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003c50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c54:	f103 0108 	add.w	r1, r3, #8
 8003c58:	2300      	movs	r3, #0
 8003c5a:	600b      	str	r3, [r1, #0]
 8003c5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c60:	1d1a      	adds	r2, r3, #4
 8003c62:	680b      	ldr	r3, [r1, #0]
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c6c:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003c6e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c72:	f103 0108 	add.w	r1, r3, #8
 8003c76:	2300      	movs	r3, #0
 8003c78:	600b      	str	r3, [r1, #0]
 8003c7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c7e:	1d1a      	adds	r2, r3, #4
 8003c80:	680b      	ldr	r3, [r1, #0]
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c8a:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003c92:	e0aa      	b.n	8003dea <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <get_st_biases+0x470>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc8 <get_st_biases+0x470>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	7b5b      	ldrb	r3, [r3, #13]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ca8:	9302      	str	r3, [sp, #8]
 8003caa:	230c      	movs	r3, #12
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	4805      	ldr	r0, [pc, #20]	@ (8003ccc <get_st_biases+0x474>)
 8003cb8:	f003 fb64 	bl	8007384 <HAL_I2C_Mem_Read>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d008      	beq.n	8003cd4 <get_st_biases+0x47c>
            return -1;
 8003cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc6:	e1c9      	b.n	800405c <get_st_biases+0x804>
 8003cc8:	2000000c 	.word	0x2000000c
 8003ccc:	200000c4 	.word	0x200000c4
 8003cd0:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003cd4:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003cd8:	021b      	lsls	r3, r3, #8
 8003cda:	b21a      	sxth	r2, r3
 8003cdc:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003ce0:	b21b      	sxth	r3, r3
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	b21b      	sxth	r3, r3
 8003ce6:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8003cea:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8003cee:	021b      	lsls	r3, r3, #8
 8003cf0:	b21a      	sxth	r2, r3
 8003cf2:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8003cf6:	b21b      	sxth	r3, r3
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	b21b      	sxth	r3, r3
 8003cfc:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8003d00:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	b21a      	sxth	r2, r3
 8003d08:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003d0c:	b21b      	sxth	r3, r3
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	b21b      	sxth	r3, r3
 8003d12:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8003d16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8003d20:	441a      	add	r2, r3
 8003d22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d26:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8003d28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	6819      	ldr	r1, [r3, #0]
 8003d30:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8003d34:	4618      	mov	r0, r3
 8003d36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d3a:	1d1a      	adds	r2, r3, #4
 8003d3c:	180b      	adds	r3, r1, r0
 8003d3e:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003d40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d44:	3308      	adds	r3, #8
 8003d46:	6819      	ldr	r1, [r3, #0]
 8003d48:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d52:	f103 0208 	add.w	r2, r3, #8
 8003d56:	180b      	adds	r3, r1, r0
 8003d58:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8003d5a:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003d5e:	021b      	lsls	r3, r3, #8
 8003d60:	b21a      	sxth	r2, r3
 8003d62:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	b21b      	sxth	r3, r3
 8003d6c:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003d70:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	b21a      	sxth	r2, r3
 8003d78:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003d7c:	b21b      	sxth	r3, r3
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	b21b      	sxth	r3, r3
 8003d82:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003d86:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	b21a      	sxth	r2, r3
 8003d8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003d92:	b21b      	sxth	r3, r3
 8003d94:	4313      	orrs	r3, r2
 8003d96:	b21b      	sxth	r3, r3
 8003d98:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003d9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003da6:	441a      	add	r2, r3
 8003da8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dac:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003dae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003db2:	3304      	adds	r3, #4
 8003db4:	6819      	ldr	r1, [r3, #0]
 8003db6:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dc0:	1d1a      	adds	r2, r3, #4
 8003dc2:	180b      	adds	r3, r1, r0
 8003dc4:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003dc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dca:	3308      	adds	r3, #8
 8003dcc:	6819      	ldr	r1, [r3, #0]
 8003dce:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dd8:	f103 0208 	add.w	r2, r3, #8
 8003ddc:	180b      	adds	r3, r1, r0
 8003dde:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003de0:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8003de4:	3301      	adds	r3, #1
 8003de6:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003dea:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8003dee:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003df2:	429a      	cmp	r2, r3
 8003df4:	f4ff af4e 	bcc.w	8003c94 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8003df8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	17da      	asrs	r2, r3, #31
 8003e00:	461c      	mov	r4, r3
 8003e02:	4615      	mov	r5, r2
 8003e04:	1423      	asrs	r3, r4, #16
 8003e06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e0a:	0423      	lsls	r3, r4, #16
 8003e0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e10:	2283      	movs	r2, #131	@ 0x83
 8003e12:	2300      	movs	r3, #0
 8003e14:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8003e18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e1c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003e20:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003e24:	f7fd f9d6 	bl	80011d4 <__aeabi_ldivmod>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4610      	mov	r0, r2
 8003e2e:	4619      	mov	r1, r3
 8003e30:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e34:	2200      	movs	r2, #0
 8003e36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e3e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003e42:	f7fd f9c7 	bl	80011d4 <__aeabi_ldivmod>
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e4e:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003e50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e54:	3304      	adds	r3, #4
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	17da      	asrs	r2, r3, #31
 8003e5a:	4698      	mov	r8, r3
 8003e5c:	4691      	mov	r9, r2
 8003e5e:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003e62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003e66:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8003e6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e6e:	2283      	movs	r2, #131	@ 0x83
 8003e70:	2300      	movs	r3, #0
 8003e72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e7a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003e7e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003e82:	f7fd f9a7 	bl	80011d4 <__aeabi_ldivmod>
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e92:	2200      	movs	r2, #0
 8003e94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e96:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e98:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003e9c:	f7fd f99a 	bl	80011d4 <__aeabi_ldivmod>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003eac:	1d1a      	adds	r2, r3, #4
 8003eae:	4603      	mov	r3, r0
 8003eb0:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003eb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003eb6:	3308      	adds	r3, #8
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	17da      	asrs	r2, r3, #31
 8003ebc:	469a      	mov	sl, r3
 8003ebe:	4693      	mov	fp, r2
 8003ec0:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003ec4:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ec6:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003eca:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ecc:	2283      	movs	r2, #131	@ 0x83
 8003ece:	2300      	movs	r3, #0
 8003ed0:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003ed2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ed4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003ed8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003edc:	f7fd f97a 	bl	80011d4 <__aeabi_ldivmod>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4610      	mov	r0, r2
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003eec:	2200      	movs	r2, #0
 8003eee:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ef0:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ef2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003ef6:	f7fd f96d 	bl	80011d4 <__aeabi_ldivmod>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4610      	mov	r0, r2
 8003f00:	4619      	mov	r1, r3
 8003f02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f06:	f103 0208 	add.w	r2, r3, #8
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003f0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	17da      	asrs	r2, r3, #31
 8003f16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f18:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f1a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f1e:	460b      	mov	r3, r1
 8003f20:	141b      	asrs	r3, r3, #16
 8003f22:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f24:	460b      	mov	r3, r1
 8003f26:	041b      	lsls	r3, r3, #16
 8003f28:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f2e:	2300      	movs	r3, #0
 8003f30:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f38:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003f3c:	f7fd f94a 	bl	80011d4 <__aeabi_ldivmod>
 8003f40:	4602      	mov	r2, r0
 8003f42:	460b      	mov	r3, r1
 8003f44:	4610      	mov	r0, r2
 8003f46:	4619      	mov	r1, r3
 8003f48:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f50:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f56:	f7fd f93d 	bl	80011d4 <__aeabi_ldivmod>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f62:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003f64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f68:	3304      	adds	r3, #4
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	17da      	asrs	r2, r3, #31
 8003f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f72:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003f76:	460b      	mov	r3, r1
 8003f78:	141b      	asrs	r3, r3, #16
 8003f7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	041b      	lsls	r3, r3, #16
 8003f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f86:	2300      	movs	r3, #0
 8003f88:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f90:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003f94:	f7fd f91e 	bl	80011d4 <__aeabi_ldivmod>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	623b      	str	r3, [r7, #32]
 8003fa8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003faa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fae:	f7fd f911 	bl	80011d4 <__aeabi_ldivmod>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4610      	mov	r0, r2
 8003fb8:	4619      	mov	r1, r3
 8003fba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fbe:	3304      	adds	r3, #4
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003fc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fc8:	3308      	adds	r3, #8
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	17da      	asrs	r2, r3, #31
 8003fce:	61bb      	str	r3, [r7, #24]
 8003fd0:	61fa      	str	r2, [r7, #28]
 8003fd2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	141b      	asrs	r3, r3, #16
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	041b      	lsls	r3, r3, #16
 8003fe0:	613b      	str	r3, [r7, #16]
 8003fe2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60ba      	str	r2, [r7, #8]
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ff0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ff4:	f7fd f8ee 	bl	80011d4 <__aeabi_ldivmod>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4619      	mov	r1, r3
 8004000:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004004:	2200      	movs	r2, #0
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	607a      	str	r2, [r7, #4]
 800400a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800400e:	f7fd f8e1 	bl	80011d4 <__aeabi_ldivmod>
 8004012:	4602      	mov	r2, r0
 8004014:	460b      	mov	r3, r1
 8004016:	4610      	mov	r0, r2
 8004018:	4619      	mov	r1, r3
 800401a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800401e:	3308      	adds	r3, #8
 8004020:	4602      	mov	r2, r0
 8004022:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8004024:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004028:	3308      	adds	r3, #8
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	dd0a      	ble.n	8004046 <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 8004030:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004034:	3308      	adds	r3, #8
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800403c:	3308      	adds	r3, #8
 800403e:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	e009      	b.n	800405a <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 8004046:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800404a:	3308      	adds	r3, #8
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004052:	3308      	adds	r3, #8
 8004054:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8004058:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	37e0      	adds	r7, #224	@ 0xe0
 8004060:	46bd      	mov	sp, r7
 8004062:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004066:	bf00      	nop

08004068 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08e      	sub	sp, #56	@ 0x38
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8004072:	2302      	movs	r3, #2
 8004074:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8004078:	4b64      	ldr	r3, [pc, #400]	@ (800420c <mpu_run_self_test+0x1a4>)
 800407a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800407e:	2b00      	cmp	r3, #0
 8004080:	d006      	beq.n	8004090 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8004082:	2000      	movs	r0, #0
 8004084:	f000 fa18 	bl	80044b8 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8004088:	2301      	movs	r3, #1
 800408a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800408e:	e002      	b.n	8004096 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8004096:	f107 030c 	add.w	r3, r7, #12
 800409a:	4618      	mov	r0, r3
 800409c:	f7fe fc42 	bl	8002924 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80040a0:	f107 030f 	add.w	r3, r7, #15
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7fe fcd1 	bl	8002a4c <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80040aa:	f107 0308 	add.w	r3, r7, #8
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fe fd78 	bl	8002ba4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80040b4:	f107 030a 	add.w	r3, r7, #10
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fe fe09 	bl	8002cd0 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80040be:	4b53      	ldr	r3, [pc, #332]	@ (800420c <mpu_run_self_test+0x1a4>)
 80040c0:	7a9b      	ldrb	r3, [r3, #10]
 80040c2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80040c6:	f107 030e 	add.w	r3, r7, #14
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe ff00 	bl	8002ed0 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80040d0:	2300      	movs	r3, #0
 80040d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040d4:	e00a      	b.n	80040ec <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 80040d6:	2200      	movs	r2, #0
 80040d8:	6839      	ldr	r1, [r7, #0]
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fbbc 	bl	8003858 <get_st_biases>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d008      	beq.n	80040f8 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80040e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e8:	3301      	adds	r3, #1
 80040ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80040f2:	429a      	cmp	r2, r3
 80040f4:	dbef      	blt.n	80040d6 <mpu_run_self_test+0x6e>
 80040f6:	e000      	b.n	80040fa <mpu_run_self_test+0x92>
            break;
 80040f8:	bf00      	nop
    if (ii == tries) {
 80040fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004100:	429a      	cmp	r2, r3
 8004102:	d102      	bne.n	800410a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8004108:	e045      	b.n	8004196 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 800410a:	2300      	movs	r3, #0
 800410c:	637b      	str	r3, [r7, #52]	@ 0x34
 800410e:	e00d      	b.n	800412c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8004110:	f107 0110 	add.w	r1, r7, #16
 8004114:	f107 031c 	add.w	r3, r7, #28
 8004118:	2201      	movs	r2, #1
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fb9c 	bl	8003858 <get_st_biases>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d008      	beq.n	8004138 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8004126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004128:	3301      	adds	r3, #1
 800412a:	637b      	str	r3, [r7, #52]	@ 0x34
 800412c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004132:	429a      	cmp	r2, r3
 8004134:	dbec      	blt.n	8004110 <mpu_run_self_test+0xa8>
 8004136:	e000      	b.n	800413a <mpu_run_self_test+0xd2>
            break;
 8004138:	bf00      	nop
    if (ii == tries) {
 800413a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800413e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004140:	429a      	cmp	r2, r3
 8004142:	d102      	bne.n	800414a <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8004148:	e025      	b.n	8004196 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 800414a:	f107 0310 	add.w	r3, r7, #16
 800414e:	4619      	mov	r1, r3
 8004150:	6838      	ldr	r0, [r7, #0]
 8004152:	f7ff fa37 	bl	80035c4 <accel_self_test>
 8004156:	4603      	mov	r3, r0
 8004158:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 800415c:	f107 031c 	add.w	r3, r7, #28
 8004160:	4619      	mov	r1, r3
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff fab2 	bl	80036cc <gyro_self_test>
 8004168:	4603      	mov	r3, r0
 800416a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8004172:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004176:	2b00      	cmp	r3, #0
 8004178:	d103      	bne.n	8004182 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800417a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8004182:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004186:	2b00      	cmp	r3, #0
 8004188:	d104      	bne.n	8004194 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	f043 0302 	orr.w	r3, r3, #2
 8004190:	633b      	str	r3, [r7, #48]	@ 0x30
 8004192:	e000      	b.n	8004196 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8004194:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8004196:	4b1d      	ldr	r3, [pc, #116]	@ (800420c <mpu_run_self_test+0x1a4>)
 8004198:	22ff      	movs	r2, #255	@ 0xff
 800419a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800419c:	4b1b      	ldr	r3, [pc, #108]	@ (800420c <mpu_run_self_test+0x1a4>)
 800419e:	22ff      	movs	r2, #255	@ 0xff
 80041a0:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80041a2:	4b1a      	ldr	r3, [pc, #104]	@ (800420c <mpu_run_self_test+0x1a4>)
 80041a4:	22ff      	movs	r2, #255	@ 0xff
 80041a6:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80041a8:	4b18      	ldr	r3, [pc, #96]	@ (800420c <mpu_run_self_test+0x1a4>)
 80041aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041ae:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80041b0:	4b16      	ldr	r3, [pc, #88]	@ (800420c <mpu_run_self_test+0x1a4>)
 80041b2:	22ff      	movs	r2, #255	@ 0xff
 80041b4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80041b6:	4b15      	ldr	r3, [pc, #84]	@ (800420c <mpu_run_self_test+0x1a4>)
 80041b8:	22ff      	movs	r2, #255	@ 0xff
 80041ba:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80041bc:	4b13      	ldr	r3, [pc, #76]	@ (800420c <mpu_run_self_test+0x1a4>)
 80041be:	2201      	movs	r2, #1
 80041c0:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 80041c2:	89bb      	ldrh	r3, [r7, #12]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7fe fbe1 	bl	800298c <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fe fc77 	bl	8002ac0 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 80041d2:	893b      	ldrh	r3, [r7, #8]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fe fd21 	bl	8002c1c <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80041da:	897b      	ldrh	r3, [r7, #10]
 80041dc:	4618      	mov	r0, r3
 80041de:	f7fe fd8f 	bl	8002d00 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80041e2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fed4 	bl	8002f94 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80041ec:	7bbb      	ldrb	r3, [r7, #14]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe fe7e 	bl	8002ef0 <mpu_configure_fifo>

    if (dmp_was_on)
 80041f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80041fc:	2001      	movs	r0, #1
 80041fe:	f000 f95b 	bl	80044b8 <mpu_set_dmp_state>

    return result;
 8004202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8004204:	4618      	mov	r0, r3
 8004206:	3738      	adds	r7, #56	@ 0x38
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	2000000c 	.word	0x2000000c

08004210 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b088      	sub	sp, #32
 8004214:	af04      	add	r7, sp, #16
 8004216:	4603      	mov	r3, r0
 8004218:	603a      	str	r2, [r7, #0]
 800421a:	80fb      	strh	r3, [r7, #6]
 800421c:	460b      	mov	r3, r1
 800421e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d102      	bne.n	800422c <mpu_write_mem+0x1c>
        return -1;
 8004226:	f04f 33ff 	mov.w	r3, #4294967295
 800422a:	e04e      	b.n	80042ca <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 800422c:	4b29      	ldr	r3, [pc, #164]	@ (80042d4 <mpu_write_mem+0xc4>)
 800422e:	7a9b      	ldrb	r3, [r3, #10]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d102      	bne.n	800423a <mpu_write_mem+0x2a>
        return -1;
 8004234:	f04f 33ff 	mov.w	r3, #4294967295
 8004238:	e047      	b.n	80042ca <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800423a:	88fb      	ldrh	r3, [r7, #6]
 800423c:	0a1b      	lsrs	r3, r3, #8
 800423e:	b29b      	uxth	r3, r3
 8004240:	b2db      	uxtb	r3, r3
 8004242:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004244:	88fb      	ldrh	r3, [r7, #6]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800424a:	7b7b      	ldrb	r3, [r7, #13]
 800424c:	461a      	mov	r2, r3
 800424e:	88bb      	ldrh	r3, [r7, #4]
 8004250:	4413      	add	r3, r2
 8004252:	4a20      	ldr	r2, [pc, #128]	@ (80042d4 <mpu_write_mem+0xc4>)
 8004254:	6852      	ldr	r2, [r2, #4]
 8004256:	8952      	ldrh	r2, [r2, #10]
 8004258:	4293      	cmp	r3, r2
 800425a:	dd02      	ble.n	8004262 <mpu_write_mem+0x52>
        return -1;
 800425c:	f04f 33ff 	mov.w	r3, #4294967295
 8004260:	e033      	b.n	80042ca <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004262:	4b1c      	ldr	r3, [pc, #112]	@ (80042d4 <mpu_write_mem+0xc4>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	4619      	mov	r1, r3
 800426a:	4b1a      	ldr	r3, [pc, #104]	@ (80042d4 <mpu_write_mem+0xc4>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	7edb      	ldrb	r3, [r3, #27]
 8004270:	461a      	mov	r2, r3
 8004272:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004276:	9302      	str	r3, [sp, #8]
 8004278:	2302      	movs	r3, #2
 800427a:	9301      	str	r3, [sp, #4]
 800427c:	f107 030c 	add.w	r3, r7, #12
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	2301      	movs	r3, #1
 8004284:	4814      	ldr	r0, [pc, #80]	@ (80042d8 <mpu_write_mem+0xc8>)
 8004286:	f002 ff83 	bl	8007190 <HAL_I2C_Mem_Write>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d002      	beq.n	8004296 <mpu_write_mem+0x86>
        return -1;
 8004290:	f04f 33ff 	mov.w	r3, #4294967295
 8004294:	e019      	b.n	80042ca <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8004296:	4b0f      	ldr	r3, [pc, #60]	@ (80042d4 <mpu_write_mem+0xc4>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	4619      	mov	r1, r3
 800429e:	4b0d      	ldr	r3, [pc, #52]	@ (80042d4 <mpu_write_mem+0xc4>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	7e1b      	ldrb	r3, [r3, #24]
 80042a4:	461a      	mov	r2, r3
 80042a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042aa:	9302      	str	r3, [sp, #8]
 80042ac:	88bb      	ldrh	r3, [r7, #4]
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	2301      	movs	r3, #1
 80042b6:	4808      	ldr	r0, [pc, #32]	@ (80042d8 <mpu_write_mem+0xc8>)
 80042b8:	f002 ff6a 	bl	8007190 <HAL_I2C_Mem_Write>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <mpu_write_mem+0xb8>
        return -1;
 80042c2:	f04f 33ff 	mov.w	r3, #4294967295
 80042c6:	e000      	b.n	80042ca <mpu_write_mem+0xba>
    return 0;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	2000000c 	.word	0x2000000c
 80042d8:	200000c4 	.word	0x200000c4

080042dc <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af04      	add	r7, sp, #16
 80042e2:	4603      	mov	r3, r0
 80042e4:	603a      	str	r2, [r7, #0]
 80042e6:	80fb      	strh	r3, [r7, #6]
 80042e8:	460b      	mov	r3, r1
 80042ea:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <mpu_read_mem+0x1c>
        return -1;
 80042f2:	f04f 33ff 	mov.w	r3, #4294967295
 80042f6:	e04e      	b.n	8004396 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 80042f8:	4b29      	ldr	r3, [pc, #164]	@ (80043a0 <mpu_read_mem+0xc4>)
 80042fa:	7a9b      	ldrb	r3, [r3, #10]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d102      	bne.n	8004306 <mpu_read_mem+0x2a>
        return -1;
 8004300:	f04f 33ff 	mov.w	r3, #4294967295
 8004304:	e047      	b.n	8004396 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	0a1b      	lsrs	r3, r3, #8
 800430a:	b29b      	uxth	r3, r3
 800430c:	b2db      	uxtb	r3, r3
 800430e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004310:	88fb      	ldrh	r3, [r7, #6]
 8004312:	b2db      	uxtb	r3, r3
 8004314:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8004316:	7b7b      	ldrb	r3, [r7, #13]
 8004318:	461a      	mov	r2, r3
 800431a:	88bb      	ldrh	r3, [r7, #4]
 800431c:	4413      	add	r3, r2
 800431e:	4a20      	ldr	r2, [pc, #128]	@ (80043a0 <mpu_read_mem+0xc4>)
 8004320:	6852      	ldr	r2, [r2, #4]
 8004322:	8952      	ldrh	r2, [r2, #10]
 8004324:	4293      	cmp	r3, r2
 8004326:	dd02      	ble.n	800432e <mpu_read_mem+0x52>
        return -1;
 8004328:	f04f 33ff 	mov.w	r3, #4294967295
 800432c:	e033      	b.n	8004396 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800432e:	4b1c      	ldr	r3, [pc, #112]	@ (80043a0 <mpu_read_mem+0xc4>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	4619      	mov	r1, r3
 8004336:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <mpu_read_mem+0xc4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	7edb      	ldrb	r3, [r3, #27]
 800433c:	461a      	mov	r2, r3
 800433e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004342:	9302      	str	r3, [sp, #8]
 8004344:	2302      	movs	r3, #2
 8004346:	9301      	str	r3, [sp, #4]
 8004348:	f107 030c 	add.w	r3, r7, #12
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	2301      	movs	r3, #1
 8004350:	4814      	ldr	r0, [pc, #80]	@ (80043a4 <mpu_read_mem+0xc8>)
 8004352:	f002 ff1d 	bl	8007190 <HAL_I2C_Mem_Write>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d002      	beq.n	8004362 <mpu_read_mem+0x86>
        return -1;
 800435c:	f04f 33ff 	mov.w	r3, #4294967295
 8004360:	e019      	b.n	8004396 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8004362:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <mpu_read_mem+0xc4>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	4619      	mov	r1, r3
 800436a:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <mpu_read_mem+0xc4>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	7e1b      	ldrb	r3, [r3, #24]
 8004370:	461a      	mov	r2, r3
 8004372:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004376:	9302      	str	r3, [sp, #8]
 8004378:	88bb      	ldrh	r3, [r7, #4]
 800437a:	9301      	str	r3, [sp, #4]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	2301      	movs	r3, #1
 8004382:	4808      	ldr	r0, [pc, #32]	@ (80043a4 <mpu_read_mem+0xc8>)
 8004384:	f002 fffe 	bl	8007384 <HAL_I2C_Mem_Read>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d002      	beq.n	8004394 <mpu_read_mem+0xb8>
        return -1;
 800438e:	f04f 33ff 	mov.w	r3, #4294967295
 8004392:	e000      	b.n	8004396 <mpu_read_mem+0xba>
    return 0;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	2000000c 	.word	0x2000000c
 80043a4:	200000c4 	.word	0x200000c4

080043a8 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08e      	sub	sp, #56	@ 0x38
 80043ac:	af04      	add	r7, sp, #16
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	4611      	mov	r1, r2
 80043b2:	461a      	mov	r2, r3
 80043b4:	4603      	mov	r3, r0
 80043b6:	81fb      	strh	r3, [r7, #14]
 80043b8:	460b      	mov	r3, r1
 80043ba:	81bb      	strh	r3, [r7, #12]
 80043bc:	4613      	mov	r3, r2
 80043be:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80043c0:	4b3b      	ldr	r3, [pc, #236]	@ (80044b0 <mpu_load_firmware+0x108>)
 80043c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 80043ca:	f04f 33ff 	mov.w	r3, #4294967295
 80043ce:	e06b      	b.n	80044a8 <mpu_load_firmware+0x100>

    if (!firmware)
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d102      	bne.n	80043dc <mpu_load_firmware+0x34>
        return -1;
 80043d6:	f04f 33ff 	mov.w	r3, #4294967295
 80043da:	e065      	b.n	80044a8 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80043dc:	2300      	movs	r3, #0
 80043de:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80043e0:	e034      	b.n	800444c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80043e2:	89fa      	ldrh	r2, [r7, #14]
 80043e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b10      	cmp	r3, #16
 80043ea:	bfa8      	it	ge
 80043ec:	2310      	movge	r3, #16
 80043ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 80043f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	441a      	add	r2, r3
 80043f6:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80043f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff ff08 	bl	8004210 <mpu_write_mem>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <mpu_load_firmware+0x64>
            return -1;
 8004406:	f04f 33ff 	mov.w	r3, #4294967295
 800440a:	e04d      	b.n	80044a8 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 800440c:	f107 0214 	add.w	r2, r7, #20
 8004410:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004412:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff ff61 	bl	80042dc <mpu_read_mem>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <mpu_load_firmware+0x7e>
            return -1;
 8004420:	f04f 33ff 	mov.w	r3, #4294967295
 8004424:	e040      	b.n	80044a8 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 8004426:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	4413      	add	r3, r2
 800442c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800442e:	f107 0114 	add.w	r1, r7, #20
 8004432:	4618      	mov	r0, r3
 8004434:	f005 fc5a 	bl	8009cec <memcmp>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <mpu_load_firmware+0x9c>
            return -2;
 800443e:	f06f 0301 	mvn.w	r3, #1
 8004442:	e031      	b.n	80044a8 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8004444:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004446:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004448:	4413      	add	r3, r2
 800444a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800444c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800444e:	89fb      	ldrh	r3, [r7, #14]
 8004450:	429a      	cmp	r2, r3
 8004452:	d3c6      	bcc.n	80043e2 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8004454:	89bb      	ldrh	r3, [r7, #12]
 8004456:	0a1b      	lsrs	r3, r3, #8
 8004458:	b29b      	uxth	r3, r3
 800445a:	b2db      	uxtb	r3, r3
 800445c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800445e:	89bb      	ldrh	r3, [r7, #12]
 8004460:	b2db      	uxtb	r3, r3
 8004462:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8004464:	4b12      	ldr	r3, [pc, #72]	@ (80044b0 <mpu_load_firmware+0x108>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	4619      	mov	r1, r3
 800446c:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <mpu_load_firmware+0x108>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	7f5b      	ldrb	r3, [r3, #29]
 8004472:	461a      	mov	r2, r3
 8004474:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004478:	9302      	str	r3, [sp, #8]
 800447a:	2302      	movs	r3, #2
 800447c:	9301      	str	r3, [sp, #4]
 800447e:	f107 0310 	add.w	r3, r7, #16
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	2301      	movs	r3, #1
 8004486:	480b      	ldr	r0, [pc, #44]	@ (80044b4 <mpu_load_firmware+0x10c>)
 8004488:	f002 fe82 	bl	8007190 <HAL_I2C_Mem_Write>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <mpu_load_firmware+0xf0>
        return -1;
 8004492:	f04f 33ff 	mov.w	r3, #4294967295
 8004496:	e007      	b.n	80044a8 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8004498:	4b05      	ldr	r3, [pc, #20]	@ (80044b0 <mpu_load_firmware+0x108>)
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 80044a0:	4a03      	ldr	r2, [pc, #12]	@ (80044b0 <mpu_load_firmware+0x108>)
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3728      	adds	r7, #40	@ 0x28
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	2000000c 	.word	0x2000000c
 80044b4:	200000c4 	.word	0x200000c4

080044b8 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af04      	add	r7, sp, #16
 80044be:	4603      	mov	r3, r0
 80044c0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80044c2:	4b2e      	ldr	r3, [pc, #184]	@ (800457c <mpu_set_dmp_state+0xc4>)
 80044c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80044c8:	79fa      	ldrb	r2, [r7, #7]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d101      	bne.n	80044d2 <mpu_set_dmp_state+0x1a>
        return 0;
 80044ce:	2300      	movs	r3, #0
 80044d0:	e050      	b.n	8004574 <mpu_set_dmp_state+0xbc>

    if (enable) {
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d02f      	beq.n	8004538 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 80044d8:	4b28      	ldr	r3, [pc, #160]	@ (800457c <mpu_set_dmp_state+0xc4>)
 80044da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d102      	bne.n	80044e8 <mpu_set_dmp_state+0x30>
            return -1;
 80044e2:	f04f 33ff 	mov.w	r3, #4294967295
 80044e6:	e045      	b.n	8004574 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80044e8:	2000      	movs	r0, #0
 80044ea:	f7fd fe7f 	bl	80021ec <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80044ee:	2000      	movs	r0, #0
 80044f0:	f7fe fe84 	bl	80031fc <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80044f4:	4b21      	ldr	r3, [pc, #132]	@ (800457c <mpu_set_dmp_state+0xc4>)
 80044f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fe fc01 	bl	8002d00 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80044fe:	2300      	movs	r3, #0
 8004500:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004502:	4b1e      	ldr	r3, [pc, #120]	@ (800457c <mpu_set_dmp_state+0xc4>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	4619      	mov	r1, r3
 800450a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800450e:	9302      	str	r3, [sp, #8]
 8004510:	2301      	movs	r3, #1
 8004512:	9301      	str	r3, [sp, #4]
 8004514:	f107 030f 	add.w	r3, r7, #15
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	2301      	movs	r3, #1
 800451c:	2223      	movs	r2, #35	@ 0x23
 800451e:	4818      	ldr	r0, [pc, #96]	@ (8004580 <mpu_set_dmp_state+0xc8>)
 8004520:	f002 fe36 	bl	8007190 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8004524:	4b15      	ldr	r3, [pc, #84]	@ (800457c <mpu_set_dmp_state+0xc4>)
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800452c:	2001      	movs	r0, #1
 800452e:	f7fd fe5d 	bl	80021ec <set_int_enable>
        mpu_reset_fifo();
 8004532:	f7fe f887 	bl	8002644 <mpu_reset_fifo>
 8004536:	e01c      	b.n	8004572 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8004538:	2000      	movs	r0, #0
 800453a:	f7fd fe57 	bl	80021ec <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800453e:	4b0f      	ldr	r3, [pc, #60]	@ (800457c <mpu_set_dmp_state+0xc4>)
 8004540:	7c1b      	ldrb	r3, [r3, #16]
 8004542:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004544:	4b0d      	ldr	r3, [pc, #52]	@ (800457c <mpu_set_dmp_state+0xc4>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004550:	9302      	str	r3, [sp, #8]
 8004552:	2301      	movs	r3, #1
 8004554:	9301      	str	r3, [sp, #4]
 8004556:	f107 030f 	add.w	r3, r7, #15
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	2301      	movs	r3, #1
 800455e:	2223      	movs	r2, #35	@ 0x23
 8004560:	4807      	ldr	r0, [pc, #28]	@ (8004580 <mpu_set_dmp_state+0xc8>)
 8004562:	f002 fe15 	bl	8007190 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8004566:	4b05      	ldr	r3, [pc, #20]	@ (800457c <mpu_set_dmp_state+0xc4>)
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800456e:	f7fe f869 	bl	8002644 <mpu_reset_fifo>
    }
    return 0;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	2000000c 	.word	0x2000000c
 8004580:	200000c4 	.word	0x200000c4

08004584 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8004588:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800458c:	23c8      	movs	r3, #200	@ 0xc8
 800458e:	4904      	ldr	r1, [pc, #16]	@ (80045a0 <dmp_load_motion_driver_firmware+0x1c>)
 8004590:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8004594:	f7ff ff08 	bl	80043a8 <mpu_load_firmware>
 8004598:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800459a:	4618      	mov	r0, r3
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	0800a920 	.word	0x0800a920

080045a4 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80045ae:	4a6e      	ldr	r2, [pc, #440]	@ (8004768 <dmp_set_orientation+0x1c4>)
 80045b0:	f107 0314 	add.w	r3, r7, #20
 80045b4:	6812      	ldr	r2, [r2, #0]
 80045b6:	4611      	mov	r1, r2
 80045b8:	8019      	strh	r1, [r3, #0]
 80045ba:	3302      	adds	r3, #2
 80045bc:	0c12      	lsrs	r2, r2, #16
 80045be:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80045c0:	4a6a      	ldr	r2, [pc, #424]	@ (800476c <dmp_set_orientation+0x1c8>)
 80045c2:	f107 0310 	add.w	r3, r7, #16
 80045c6:	6812      	ldr	r2, [r2, #0]
 80045c8:	4611      	mov	r1, r2
 80045ca:	8019      	strh	r1, [r3, #0]
 80045cc:	3302      	adds	r3, #2
 80045ce:	0c12      	lsrs	r2, r2, #16
 80045d0:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80045d2:	4a67      	ldr	r2, [pc, #412]	@ (8004770 <dmp_set_orientation+0x1cc>)
 80045d4:	f107 030c 	add.w	r3, r7, #12
 80045d8:	6812      	ldr	r2, [r2, #0]
 80045da:	4611      	mov	r1, r2
 80045dc:	8019      	strh	r1, [r3, #0]
 80045de:	3302      	adds	r3, #2
 80045e0:	0c12      	lsrs	r2, r2, #16
 80045e2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80045e4:	4a63      	ldr	r2, [pc, #396]	@ (8004774 <dmp_set_orientation+0x1d0>)
 80045e6:	f107 0308 	add.w	r3, r7, #8
 80045ea:	6812      	ldr	r2, [r2, #0]
 80045ec:	4611      	mov	r1, r2
 80045ee:	8019      	strh	r1, [r3, #0]
 80045f0:	3302      	adds	r3, #2
 80045f2:	0c12      	lsrs	r2, r2, #16
 80045f4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80045f6:	88fb      	ldrh	r3, [r7, #6]
 80045f8:	f003 0303 	and.w	r3, r3, #3
 80045fc:	3320      	adds	r3, #32
 80045fe:	443b      	add	r3, r7
 8004600:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004604:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	08db      	lsrs	r3, r3, #3
 800460a:	b29b      	uxth	r3, r3
 800460c:	f003 0303 	and.w	r3, r3, #3
 8004610:	3320      	adds	r3, #32
 8004612:	443b      	add	r3, r7
 8004614:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004618:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800461a:	88fb      	ldrh	r3, [r7, #6]
 800461c:	099b      	lsrs	r3, r3, #6
 800461e:	b29b      	uxth	r3, r3
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	3320      	adds	r3, #32
 8004626:	443b      	add	r3, r7
 8004628:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800462c:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	3320      	adds	r3, #32
 8004636:	443b      	add	r3, r7
 8004638:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800463c:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	08db      	lsrs	r3, r3, #3
 8004642:	b29b      	uxth	r3, r3
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	3320      	adds	r3, #32
 800464a:	443b      	add	r3, r7
 800464c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004650:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8004652:	88fb      	ldrh	r3, [r7, #6]
 8004654:	099b      	lsrs	r3, r3, #6
 8004656:	b29b      	uxth	r3, r3
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	3320      	adds	r3, #32
 800465e:	443b      	add	r3, r7
 8004660:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004664:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8004666:	f107 031c 	add.w	r3, r7, #28
 800466a:	461a      	mov	r2, r3
 800466c:	2103      	movs	r1, #3
 800466e:	f240 4026 	movw	r0, #1062	@ 0x426
 8004672:	f7ff fdcd 	bl	8004210 <mpu_write_mem>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <dmp_set_orientation+0xde>
        return -1;
 800467c:	f04f 33ff 	mov.w	r3, #4294967295
 8004680:	e06e      	b.n	8004760 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8004682:	f107 0318 	add.w	r3, r7, #24
 8004686:	461a      	mov	r2, r3
 8004688:	2103      	movs	r1, #3
 800468a:	f240 402a 	movw	r0, #1066	@ 0x42a
 800468e:	f7ff fdbf 	bl	8004210 <mpu_write_mem>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <dmp_set_orientation+0xfa>
        return -1;
 8004698:	f04f 33ff 	mov.w	r3, #4294967295
 800469c:	e060      	b.n	8004760 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 800469e:	f107 031c 	add.w	r3, r7, #28
 80046a2:	f107 020c 	add.w	r2, r7, #12
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	4611      	mov	r1, r2
 80046aa:	8019      	strh	r1, [r3, #0]
 80046ac:	3302      	adds	r3, #2
 80046ae:	0c12      	lsrs	r2, r2, #16
 80046b0:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80046b2:	f107 0318 	add.w	r3, r7, #24
 80046b6:	f107 0208 	add.w	r2, r7, #8
 80046ba:	6812      	ldr	r2, [r2, #0]
 80046bc:	4611      	mov	r1, r2
 80046be:	8019      	strh	r1, [r3, #0]
 80046c0:	3302      	adds	r3, #2
 80046c2:	0c12      	lsrs	r2, r2, #16
 80046c4:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 80046c6:	88fb      	ldrh	r3, [r7, #6]
 80046c8:	f003 0304 	and.w	r3, r3, #4
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d009      	beq.n	80046e4 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 80046d0:	7f3b      	ldrb	r3, [r7, #28]
 80046d2:	f043 0301 	orr.w	r3, r3, #1
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 80046da:	7e3b      	ldrb	r3, [r7, #24]
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 80046e4:	88fb      	ldrh	r3, [r7, #6]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d009      	beq.n	8004702 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80046ee:	7f7b      	ldrb	r3, [r7, #29]
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80046f8:	7e7b      	ldrb	r3, [r7, #25]
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8004702:	88fb      	ldrh	r3, [r7, #6]
 8004704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004708:	2b00      	cmp	r3, #0
 800470a:	d009      	beq.n	8004720 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 800470c:	7fbb      	ldrb	r3, [r7, #30]
 800470e:	f043 0301 	orr.w	r3, r3, #1
 8004712:	b2db      	uxtb	r3, r3
 8004714:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8004716:	7ebb      	ldrb	r3, [r7, #26]
 8004718:	f043 0301 	orr.w	r3, r3, #1
 800471c:	b2db      	uxtb	r3, r3
 800471e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004720:	f107 031c 	add.w	r3, r7, #28
 8004724:	461a      	mov	r2, r3
 8004726:	2103      	movs	r1, #3
 8004728:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 800472c:	f7ff fd70 	bl	8004210 <mpu_write_mem>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d002      	beq.n	800473c <dmp_set_orientation+0x198>
        return -1;
 8004736:	f04f 33ff 	mov.w	r3, #4294967295
 800473a:	e011      	b.n	8004760 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800473c:	f107 0318 	add.w	r3, r7, #24
 8004740:	461a      	mov	r2, r3
 8004742:	2103      	movs	r1, #3
 8004744:	f240 4031 	movw	r0, #1073	@ 0x431
 8004748:	f7ff fd62 	bl	8004210 <mpu_write_mem>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <dmp_set_orientation+0x1b4>
        return -1;
 8004752:	f04f 33ff 	mov.w	r3, #4294967295
 8004756:	e003      	b.n	8004760 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8004758:	4a07      	ldr	r2, [pc, #28]	@ (8004778 <dmp_set_orientation+0x1d4>)
 800475a:	88fb      	ldrh	r3, [r7, #6]
 800475c:	8113      	strh	r3, [r2, #8]
    return 0;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3720      	adds	r7, #32
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	0800a880 	.word	0x0800a880
 800476c:	0800a884 	.word	0x0800a884
 8004770:	0800a888 	.word	0x0800a888
 8004774:	0800a88c 	.word	0x0800a88c
 8004778:	20000118 	.word	0x20000118

0800477c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800477c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004780:	b08c      	sub	sp, #48	@ 0x30
 8004782:	af00      	add	r7, sp, #0
 8004784:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8004786:	4b80      	ldr	r3, [pc, #512]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 8004788:	891b      	ldrh	r3, [r3, #8]
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	69fa      	ldr	r2, [r7, #28]
 8004792:	4413      	add	r3, r2
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8004798:	4b7b      	ldr	r3, [pc, #492]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 800479a:	891b      	ldrh	r3, [r3, #8]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d002      	beq.n	80047aa <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80047a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a6:	425b      	negs	r3, r3
 80047a8:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80047aa:	4b77      	ldr	r3, [pc, #476]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 80047ac:	891b      	ldrh	r3, [r3, #8]
 80047ae:	08db      	lsrs	r3, r3, #3
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	69fa      	ldr	r2, [r7, #28]
 80047ba:	4413      	add	r3, r2
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 80047c0:	4b71      	ldr	r3, [pc, #452]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 80047c2:	891b      	ldrh	r3, [r3, #8]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	425b      	negs	r3, r3
 80047d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80047d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 80047d4:	891b      	ldrh	r3, [r3, #8]
 80047d6:	099b      	lsrs	r3, r3, #6
 80047d8:	b29b      	uxth	r3, r3
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	69fa      	ldr	r2, [r7, #28]
 80047e2:	4413      	add	r3, r2
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 80047e8:	4b67      	ldr	r3, [pc, #412]	@ (8004988 <dmp_set_gyro_bias+0x20c>)
 80047ea:	891b      	ldrh	r3, [r3, #8]
 80047ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80047f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f6:	425b      	negs	r3, r3
 80047f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	17da      	asrs	r2, r3, #31
 80047fe:	613b      	str	r3, [r7, #16]
 8004800:	617a      	str	r2, [r7, #20]
 8004802:	4b62      	ldr	r3, [pc, #392]	@ (800498c <dmp_set_gyro_bias+0x210>)
 8004804:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004808:	460a      	mov	r2, r1
 800480a:	fb03 f202 	mul.w	r2, r3, r2
 800480e:	2300      	movs	r3, #0
 8004810:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004814:	4601      	mov	r1, r0
 8004816:	fb01 f303 	mul.w	r3, r1, r3
 800481a:	4413      	add	r3, r2
 800481c:	4a5b      	ldr	r2, [pc, #364]	@ (800498c <dmp_set_gyro_bias+0x210>)
 800481e:	6939      	ldr	r1, [r7, #16]
 8004820:	fba1 ab02 	umull	sl, fp, r1, r2
 8004824:	445b      	add	r3, fp
 8004826:	469b      	mov	fp, r3
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004834:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004838:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800483c:	4613      	mov	r3, r2
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8004840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004842:	17da      	asrs	r2, r3, #31
 8004844:	60bb      	str	r3, [r7, #8]
 8004846:	60fa      	str	r2, [r7, #12]
 8004848:	4b50      	ldr	r3, [pc, #320]	@ (800498c <dmp_set_gyro_bias+0x210>)
 800484a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800484e:	465a      	mov	r2, fp
 8004850:	fb03 f202 	mul.w	r2, r3, r2
 8004854:	2300      	movs	r3, #0
 8004856:	4651      	mov	r1, sl
 8004858:	fb01 f303 	mul.w	r3, r1, r3
 800485c:	4413      	add	r3, r2
 800485e:	4a4b      	ldr	r2, [pc, #300]	@ (800498c <dmp_set_gyro_bias+0x210>)
 8004860:	4651      	mov	r1, sl
 8004862:	fba1 8902 	umull	r8, r9, r1, r2
 8004866:	444b      	add	r3, r9
 8004868:	4699      	mov	r9, r3
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004876:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800487a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800487e:	4613      	mov	r3, r2
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8004882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004884:	17da      	asrs	r2, r3, #31
 8004886:	603b      	str	r3, [r7, #0]
 8004888:	607a      	str	r2, [r7, #4]
 800488a:	4b40      	ldr	r3, [pc, #256]	@ (800498c <dmp_set_gyro_bias+0x210>)
 800488c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004890:	464a      	mov	r2, r9
 8004892:	fb03 f202 	mul.w	r2, r3, r2
 8004896:	2300      	movs	r3, #0
 8004898:	4641      	mov	r1, r8
 800489a:	fb01 f303 	mul.w	r3, r1, r3
 800489e:	4413      	add	r3, r2
 80048a0:	4a3a      	ldr	r2, [pc, #232]	@ (800498c <dmp_set_gyro_bias+0x210>)
 80048a2:	4641      	mov	r1, r8
 80048a4:	fba1 4502 	umull	r4, r5, r1, r2
 80048a8:	442b      	add	r3, r5
 80048aa:	461d      	mov	r5, r3
 80048ac:	f04f 0200 	mov.w	r2, #0
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	0fa2      	lsrs	r2, r4, #30
 80048b6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80048ba:	17ab      	asrs	r3, r5, #30
 80048bc:	4613      	mov	r3, r2
 80048be:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80048c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c2:	161b      	asrs	r3, r3, #24
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80048ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048cc:	141b      	asrs	r3, r3, #16
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	121b      	asrs	r3, r3, #8
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80048e6:	f107 0320 	add.w	r3, r7, #32
 80048ea:	461a      	mov	r2, r3
 80048ec:	2104      	movs	r1, #4
 80048ee:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80048f2:	f7ff fc8d 	bl	8004210 <mpu_write_mem>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <dmp_set_gyro_bias+0x186>
        return -1;
 80048fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004900:	e03c      	b.n	800497c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	161b      	asrs	r3, r3, #24
 8004906:	b2db      	uxtb	r3, r3
 8004908:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800490c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490e:	141b      	asrs	r3, r3, #16
 8004910:	b2db      	uxtb	r3, r3
 8004912:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	121b      	asrs	r3, r3, #8
 800491a:	b2db      	uxtb	r3, r3
 800491c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8004920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004922:	b2db      	uxtb	r3, r3
 8004924:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8004928:	f107 0320 	add.w	r3, r7, #32
 800492c:	461a      	mov	r2, r3
 800492e:	2104      	movs	r1, #4
 8004930:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8004934:	f7ff fc6c 	bl	8004210 <mpu_write_mem>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <dmp_set_gyro_bias+0x1c8>
        return -1;
 800493e:	f04f 33ff 	mov.w	r3, #4294967295
 8004942:	e01b      	b.n	800497c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8004944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004946:	161b      	asrs	r3, r3, #24
 8004948:	b2db      	uxtb	r3, r3
 800494a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 800494e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004950:	141b      	asrs	r3, r3, #16
 8004952:	b2db      	uxtb	r3, r3
 8004954:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8004958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800495a:	121b      	asrs	r3, r3, #8
 800495c:	b2db      	uxtb	r3, r3
 800495e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8004962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004964:	b2db      	uxtb	r3, r3
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800496a:	f107 0320 	add.w	r3, r7, #32
 800496e:	461a      	mov	r2, r3
 8004970:	2104      	movs	r1, #4
 8004972:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8004976:	f7ff fc4b 	bl	8004210 <mpu_write_mem>
 800497a:	4603      	mov	r3, r0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3730      	adds	r7, #48	@ 0x30
 8004980:	46bd      	mov	sp, r7
 8004982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004986:	bf00      	nop
 8004988:	20000118 	.word	0x20000118
 800498c:	02cae309 	.word	0x02cae309

08004990 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004994:	b094      	sub	sp, #80	@ 0x50
 8004996:	af00      	add	r7, sp, #0
 8004998:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800499a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fe fa58 	bl	8002e54 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 80049a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	2200      	movs	r2, #0
 80049aa:	613b      	str	r3, [r7, #16]
 80049ac:	617a      	str	r2, [r7, #20]
 80049ae:	f04f 0200 	mov.w	r2, #0
 80049b2:	f04f 0300 	mov.w	r3, #0
 80049b6:	6979      	ldr	r1, [r7, #20]
 80049b8:	03cb      	lsls	r3, r1, #15
 80049ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049be:	4684      	mov	ip, r0
 80049c0:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 80049c4:	4601      	mov	r1, r0
 80049c6:	03ca      	lsls	r2, r1, #15
 80049c8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 80049cc:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 80049ce:	4b72      	ldr	r3, [pc, #456]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 80049d0:	891b      	ldrh	r3, [r3, #8]
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049da:	4413      	add	r3, r2
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 80049e0:	4b6d      	ldr	r3, [pc, #436]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 80049e2:	891b      	ldrh	r3, [r3, #8]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 80049ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049ee:	425b      	negs	r3, r3
 80049f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80049f2:	4b69      	ldr	r3, [pc, #420]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 80049f4:	891b      	ldrh	r3, [r3, #8]
 80049f6:	08db      	lsrs	r3, r3, #3
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a02:	4413      	add	r3, r2
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8004a08:	4b63      	ldr	r3, [pc, #396]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 8004a0a:	891b      	ldrh	r3, [r3, #8]
 8004a0c:	f003 0320 	and.w	r3, r3, #32
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8004a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a16:	425b      	negs	r3, r3
 8004a18:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004a1a:	4b5f      	ldr	r3, [pc, #380]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 8004a1c:	891b      	ldrh	r3, [r3, #8]
 8004a1e:	099b      	lsrs	r3, r3, #6
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a2a:	4413      	add	r3, r2
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8004a30:	4b59      	ldr	r3, [pc, #356]	@ (8004b98 <dmp_set_accel_bias+0x208>)
 8004a32:	891b      	ldrh	r3, [r3, #8]
 8004a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8004a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a3e:	425b      	negs	r3, r3
 8004a40:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8004a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a44:	17da      	asrs	r2, r3, #31
 8004a46:	61bb      	str	r3, [r7, #24]
 8004a48:	61fa      	str	r2, [r7, #28]
 8004a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a4c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a50:	460a      	mov	r2, r1
 8004a52:	fb02 f203 	mul.w	r2, r2, r3
 8004a56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a58:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004a5c:	4601      	mov	r1, r0
 8004a5e:	fb01 f303 	mul.w	r3, r1, r3
 8004a62:	4413      	add	r3, r2
 8004a64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a66:	69b9      	ldr	r1, [r7, #24]
 8004a68:	fba2 ab01 	umull	sl, fp, r2, r1
 8004a6c:	445b      	add	r3, fp
 8004a6e:	469b      	mov	fp, r3
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004a7c:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004a80:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8004a84:	4613      	mov	r3, r2
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004a88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a8a:	17da      	asrs	r2, r3, #31
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	60fa      	str	r2, [r7, #12]
 8004a90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a92:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004a96:	465a      	mov	r2, fp
 8004a98:	fb02 f203 	mul.w	r2, r2, r3
 8004a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a9e:	4651      	mov	r1, sl
 8004aa0:	fb01 f303 	mul.w	r3, r1, r3
 8004aa4:	4413      	add	r3, r2
 8004aa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	fba2 8901 	umull	r8, r9, r2, r1
 8004aae:	444b      	add	r3, r9
 8004ab0:	4699      	mov	r9, r3
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004abe:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8004ac2:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004aca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004acc:	17da      	asrs	r2, r3, #31
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	607a      	str	r2, [r7, #4]
 8004ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ad4:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004ad8:	464a      	mov	r2, r9
 8004ada:	fb02 f203 	mul.w	r2, r2, r3
 8004ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ae0:	4641      	mov	r1, r8
 8004ae2:	fb01 f303 	mul.w	r3, r1, r3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aea:	4641      	mov	r1, r8
 8004aec:	fba2 4501 	umull	r4, r5, r2, r1
 8004af0:	442b      	add	r3, r5
 8004af2:	461d      	mov	r5, r3
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	0fa2      	lsrs	r2, r4, #30
 8004afe:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004b02:	17ab      	asrs	r3, r5, #30
 8004b04:	4613      	mov	r3, r2
 8004b06:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8004b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b0a:	161b      	asrs	r3, r3, #24
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8004b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b14:	141b      	asrs	r3, r3, #16
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b1e:	121b      	asrs	r3, r3, #8
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8004b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8004b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b30:	161b      	asrs	r3, r3, #24
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8004b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b3a:	141b      	asrs	r3, r3, #16
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8004b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b44:	121b      	asrs	r3, r3, #8
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8004b4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8004b54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b56:	161b      	asrs	r3, r3, #24
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004b5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b60:	141b      	asrs	r3, r3, #16
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b6a:	121b      	asrs	r3, r3, #8
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8004b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004b7a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004b7e:	461a      	mov	r2, r3
 8004b80:	210c      	movs	r1, #12
 8004b82:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8004b86:	f7ff fb43 	bl	8004210 <mpu_write_mem>
 8004b8a:	4603      	mov	r3, r0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3750      	adds	r7, #80	@ 0x50
 8004b90:	46bd      	mov	sp, r7
 8004b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b96:	bf00      	nop
 8004b98:	20000118 	.word	0x20000118

08004b9c <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b088      	sub	sp, #32
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8004ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8004c24 <dmp_set_fifo_rate+0x88>)
 8004ba8:	f107 0310 	add.w	r3, r7, #16
 8004bac:	ca07      	ldmia	r2, {r0, r1, r2}
 8004bae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8004bb2:	88fb      	ldrh	r3, [r7, #6]
 8004bb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8004bb6:	d902      	bls.n	8004bbe <dmp_set_fifo_rate+0x22>
        return -1;
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbc:	e02e      	b.n	8004c1c <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004bbe:	88fb      	ldrh	r3, [r7, #6]
 8004bc0:	22c8      	movs	r2, #200	@ 0xc8
 8004bc2:	fb92 f3f3 	sdiv	r3, r2, r3
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004bcc:	8bfb      	ldrh	r3, [r7, #30]
 8004bce:	0a1b      	lsrs	r3, r3, #8
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8004bd6:	8bfb      	ldrh	r3, [r7, #30]
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004bdc:	f107 0308 	add.w	r3, r7, #8
 8004be0:	461a      	mov	r2, r3
 8004be2:	2102      	movs	r1, #2
 8004be4:	f240 2016 	movw	r0, #534	@ 0x216
 8004be8:	f7ff fb12 	bl	8004210 <mpu_write_mem>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <dmp_set_fifo_rate+0x5c>
        return -1;
 8004bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf6:	e011      	b.n	8004c1c <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004bf8:	f107 0310 	add.w	r3, r7, #16
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	210c      	movs	r1, #12
 8004c00:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8004c04:	f7ff fb04 	bl	8004210 <mpu_write_mem>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <dmp_set_fifo_rate+0x78>
        return -1;
 8004c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c12:	e003      	b.n	8004c1c <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004c14:	4a04      	ldr	r2, [pc, #16]	@ (8004c28 <dmp_set_fifo_rate+0x8c>)
 8004c16:	88fb      	ldrh	r3, [r7, #6]
 8004c18:	8193      	strh	r3, [r2, #12]
    return 0;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3720      	adds	r7, #32
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	0800a890 	.word	0x0800a890
 8004c28:	20000118 	.word	0x20000118

08004c2c <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	460a      	mov	r2, r1
 8004c36:	71fb      	strb	r3, [r7, #7]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004c3c:	79fb      	ldrb	r3, [r7, #7]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <dmp_set_tap_thresh+0x22>
 8004c46:	88bb      	ldrh	r3, [r7, #4]
 8004c48:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004c4c:	d902      	bls.n	8004c54 <dmp_set_tap_thresh+0x28>
        return -1;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c52:	e107      	b.n	8004e64 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004c54:	88bb      	ldrh	r3, [r7, #4]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7fc f858 	bl	8000d0c <__aeabi_ui2f>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	4983      	ldr	r1, [pc, #524]	@ (8004e6c <dmp_set_tap_thresh+0x240>)
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7fc f95f 	bl	8000f24 <__aeabi_fdiv>
 8004c66:	4603      	mov	r3, r0
 8004c68:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004c6a:	f107 030b 	add.w	r3, r7, #11
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fd feec 	bl	8002a4c <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004c74:	7afb      	ldrb	r3, [r7, #11]
 8004c76:	3b02      	subs	r3, #2
 8004c78:	2b0e      	cmp	r3, #14
 8004c7a:	d879      	bhi.n	8004d70 <dmp_set_tap_thresh+0x144>
 8004c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c84 <dmp_set_tap_thresh+0x58>)
 8004c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c82:	bf00      	nop
 8004c84:	08004cc1 	.word	0x08004cc1
 8004c88:	08004d71 	.word	0x08004d71
 8004c8c:	08004ced 	.word	0x08004ced
 8004c90:	08004d71 	.word	0x08004d71
 8004c94:	08004d71 	.word	0x08004d71
 8004c98:	08004d71 	.word	0x08004d71
 8004c9c:	08004d19 	.word	0x08004d19
 8004ca0:	08004d71 	.word	0x08004d71
 8004ca4:	08004d71 	.word	0x08004d71
 8004ca8:	08004d71 	.word	0x08004d71
 8004cac:	08004d71 	.word	0x08004d71
 8004cb0:	08004d71 	.word	0x08004d71
 8004cb4:	08004d71 	.word	0x08004d71
 8004cb8:	08004d71 	.word	0x08004d71
 8004cbc:	08004d45 	.word	0x08004d45
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004cc0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8004cc4:	6938      	ldr	r0, [r7, #16]
 8004cc6:	f7fc f879 	bl	8000dbc <__aeabi_fmul>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7fc fa61 	bl	8001194 <__aeabi_f2uiz>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8004cd6:	4966      	ldr	r1, [pc, #408]	@ (8004e70 <dmp_set_tap_thresh+0x244>)
 8004cd8:	6938      	ldr	r0, [r7, #16]
 8004cda:	f7fc f86f 	bl	8000dbc <__aeabi_fmul>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fc fa57 	bl	8001194 <__aeabi_f2uiz>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	82bb      	strh	r3, [r7, #20]
        break;
 8004cea:	e044      	b.n	8004d76 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004cec:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004cf0:	6938      	ldr	r0, [r7, #16]
 8004cf2:	f7fc f863 	bl	8000dbc <__aeabi_fmul>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7fc fa4b 	bl	8001194 <__aeabi_f2uiz>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004d02:	495c      	ldr	r1, [pc, #368]	@ (8004e74 <dmp_set_tap_thresh+0x248>)
 8004d04:	6938      	ldr	r0, [r7, #16]
 8004d06:	f7fc f859 	bl	8000dbc <__aeabi_fmul>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fc fa41 	bl	8001194 <__aeabi_f2uiz>
 8004d12:	4603      	mov	r3, r0
 8004d14:	82bb      	strh	r3, [r7, #20]
        break;
 8004d16:	e02e      	b.n	8004d76 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004d18:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8004d1c:	6938      	ldr	r0, [r7, #16]
 8004d1e:	f7fc f84d 	bl	8000dbc <__aeabi_fmul>
 8004d22:	4603      	mov	r3, r0
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fc fa35 	bl	8001194 <__aeabi_f2uiz>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004d2e:	4952      	ldr	r1, [pc, #328]	@ (8004e78 <dmp_set_tap_thresh+0x24c>)
 8004d30:	6938      	ldr	r0, [r7, #16]
 8004d32:	f7fc f843 	bl	8000dbc <__aeabi_fmul>
 8004d36:	4603      	mov	r3, r0
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7fc fa2b 	bl	8001194 <__aeabi_f2uiz>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	82bb      	strh	r3, [r7, #20]
        break;
 8004d42:	e018      	b.n	8004d76 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004d44:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8004d48:	6938      	ldr	r0, [r7, #16]
 8004d4a:	f7fc f837 	bl	8000dbc <__aeabi_fmul>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fc fa1f 	bl	8001194 <__aeabi_f2uiz>
 8004d56:	4603      	mov	r3, r0
 8004d58:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004d5a:	4948      	ldr	r1, [pc, #288]	@ (8004e7c <dmp_set_tap_thresh+0x250>)
 8004d5c:	6938      	ldr	r0, [r7, #16]
 8004d5e:	f7fc f82d 	bl	8000dbc <__aeabi_fmul>
 8004d62:	4603      	mov	r3, r0
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fc fa15 	bl	8001194 <__aeabi_f2uiz>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	82bb      	strh	r3, [r7, #20]
        break;
 8004d6e:	e002      	b.n	8004d76 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004d70:	f04f 33ff 	mov.w	r3, #4294967295
 8004d74:	e076      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004d76:	8afb      	ldrh	r3, [r7, #22]
 8004d78:	0a1b      	lsrs	r3, r3, #8
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004d80:	8afb      	ldrh	r3, [r7, #22]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004d86:	8abb      	ldrh	r3, [r7, #20]
 8004d88:	0a1b      	lsrs	r3, r3, #8
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004d90:	8abb      	ldrh	r3, [r7, #20]
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004d96:	79fb      	ldrb	r3, [r7, #7]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d01c      	beq.n	8004dda <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004da0:	f107 030c 	add.w	r3, r7, #12
 8004da4:	461a      	mov	r2, r3
 8004da6:	2102      	movs	r1, #2
 8004da8:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004dac:	f7ff fa30 	bl	8004210 <mpu_write_mem>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <dmp_set_tap_thresh+0x190>
            return -1;
 8004db6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dba:	e053      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004dbc:	f107 030c 	add.w	r3, r7, #12
 8004dc0:	3302      	adds	r3, #2
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	2102      	movs	r1, #2
 8004dc6:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004dca:	f7ff fa21 	bl	8004210 <mpu_write_mem>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd8:	e044      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01c      	beq.n	8004e1e <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004de4:	f107 030c 	add.w	r3, r7, #12
 8004de8:	461a      	mov	r2, r3
 8004dea:	2102      	movs	r1, #2
 8004dec:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004df0:	f7ff fa0e 	bl	8004210 <mpu_write_mem>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8004dfe:	e031      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004e00:	f107 030c 	add.w	r3, r7, #12
 8004e04:	3302      	adds	r3, #2
 8004e06:	461a      	mov	r2, r3
 8004e08:	2102      	movs	r1, #2
 8004e0a:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004e0e:	f7ff f9ff 	bl	8004210 <mpu_write_mem>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004e18:	f04f 33ff 	mov.w	r3, #4294967295
 8004e1c:	e022      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004e1e:	79fb      	ldrb	r3, [r7, #7]
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01c      	beq.n	8004e62 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004e28:	f107 030c 	add.w	r3, r7, #12
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	2102      	movs	r1, #2
 8004e30:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8004e34:	f7ff f9ec 	bl	8004210 <mpu_write_mem>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <dmp_set_tap_thresh+0x218>
            return -1;
 8004e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e42:	e00f      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004e44:	f107 030c 	add.w	r3, r7, #12
 8004e48:	3302      	adds	r3, #2
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	2102      	movs	r1, #2
 8004e4e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004e52:	f7ff f9dd 	bl	8004210 <mpu_write_mem>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <dmp_set_tap_thresh+0x236>
            return -1;
 8004e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e60:	e000      	b.n	8004e64 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	43480000 	.word	0x43480000
 8004e70:	46400000 	.word	0x46400000
 8004e74:	45c00000 	.word	0x45c00000
 8004e78:	45400000 	.word	0x45400000
 8004e7c:	44c00000 	.word	0x44c00000

08004e80 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d004      	beq.n	8004ea2 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
 8004e9a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004ea2:	79fb      	ldrb	r3, [r7, #7]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d004      	beq.n	8004eb6 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	f043 030c 	orr.w	r3, r3, #12
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d004      	beq.n	8004eca <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004ec0:	7bfb      	ldrb	r3, [r7, #15]
 8004ec2:	f043 0303 	orr.w	r3, r3, #3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004eca:	f107 030f 	add.w	r3, r7, #15
 8004ece:	461a      	mov	r2, r3
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004ed6:	f7ff f99b 	bl	8004210 <mpu_write_mem>
 8004eda:	4603      	mov	r3, r0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	4603      	mov	r3, r0
 8004eec:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d102      	bne.n	8004efa <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	71fb      	strb	r3, [r7, #7]
 8004ef8:	e004      	b.n	8004f04 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d901      	bls.n	8004f04 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004f00:	2304      	movs	r3, #4
 8004f02:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004f04:	79fb      	ldrb	r3, [r7, #7]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004f0c:	f107 030f 	add.w	r3, r7, #15
 8004f10:	461a      	mov	r2, r3
 8004f12:	2101      	movs	r1, #1
 8004f14:	f240 104f 	movw	r0, #335	@ 0x14f
 8004f18:	f7ff f97a 	bl	8004210 <mpu_write_mem>
 8004f1c:	4603      	mov	r3, r0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
	...

08004f28 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004f32:	88fb      	ldrh	r3, [r7, #6]
 8004f34:	4a0c      	ldr	r2, [pc, #48]	@ (8004f68 <dmp_set_tap_time+0x40>)
 8004f36:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3a:	089b      	lsrs	r3, r3, #2
 8004f3c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004f3e:	89fb      	ldrh	r3, [r7, #14]
 8004f40:	0a1b      	lsrs	r3, r3, #8
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004f48:	89fb      	ldrh	r3, [r7, #14]
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004f4e:	f107 030c 	add.w	r3, r7, #12
 8004f52:	461a      	mov	r2, r3
 8004f54:	2102      	movs	r1, #2
 8004f56:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004f5a:	f7ff f959 	bl	8004210 <mpu_write_mem>
 8004f5e:	4603      	mov	r3, r0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	cccccccd 	.word	0xcccccccd

08004f6c <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	4a0c      	ldr	r2, [pc, #48]	@ (8004fac <dmp_set_tap_time_multi+0x40>)
 8004f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7e:	089b      	lsrs	r3, r3, #2
 8004f80:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004f82:	89fb      	ldrh	r3, [r7, #14]
 8004f84:	0a1b      	lsrs	r3, r3, #8
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004f8c:	89fb      	ldrh	r3, [r7, #14]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004f92:	f107 030c 	add.w	r3, r7, #12
 8004f96:	461a      	mov	r2, r3
 8004f98:	2102      	movs	r1, #2
 8004f9a:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004f9e:	f7ff f937 	bl	8004210 <mpu_write_mem>
 8004fa2:	4603      	mov	r3, r0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3710      	adds	r7, #16
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	cccccccd 	.word	0xcccccccd

08004fb0 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a13      	ldr	r2, [pc, #76]	@ (800500c <dmp_set_shake_reject_thresh+0x5c>)
 8004fc0:	fb82 1203 	smull	r1, r2, r2, r3
 8004fc4:	1192      	asrs	r2, r2, #6
 8004fc6:	17db      	asrs	r3, r3, #31
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	887a      	ldrh	r2, [r7, #2]
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	161b      	asrs	r3, r3, #24
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	141b      	asrs	r3, r3, #16
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	121b      	asrs	r3, r3, #8
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004ff0:	f107 0308 	add.w	r3, r7, #8
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	2104      	movs	r1, #4
 8004ff8:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004ffc:	f7ff f908 	bl	8004210 <mpu_write_mem>
 8005000:	4603      	mov	r3, r0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	10624dd3 	.word	0x10624dd3

08005010 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800501a:	88fb      	ldrh	r3, [r7, #6]
 800501c:	4a0c      	ldr	r2, [pc, #48]	@ (8005050 <dmp_set_shake_reject_time+0x40>)
 800501e:	fba2 2303 	umull	r2, r3, r2, r3
 8005022:	089b      	lsrs	r3, r3, #2
 8005024:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8005026:	88fb      	ldrh	r3, [r7, #6]
 8005028:	0a1b      	lsrs	r3, r3, #8
 800502a:	b29b      	uxth	r3, r3
 800502c:	b2db      	uxtb	r3, r3
 800502e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8005030:	88fb      	ldrh	r3, [r7, #6]
 8005032:	b2db      	uxtb	r3, r3
 8005034:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8005036:	f107 030c 	add.w	r3, r7, #12
 800503a:	461a      	mov	r2, r3
 800503c:	2102      	movs	r1, #2
 800503e:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8005042:	f7ff f8e5 	bl	8004210 <mpu_write_mem>
 8005046:	4603      	mov	r3, r0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	cccccccd 	.word	0xcccccccd

08005054 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	4603      	mov	r3, r0
 800505c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	4a0c      	ldr	r2, [pc, #48]	@ (8005094 <dmp_set_shake_reject_timeout+0x40>)
 8005062:	fba2 2303 	umull	r2, r3, r2, r3
 8005066:	089b      	lsrs	r3, r3, #2
 8005068:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800506a:	88fb      	ldrh	r3, [r7, #6]
 800506c:	0a1b      	lsrs	r3, r3, #8
 800506e:	b29b      	uxth	r3, r3
 8005070:	b2db      	uxtb	r3, r3
 8005072:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8005074:	88fb      	ldrh	r3, [r7, #6]
 8005076:	b2db      	uxtb	r3, r3
 8005078:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800507a:	f107 030c 	add.w	r3, r7, #12
 800507e:	461a      	mov	r2, r3
 8005080:	2102      	movs	r1, #2
 8005082:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8005086:	f7ff f8c3 	bl	8004210 <mpu_write_mem>
 800508a:	4603      	mov	r3, r0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	cccccccd 	.word	0xcccccccd

08005098 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80050a2:	2302      	movs	r3, #2
 80050a4:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80050a6:	23ca      	movs	r3, #202	@ 0xca
 80050a8:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80050aa:	23e3      	movs	r3, #227	@ 0xe3
 80050ac:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80050ae:	2309      	movs	r3, #9
 80050b0:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80050b2:	f107 030c 	add.w	r3, r7, #12
 80050b6:	461a      	mov	r2, r3
 80050b8:	2104      	movs	r1, #4
 80050ba:	2068      	movs	r0, #104	@ 0x68
 80050bc:	f7ff f8a8 	bl	8004210 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80050c0:	23a3      	movs	r3, #163	@ 0xa3
 80050c2:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80050c4:	88fb      	ldrh	r3, [r7, #6]
 80050c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d006      	beq.n	80050dc <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80050ce:	23c0      	movs	r3, #192	@ 0xc0
 80050d0:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80050d2:	23c8      	movs	r3, #200	@ 0xc8
 80050d4:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80050d6:	23c2      	movs	r3, #194	@ 0xc2
 80050d8:	73fb      	strb	r3, [r7, #15]
 80050da:	e005      	b.n	80050e8 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80050dc:	23a3      	movs	r3, #163	@ 0xa3
 80050de:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80050e0:	23a3      	movs	r3, #163	@ 0xa3
 80050e2:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80050e4:	23a3      	movs	r3, #163	@ 0xa3
 80050e6:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80050e8:	88fb      	ldrh	r3, [r7, #6]
 80050ea:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d006      	beq.n	8005100 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80050f2:	23c4      	movs	r3, #196	@ 0xc4
 80050f4:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80050f6:	23cc      	movs	r3, #204	@ 0xcc
 80050f8:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80050fa:	23c6      	movs	r3, #198	@ 0xc6
 80050fc:	74bb      	strb	r3, [r7, #18]
 80050fe:	e005      	b.n	800510c <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8005100:	23a3      	movs	r3, #163	@ 0xa3
 8005102:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8005104:	23a3      	movs	r3, #163	@ 0xa3
 8005106:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8005108:	23a3      	movs	r3, #163	@ 0xa3
 800510a:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800510c:	23a3      	movs	r3, #163	@ 0xa3
 800510e:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8005110:	23a3      	movs	r3, #163	@ 0xa3
 8005112:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8005114:	23a3      	movs	r3, #163	@ 0xa3
 8005116:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8005118:	f107 030c 	add.w	r3, r7, #12
 800511c:	461a      	mov	r2, r3
 800511e:	210a      	movs	r1, #10
 8005120:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8005124:	f7ff f874 	bl	8004210 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005128:	88fb      	ldrh	r3, [r7, #6]
 800512a:	f003 0303 	and.w	r3, r3, #3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8005132:	2320      	movs	r3, #32
 8005134:	733b      	strb	r3, [r7, #12]
 8005136:	e001      	b.n	800513c <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8005138:	23d8      	movs	r3, #216	@ 0xd8
 800513a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 800513c:	f107 030c 	add.w	r3, r7, #12
 8005140:	461a      	mov	r2, r3
 8005142:	2101      	movs	r1, #1
 8005144:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8005148:	f7ff f862 	bl	8004210 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800514c:	88fb      	ldrh	r3, [r7, #6]
 800514e:	f003 0320 	and.w	r3, r3, #32
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8005156:	2001      	movs	r0, #1
 8005158:	f000 f8c6 	bl	80052e8 <dmp_enable_gyro_cal>
 800515c:	e002      	b.n	8005164 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800515e:	2000      	movs	r0, #0
 8005160:	f000 f8c2 	bl	80052e8 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8005164:	88fb      	ldrh	r3, [r7, #6]
 8005166:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01d      	beq.n	80051aa <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005174:	2b00      	cmp	r3, #0
 8005176:	d008      	beq.n	800518a <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8005178:	23b2      	movs	r3, #178	@ 0xb2
 800517a:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800517c:	238b      	movs	r3, #139	@ 0x8b
 800517e:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8005180:	23b6      	movs	r3, #182	@ 0xb6
 8005182:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8005184:	239b      	movs	r3, #155	@ 0x9b
 8005186:	73fb      	strb	r3, [r7, #15]
 8005188:	e007      	b.n	800519a <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800518a:	23b0      	movs	r3, #176	@ 0xb0
 800518c:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800518e:	2380      	movs	r3, #128	@ 0x80
 8005190:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8005192:	23b4      	movs	r3, #180	@ 0xb4
 8005194:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8005196:	2390      	movs	r3, #144	@ 0x90
 8005198:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800519a:	f107 030c 	add.w	r3, r7, #12
 800519e:	461a      	mov	r2, r3
 80051a0:	2104      	movs	r1, #4
 80051a2:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80051a6:	f7ff f833 	bl	8004210 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80051aa:	88fb      	ldrh	r3, [r7, #6]
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d025      	beq.n	8005200 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80051b4:	23f8      	movs	r3, #248	@ 0xf8
 80051b6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80051b8:	f107 030c 	add.w	r3, r7, #12
 80051bc:	461a      	mov	r2, r3
 80051be:	2101      	movs	r1, #1
 80051c0:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80051c4:	f7ff f824 	bl	8004210 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80051c8:	21fa      	movs	r1, #250	@ 0xfa
 80051ca:	2007      	movs	r0, #7
 80051cc:	f7ff fd2e 	bl	8004c2c <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80051d0:	2007      	movs	r0, #7
 80051d2:	f7ff fe55 	bl	8004e80 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80051d6:	2001      	movs	r0, #1
 80051d8:	f7ff fe84 	bl	8004ee4 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80051dc:	2064      	movs	r0, #100	@ 0x64
 80051de:	f7ff fea3 	bl	8004f28 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80051e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80051e6:	f7ff fec1 	bl	8004f6c <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80051ea:	21c8      	movs	r1, #200	@ 0xc8
 80051ec:	483c      	ldr	r0, [pc, #240]	@ (80052e0 <dmp_enable_feature+0x248>)
 80051ee:	f7ff fedf 	bl	8004fb0 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80051f2:	2028      	movs	r0, #40	@ 0x28
 80051f4:	f7ff ff0c 	bl	8005010 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80051f8:	200a      	movs	r0, #10
 80051fa:	f7ff ff2b 	bl	8005054 <dmp_set_shake_reject_timeout>
 80051fe:	e009      	b.n	8005214 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8005200:	23d8      	movs	r3, #216	@ 0xd8
 8005202:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8005204:	f107 030c 	add.w	r3, r7, #12
 8005208:	461a      	mov	r2, r3
 800520a:	2101      	movs	r1, #1
 800520c:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8005210:	f7fe fffe 	bl	8004210 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8005214:	88fb      	ldrh	r3, [r7, #6]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800521e:	23d9      	movs	r3, #217	@ 0xd9
 8005220:	733b      	strb	r3, [r7, #12]
 8005222:	e001      	b.n	8005228 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8005224:	23d8      	movs	r3, #216	@ 0xd8
 8005226:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8005228:	f107 030c 	add.w	r3, r7, #12
 800522c:	461a      	mov	r2, r3
 800522e:	2101      	movs	r1, #1
 8005230:	f240 703d 	movw	r0, #1853	@ 0x73d
 8005234:	f7fe ffec 	bl	8004210 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8005238:	88fb      	ldrh	r3, [r7, #6]
 800523a:	f003 0304 	and.w	r3, r3, #4
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8005242:	2001      	movs	r0, #1
 8005244:	f000 f880 	bl	8005348 <dmp_enable_lp_quat>
 8005248:	e002      	b.n	8005250 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800524a:	2000      	movs	r0, #0
 800524c:	f000 f87c 	bl	8005348 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8005250:	88fb      	ldrh	r3, [r7, #6]
 8005252:	f003 0310 	and.w	r3, r3, #16
 8005256:	2b00      	cmp	r3, #0
 8005258:	d003      	beq.n	8005262 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800525a:	2001      	movs	r0, #1
 800525c:	f000 f89b 	bl	8005396 <dmp_enable_6x_lp_quat>
 8005260:	e002      	b.n	8005268 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8005262:	2000      	movs	r0, #0
 8005264:	f000 f897 	bl	8005396 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8005268:	88fb      	ldrh	r3, [r7, #6]
 800526a:	f043 0308 	orr.w	r3, r3, #8
 800526e:	b29a      	uxth	r2, r3
 8005270:	4b1c      	ldr	r3, [pc, #112]	@ (80052e4 <dmp_enable_feature+0x24c>)
 8005272:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8005274:	f7fd f9e6 	bl	8002644 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8005278:	4b1a      	ldr	r3, [pc, #104]	@ (80052e4 <dmp_enable_feature+0x24c>)
 800527a:	2200      	movs	r2, #0
 800527c:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8005288:	4b16      	ldr	r3, [pc, #88]	@ (80052e4 <dmp_enable_feature+0x24c>)
 800528a:	7b9b      	ldrb	r3, [r3, #14]
 800528c:	3306      	adds	r3, #6
 800528e:	b2da      	uxtb	r2, r3
 8005290:	4b14      	ldr	r3, [pc, #80]	@ (80052e4 <dmp_enable_feature+0x24c>)
 8005292:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8005294:	88fb      	ldrh	r3, [r7, #6]
 8005296:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800529e:	4b11      	ldr	r3, [pc, #68]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052a0:	7b9b      	ldrb	r3, [r3, #14]
 80052a2:	3306      	adds	r3, #6
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	4b0f      	ldr	r3, [pc, #60]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052a8:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80052aa:	88fb      	ldrh	r3, [r7, #6]
 80052ac:	f003 0314 	and.w	r3, r3, #20
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80052b4:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052b6:	7b9b      	ldrb	r3, [r3, #14]
 80052b8:	3310      	adds	r3, #16
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	4b09      	ldr	r3, [pc, #36]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052be:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80052c0:	88fb      	ldrh	r3, [r7, #6]
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d005      	beq.n	80052d6 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80052ca:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052cc:	7b9b      	ldrb	r3, [r3, #14]
 80052ce:	3304      	adds	r3, #4
 80052d0:	b2da      	uxtb	r2, r3
 80052d2:	4b04      	ldr	r3, [pc, #16]	@ (80052e4 <dmp_enable_feature+0x24c>)
 80052d4:	739a      	strb	r2, [r3, #14]

    return 0;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3718      	adds	r7, #24
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	02cae309 	.word	0x02cae309
 80052e4:	20000118 	.word	0x20000118

080052e8 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80052f2:	79fb      	ldrb	r3, [r7, #7]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00f      	beq.n	8005318 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80052f8:	4a11      	ldr	r2, [pc, #68]	@ (8005340 <dmp_enable_gyro_cal+0x58>)
 80052fa:	f107 0314 	add.w	r3, r7, #20
 80052fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8005300:	c303      	stmia	r3!, {r0, r1}
 8005302:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8005304:	f107 0314 	add.w	r3, r7, #20
 8005308:	461a      	mov	r2, r3
 800530a:	2109      	movs	r1, #9
 800530c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005310:	f7fe ff7e 	bl	8004210 <mpu_write_mem>
 8005314:	4603      	mov	r3, r0
 8005316:	e00e      	b.n	8005336 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8005318:	4a0a      	ldr	r2, [pc, #40]	@ (8005344 <dmp_enable_gyro_cal+0x5c>)
 800531a:	f107 0308 	add.w	r3, r7, #8
 800531e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005320:	c303      	stmia	r3!, {r0, r1}
 8005322:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8005324:	f107 0308 	add.w	r3, r7, #8
 8005328:	461a      	mov	r2, r3
 800532a:	2109      	movs	r1, #9
 800532c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005330:	f7fe ff6e 	bl	8004210 <mpu_write_mem>
 8005334:	4603      	mov	r3, r0
    }
}
 8005336:	4618      	mov	r0, r3
 8005338:	3720      	adds	r7, #32
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	0800a89c 	.word	0x0800a89c
 8005344:	0800a8a8 	.word	0x0800a8a8

08005348 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005352:	79fb      	ldrb	r3, [r7, #7]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d008      	beq.n	800536a <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8005358:	23c0      	movs	r3, #192	@ 0xc0
 800535a:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800535c:	23c2      	movs	r3, #194	@ 0xc2
 800535e:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8005360:	23c4      	movs	r3, #196	@ 0xc4
 8005362:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8005364:	23c6      	movs	r3, #198	@ 0xc6
 8005366:	73fb      	strb	r3, [r7, #15]
 8005368:	e006      	b.n	8005378 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800536a:	f107 030c 	add.w	r3, r7, #12
 800536e:	2204      	movs	r2, #4
 8005370:	218b      	movs	r1, #139	@ 0x8b
 8005372:	4618      	mov	r0, r3
 8005374:	f004 fcca 	bl	8009d0c <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8005378:	f107 030c 	add.w	r3, r7, #12
 800537c:	461a      	mov	r2, r3
 800537e:	2104      	movs	r1, #4
 8005380:	f640 2098 	movw	r0, #2712	@ 0xa98
 8005384:	f7fe ff44 	bl	8004210 <mpu_write_mem>

    return mpu_reset_fifo();
 8005388:	f7fd f95c 	bl	8002644 <mpu_reset_fifo>
 800538c:	4603      	mov	r3, r0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b084      	sub	sp, #16
 800539a:	af00      	add	r7, sp, #0
 800539c:	4603      	mov	r3, r0
 800539e:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80053a0:	79fb      	ldrb	r3, [r7, #7]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d008      	beq.n	80053b8 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80053a6:	2320      	movs	r3, #32
 80053a8:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80053aa:	2328      	movs	r3, #40	@ 0x28
 80053ac:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80053ae:	2330      	movs	r3, #48	@ 0x30
 80053b0:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80053b2:	2338      	movs	r3, #56	@ 0x38
 80053b4:	73fb      	strb	r3, [r7, #15]
 80053b6:	e006      	b.n	80053c6 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80053b8:	f107 030c 	add.w	r3, r7, #12
 80053bc:	2204      	movs	r2, #4
 80053be:	21a3      	movs	r1, #163	@ 0xa3
 80053c0:	4618      	mov	r0, r3
 80053c2:	f004 fca3 	bl	8009d0c <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80053c6:	f107 030c 	add.w	r3, r7, #12
 80053ca:	461a      	mov	r2, r3
 80053cc:	2104      	movs	r1, #4
 80053ce:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80053d2:	f7fe ff1d 	bl	8004210 <mpu_write_mem>

    return mpu_reset_fifo();
 80053d6:	f7fd f935 	bl	8002644 <mpu_reset_fifo>
 80053da:	4603      	mov	r3, r0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3303      	adds	r3, #3
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80053f6:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	3303      	adds	r3, #3
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005402:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3301      	adds	r3, #1
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d012      	beq.n	8005438 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8005412:	7bbb      	ldrb	r3, [r7, #14]
 8005414:	08db      	lsrs	r3, r3, #3
 8005416:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8005418:	7bbb      	ldrb	r3, [r7, #14]
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	b2db      	uxtb	r3, r3
 8005420:	3301      	adds	r3, #1
 8005422:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8005424:	4b10      	ldr	r3, [pc, #64]	@ (8005468 <decode_gesture+0x84>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800542c:	4b0e      	ldr	r3, [pc, #56]	@ (8005468 <decode_gesture+0x84>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	7b39      	ldrb	r1, [r7, #12]
 8005432:	7b7a      	ldrb	r2, [r7, #13]
 8005434:	4610      	mov	r0, r2
 8005436:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	3301      	adds	r3, #1
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8005446:	4b08      	ldr	r3, [pc, #32]	@ (8005468 <decode_gesture+0x84>)
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d006      	beq.n	800545c <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800544e:	4b06      	ldr	r3, [pc, #24]	@ (8005468 <decode_gesture+0x84>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	7bfa      	ldrb	r2, [r7, #15]
 8005454:	0992      	lsrs	r2, r2, #6
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	4610      	mov	r0, r2
 800545a:	4798      	blx	r3
    }

    return 0;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20000118 	.word	0x20000118

0800546c <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b092      	sub	sp, #72	@ 0x48
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
 8005478:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800547a:	2300      	movs	r3, #0
 800547c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8005480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005482:	2200      	movs	r2, #0
 8005484:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8005486:	4baf      	ldr	r3, [pc, #700]	@ (8005744 <dmp_read_fifo+0x2d8>)
 8005488:	7b9b      	ldrb	r3, [r3, #14]
 800548a:	4618      	mov	r0, r3
 800548c:	f107 0320 	add.w	r3, r7, #32
 8005490:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005492:	4619      	mov	r1, r3
 8005494:	f7fd fe18 	bl	80030c8 <mpu_read_fifo_stream>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <dmp_read_fifo+0x38>
        return -1;
 800549e:	f04f 33ff 	mov.w	r3, #4294967295
 80054a2:	e14a      	b.n	800573a <dmp_read_fifo+0x2ce>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80054a4:	4ba7      	ldr	r3, [pc, #668]	@ (8005744 <dmp_read_fifo+0x2d8>)
 80054a6:	895b      	ldrh	r3, [r3, #10]
 80054a8:	f003 0314 	and.w	r3, r3, #20
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 808a 	beq.w	80055c6 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80054b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80054b6:	061a      	lsls	r2, r3, #24
 80054b8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80054bc:	041b      	lsls	r3, r3, #16
 80054be:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80054c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80054c4:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80054c6:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80054c8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80054cc:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80054d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80054d6:	061a      	lsls	r2, r3, #24
 80054d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80054dc:	041b      	lsls	r3, r3, #16
 80054de:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80054e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80054e4:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80054e6:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80054e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054ec:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80054f2:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80054f4:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80054f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80054fa:	061a      	lsls	r2, r3, #24
 80054fc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005500:	041b      	lsls	r3, r3, #16
 8005502:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005504:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005508:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800550a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800550c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005510:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005516:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005518:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800551a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800551e:	061a      	lsls	r2, r3, #24
 8005520:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005524:	041b      	lsls	r3, r3, #16
 8005526:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8005528:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800552c:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800552e:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8005530:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005534:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800553a:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800553c:	601a      	str	r2, [r3, #0]
        ii += 16;
 800553e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005542:	3310      	adds	r3, #16
 8005544:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	141b      	asrs	r3, r3, #16
 800554e:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3304      	adds	r3, #4
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	141b      	asrs	r3, r3, #16
 8005558:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	3308      	adds	r3, #8
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	141b      	asrs	r3, r3, #16
 8005562:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	330c      	adds	r3, #12
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	141b      	asrs	r3, r3, #16
 800556c:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	fb03 f202 	mul.w	r2, r3, r2
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	6979      	ldr	r1, [r7, #20]
 800557a:	fb01 f303 	mul.w	r3, r1, r3
 800557e:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	69b9      	ldr	r1, [r7, #24]
 8005584:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8005588:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	69f9      	ldr	r1, [r7, #28]
 800558e:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8005592:	4413      	add	r3, r2
 8005594:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8005596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800559c:	db03      	blt.n	80055a6 <dmp_read_fifo+0x13a>
 800559e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055a0:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 80055a4:	dd07      	ble.n	80055b6 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80055a6:	f7fd f84d 	bl	8002644 <mpu_reset_fifo>
            sensors[0] = 0;
 80055aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ac:	2200      	movs	r2, #0
 80055ae:	801a      	strh	r2, [r3, #0]
            return -1;
 80055b0:	f04f 33ff 	mov.w	r3, #4294967295
 80055b4:	e0c1      	b.n	800573a <dmp_read_fifo+0x2ce>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80055b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055c0:	b21a      	sxth	r2, r3
 80055c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055c4:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80055c6:	4b5f      	ldr	r3, [pc, #380]	@ (8005744 <dmp_read_fifo+0x2d8>)
 80055c8:	895b      	ldrh	r3, [r3, #10]
 80055ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d04c      	beq.n	800566c <dmp_read_fifo+0x200>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80055d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80055d6:	3348      	adds	r3, #72	@ 0x48
 80055d8:	443b      	add	r3, r7
 80055da:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80055de:	021b      	lsls	r3, r3, #8
 80055e0:	b21a      	sxth	r2, r3
 80055e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80055e6:	3301      	adds	r3, #1
 80055e8:	3348      	adds	r3, #72	@ 0x48
 80055ea:	443b      	add	r3, r7
 80055ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80055f0:	b21b      	sxth	r3, r3
 80055f2:	4313      	orrs	r3, r2
 80055f4:	b21a      	sxth	r2, r3
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80055fa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80055fe:	3302      	adds	r3, #2
 8005600:	3348      	adds	r3, #72	@ 0x48
 8005602:	443b      	add	r3, r7
 8005604:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005608:	021b      	lsls	r3, r3, #8
 800560a:	b219      	sxth	r1, r3
 800560c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005610:	3303      	adds	r3, #3
 8005612:	3348      	adds	r3, #72	@ 0x48
 8005614:	443b      	add	r3, r7
 8005616:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800561a:	b21a      	sxth	r2, r3
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	3302      	adds	r3, #2
 8005620:	430a      	orrs	r2, r1
 8005622:	b212      	sxth	r2, r2
 8005624:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8005626:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800562a:	3304      	adds	r3, #4
 800562c:	3348      	adds	r3, #72	@ 0x48
 800562e:	443b      	add	r3, r7
 8005630:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	b219      	sxth	r1, r3
 8005638:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800563c:	3305      	adds	r3, #5
 800563e:	3348      	adds	r3, #72	@ 0x48
 8005640:	443b      	add	r3, r7
 8005642:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005646:	b21a      	sxth	r2, r3
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	3304      	adds	r3, #4
 800564c:	430a      	orrs	r2, r1
 800564e:	b212      	sxth	r2, r2
 8005650:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8005652:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005656:	3306      	adds	r3, #6
 8005658:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800565c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800565e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005662:	f043 0308 	orr.w	r3, r3, #8
 8005666:	b21a      	sxth	r2, r3
 8005668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800566a:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800566c:	4b35      	ldr	r3, [pc, #212]	@ (8005744 <dmp_read_fifo+0x2d8>)
 800566e:	895b      	ldrh	r3, [r3, #10]
 8005670:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005674:	2b00      	cmp	r3, #0
 8005676:	d04c      	beq.n	8005712 <dmp_read_fifo+0x2a6>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8005678:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800567c:	3348      	adds	r3, #72	@ 0x48
 800567e:	443b      	add	r3, r7
 8005680:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005684:	021b      	lsls	r3, r3, #8
 8005686:	b21a      	sxth	r2, r3
 8005688:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800568c:	3301      	adds	r3, #1
 800568e:	3348      	adds	r3, #72	@ 0x48
 8005690:	443b      	add	r3, r7
 8005692:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005696:	b21b      	sxth	r3, r3
 8005698:	4313      	orrs	r3, r2
 800569a:	b21a      	sxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80056a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056a4:	3302      	adds	r3, #2
 80056a6:	3348      	adds	r3, #72	@ 0x48
 80056a8:	443b      	add	r3, r7
 80056aa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056ae:	021b      	lsls	r3, r3, #8
 80056b0:	b219      	sxth	r1, r3
 80056b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056b6:	3303      	adds	r3, #3
 80056b8:	3348      	adds	r3, #72	@ 0x48
 80056ba:	443b      	add	r3, r7
 80056bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056c0:	b21a      	sxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	3302      	adds	r3, #2
 80056c6:	430a      	orrs	r2, r1
 80056c8:	b212      	sxth	r2, r2
 80056ca:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80056cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056d0:	3304      	adds	r3, #4
 80056d2:	3348      	adds	r3, #72	@ 0x48
 80056d4:	443b      	add	r3, r7
 80056d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056da:	021b      	lsls	r3, r3, #8
 80056dc:	b219      	sxth	r1, r3
 80056de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056e2:	3305      	adds	r3, #5
 80056e4:	3348      	adds	r3, #72	@ 0x48
 80056e6:	443b      	add	r3, r7
 80056e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056ec:	b21a      	sxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3304      	adds	r3, #4
 80056f2:	430a      	orrs	r2, r1
 80056f4:	b212      	sxth	r2, r2
 80056f6:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80056f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056fc:	3306      	adds	r3, #6
 80056fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8005702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005704:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005708:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800570c:	b21a      	sxth	r2, r3
 800570e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005710:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005712:	4b0c      	ldr	r3, [pc, #48]	@ (8005744 <dmp_read_fifo+0x2d8>)
 8005714:	895b      	ldrh	r3, [r3, #10]
 8005716:	f003 0303 	and.w	r3, r3, #3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d007      	beq.n	800572e <dmp_read_fifo+0x2c2>
        decode_gesture(fifo_data + ii);
 800571e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005722:	f107 0220 	add.w	r2, r7, #32
 8005726:	4413      	add	r3, r2
 8005728:	4618      	mov	r0, r3
 800572a:	f7ff fe5b 	bl	80053e4 <decode_gesture>

    get_ms(timestamp);
 800572e:	f000 ff91 	bl	8006654 <HAL_GetTick>
 8005732:	4602      	mov	r2, r0
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	601a      	str	r2, [r3, #0]
    return 0;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3748      	adds	r7, #72	@ 0x48
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000118 	.word	0x20000118

08005748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800574e:	f000 ff29 	bl	80065a4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005752:	f7fc fc39 	bl	8001fc8 <MX_GPIO_Init>
  MX_TIM4_Init();
 8005756:	f000 fa43 	bl	8005be0 <MX_TIM4_Init>
  MX_TIM2_Init();
 800575a:	f000 f9f5 	bl	8005b48 <MX_TIM2_Init>
  MX_TIM5_Init();
 800575e:	f000 fad9 	bl	8005d14 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8005762:	f000 fc03 	bl	8005f6c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8005766:	f7fc fcd3 	bl	8002110 <MX_I2C2_Init>
  MX_TIM1_Init();
 800576a:	f000 f99b 	bl	8005aa4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800576e:	2100      	movs	r1, #0
 8005770:	4812      	ldr	r0, [pc, #72]	@ (80057bc <main+0x74>)
 8005772:	f002 fd87 	bl	8008284 <HAL_TIM_PWM_Start>
  motorInit();
 8005776:	f000 fc9b 	bl	80060b0 <motorInit>
  motorBreak();
 800577a:	f000 fcaf 	bl	80060dc <motorBreak>
  int ret = 0;
 800577e:	2300      	movs	r3, #0
 8005780:	607b      	str	r3, [r7, #4]
  do{
	  ret = MPU6050_DMP_init();
 8005782:	f7fb ffa7 	bl	80016d4 <MPU6050_DMP_init>
 8005786:	6078      	str	r0, [r7, #4]
  } while(ret);	//mpu ???
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1f9      	bne.n	8005782 <main+0x3a>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // Start interrupt receive
 800578e:	2201      	movs	r2, #1
 8005790:	490b      	ldr	r1, [pc, #44]	@ (80057c0 <main+0x78>)
 8005792:	480c      	ldr	r0, [pc, #48]	@ (80057c4 <main+0x7c>)
 8005794:	f003 fd1b 	bl	80091ce <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

//	  SearchRun();
	  TurnRight_angle(&htim4, 90);
 8005798:	215a      	movs	r1, #90	@ 0x5a
 800579a:	480b      	ldr	r0, [pc, #44]	@ (80057c8 <main+0x80>)
 800579c:	f000 fe86 	bl	80064ac <TurnRight_angle>
	  HAL_Delay(3000);
 80057a0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80057a4:	f000 ff60 	bl	8006668 <HAL_Delay>
	  TurnLeft_angle(&htim4, 60);
 80057a8:	213c      	movs	r1, #60	@ 0x3c
 80057aa:	4807      	ldr	r0, [pc, #28]	@ (80057c8 <main+0x80>)
 80057ac:	f000 fe00 	bl	80063b0 <TurnLeft_angle>
	  HAL_Delay(3000);
 80057b0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80057b4:	f000 ff58 	bl	8006668 <HAL_Delay>
	  TurnRight_angle(&htim4, 90);
 80057b8:	bf00      	nop
 80057ba:	e7ed      	b.n	8005798 <main+0x50>
 80057bc:	20000264 	.word	0x20000264
 80057c0:	20000128 	.word	0x20000128
 80057c4:	200002ac 	.word	0x200002ac
 80057c8:	2000021c 	.word	0x2000021c

080057cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80057d0:	b672      	cpsid	i
}
 80057d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80057d4:	bf00      	nop
 80057d6:	e7fd      	b.n	80057d4 <Error_Handler+0x8>

080057d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80057de:	4b16      	ldr	r3, [pc, #88]	@ (8005838 <HAL_MspInit+0x60>)
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	4a15      	ldr	r2, [pc, #84]	@ (8005838 <HAL_MspInit+0x60>)
 80057e4:	f043 0301 	orr.w	r3, r3, #1
 80057e8:	6193      	str	r3, [r2, #24]
 80057ea:	4b13      	ldr	r3, [pc, #76]	@ (8005838 <HAL_MspInit+0x60>)
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	60bb      	str	r3, [r7, #8]
 80057f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057f6:	4b10      	ldr	r3, [pc, #64]	@ (8005838 <HAL_MspInit+0x60>)
 80057f8:	69db      	ldr	r3, [r3, #28]
 80057fa:	4a0f      	ldr	r2, [pc, #60]	@ (8005838 <HAL_MspInit+0x60>)
 80057fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005800:	61d3      	str	r3, [r2, #28]
 8005802:	4b0d      	ldr	r3, [pc, #52]	@ (8005838 <HAL_MspInit+0x60>)
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800580a:	607b      	str	r3, [r7, #4]
 800580c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800580e:	2005      	movs	r0, #5
 8005810:	f001 f81a 	bl	8006848 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005814:	4b09      	ldr	r3, [pc, #36]	@ (800583c <HAL_MspInit+0x64>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	4a04      	ldr	r2, [pc, #16]	@ (800583c <HAL_MspInit+0x64>)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005830:	bf00      	nop
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	40021000 	.word	0x40021000
 800583c:	40010000 	.word	0x40010000

08005840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005844:	bf00      	nop
 8005846:	e7fd      	b.n	8005844 <NMI_Handler+0x4>

08005848 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005848:	b480      	push	{r7}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <HardFault_Handler+0x4>

08005850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005850:	b480      	push	{r7}
 8005852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005854:	bf00      	nop
 8005856:	e7fd      	b.n	8005854 <MemManage_Handler+0x4>

08005858 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005858:	b480      	push	{r7}
 800585a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800585c:	bf00      	nop
 800585e:	e7fd      	b.n	800585c <BusFault_Handler+0x4>

08005860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005864:	bf00      	nop
 8005866:	e7fd      	b.n	8005864 <UsageFault_Handler+0x4>

08005868 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800586c:	bf00      	nop
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr

08005874 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005878:	bf00      	nop
 800587a:	46bd      	mov	sp, r7
 800587c:	bc80      	pop	{r7}
 800587e:	4770      	bx	lr

08005880 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005880:	b480      	push	{r7}
 8005882:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005884:	bf00      	nop
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr

0800588c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005890:	f000 fece 	bl	8006630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005894:	bf00      	nop
 8005896:	bd80      	pop	{r7, pc}

08005898 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 800589c:	2002      	movs	r0, #2
 800589e:	f001 fb1b 	bl	8006ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80058a2:	bf00      	nop
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80058ac:	4802      	ldr	r0, [pc, #8]	@ (80058b8 <TIM4_IRQHandler+0x10>)
 80058ae:	f002 fda3 	bl	80083f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	2000021c 	.word	0x2000021c

080058bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058c0:	4802      	ldr	r0, [pc, #8]	@ (80058cc <USART2_IRQHandler+0x10>)
 80058c2:	f003 fca9 	bl	8009218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80058c6:	bf00      	nop
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	200002ac 	.word	0x200002ac

080058d0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	4603      	mov	r3, r0
 80058d8:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 80058da:	200a      	movs	r0, #10
 80058dc:	f000 fec4 	bl	8006668 <HAL_Delay>
	switch(GPIO_Pin) {
 80058e0:	88fb      	ldrh	r3, [r7, #6]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d127      	bne.n	8005936 <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 80058e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80058ea:	2200      	movs	r2, #0
 80058ec:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 2
 80058ee:	4814      	ldr	r0, [pc, #80]	@ (8005940 <HAL_GPIO_EXTI_Callback+0x70>)
 80058f0:	f002 fbf2 	bl	80080d8 <HAL_TIM_Base_Start>

			//  ECHO_PIN 
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 80058f4:	bf00      	nop
 80058f6:	2102      	movs	r1, #2
 80058f8:	4812      	ldr	r0, [pc, #72]	@ (8005944 <HAL_GPIO_EXTI_Callback+0x74>)
 80058fa:	f001 fabd 	bl	8006e78 <HAL_GPIO_ReadPin>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f8      	bne.n	80058f6 <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 2
 8005904:	480e      	ldr	r0, [pc, #56]	@ (8005940 <HAL_GPIO_EXTI_Callback+0x70>)
 8005906:	f002 fc3f 	bl	8008188 <HAL_TIM_Base_Stop>

			// 
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 800590a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005910:	4618      	mov	r0, r3
 8005912:	f7fb f9ff 	bl	8000d14 <__aeabi_i2f>
 8005916:	4603      	mov	r3, r0
 8005918:	490b      	ldr	r1, [pc, #44]	@ (8005948 <HAL_GPIO_EXTI_Callback+0x78>)
 800591a:	4618      	mov	r0, r3
 800591c:	f7fb fa4e 	bl	8000dbc <__aeabi_fmul>
 8005920:	4603      	mov	r3, r0
 8005922:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005926:	4618      	mov	r0, r3
 8005928:	f7fb fafc 	bl	8000f24 <__aeabi_fdiv>
 800592c:	4603      	mov	r3, r0
 800592e:	461a      	mov	r2, r3
 8005930:	4b06      	ldr	r3, [pc, #24]	@ (800594c <HAL_GPIO_EXTI_Callback+0x7c>)
 8005932:	601a      	str	r2, [r3, #0]

			break;
 8005934:	e000      	b.n	8005938 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 8005936:	bf00      	nop
	}
}
 8005938:	bf00      	nop
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	200001d4 	.word	0x200001d4
 8005944:	40011000 	.word	0x40011000
 8005948:	3d0b4396 	.word	0x3d0b4396
 800594c:	200002f4 	.word	0x200002f4

08005950 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b082      	sub	sp, #8
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a48      	ldr	r2, [pc, #288]	@ (8005a80 <HAL_UART_RxCpltCallback+0x130>)
 800595e:	4293      	cmp	r3, r2
 8005960:	f040 8089 	bne.w	8005a76 <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 8005964:	4b47      	ldr	r3, [pc, #284]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	2b04      	cmp	r3, #4
 800596a:	f200 8084 	bhi.w	8005a76 <HAL_UART_RxCpltCallback+0x126>
 800596e:	a201      	add	r2, pc, #4	@ (adr r2, 8005974 <HAL_UART_RxCpltCallback+0x24>)
 8005970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005974:	08005989 	.word	0x08005989
 8005978:	080059b7 	.word	0x080059b7
 800597c:	080059d1 	.word	0x080059d1
 8005980:	08005a13 	.word	0x08005a13
 8005984:	08005a55 	.word	0x08005a55
            case 0:  // 
                if(rxBuffer[0] == FRAME_HEADER) {
 8005988:	4b3f      	ldr	r3, [pc, #252]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	2baa      	cmp	r3, #170	@ 0xaa
 800598e:	d10c      	bne.n	80059aa <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 8005990:	4b3d      	ldr	r3, [pc, #244]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005992:	781a      	ldrb	r2, [r3, #0]
 8005994:	4b3d      	ldr	r3, [pc, #244]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 8005996:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 8005998:	4b3a      	ldr	r3, [pc, #232]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 800599a:	2201      	movs	r2, #1
 800599c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 800599e:	2201      	movs	r2, #1
 80059a0:	4939      	ldr	r1, [pc, #228]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059a2:	483b      	ldr	r0, [pc, #236]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 80059a4:	f003 fc13 	bl	80091ce <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 80059a8:	e065      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 80059aa:	2201      	movs	r2, #1
 80059ac:	4936      	ldr	r1, [pc, #216]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059ae:	4838      	ldr	r0, [pc, #224]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 80059b0:	f003 fc0d 	bl	80091ce <HAL_UART_Receive_IT>
                break;
 80059b4:	e05f      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 
                receivedPackage.cmd_type = rxBuffer[0];
 80059b6:	4b34      	ldr	r3, [pc, #208]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059b8:	781a      	ldrb	r2, [r3, #0]
 80059ba:	4b34      	ldr	r3, [pc, #208]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 80059bc:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 80059be:	4b31      	ldr	r3, [pc, #196]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 80059c0:	2202      	movs	r2, #2
 80059c2:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 80059c4:	2201      	movs	r2, #1
 80059c6:	4930      	ldr	r1, [pc, #192]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059c8:	4831      	ldr	r0, [pc, #196]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 80059ca:	f003 fc00 	bl	80091ce <HAL_UART_Receive_IT>
                break;
 80059ce:	e052      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 
                receivedPackage.data_len = rxBuffer[0];
 80059d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059d2:	781a      	ldrb	r2, [r3, #0]
 80059d4:	4b2d      	ldr	r3, [pc, #180]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 80059d6:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 80059d8:	4b2c      	ldr	r3, [pc, #176]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 80059da:	789b      	ldrb	r3, [r3, #2]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00f      	beq.n	8005a00 <HAL_UART_RxCpltCallback+0xb0>
 80059e0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 80059e2:	789b      	ldrb	r3, [r3, #2]
 80059e4:	2b20      	cmp	r3, #32
 80059e6:	d80b      	bhi.n	8005a00 <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 80059e8:	4b26      	ldr	r3, [pc, #152]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 80059ea:	2203      	movs	r2, #3
 80059ec:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 80059ee:	4b29      	ldr	r3, [pc, #164]	@ (8005a94 <HAL_UART_RxCpltCallback+0x144>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ????
 80059f4:	2201      	movs	r2, #1
 80059f6:	4924      	ldr	r1, [pc, #144]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 80059f8:	4825      	ldr	r0, [pc, #148]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 80059fa:	f003 fbe8 	bl	80091ce <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // ??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 80059fe:	e03a      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // ??
 8005a00:	4b20      	ldr	r3, [pc, #128]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8005a06:	2201      	movs	r2, #1
 8005a08:	491f      	ldr	r1, [pc, #124]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a0a:	4821      	ldr	r0, [pc, #132]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 8005a0c:	f003 fbdf 	bl	80091ce <HAL_UART_Receive_IT>
                break;
 8005a10:	e031      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 
                receivedPackage.data[dataCount++] = rxBuffer[0];
 8005a12:	4b20      	ldr	r3, [pc, #128]	@ (8005a94 <HAL_UART_RxCpltCallback+0x144>)
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	b2d1      	uxtb	r1, r2
 8005a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a94 <HAL_UART_RxCpltCallback+0x144>)
 8005a1c:	7011      	strb	r1, [r2, #0]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	4b19      	ldr	r3, [pc, #100]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a22:	781a      	ldrb	r2, [r3, #0]
 8005a24:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 8005a26:	440b      	add	r3, r1
 8005a28:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 8005a2a:	4b18      	ldr	r3, [pc, #96]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 8005a2c:	789a      	ldrb	r2, [r3, #2]
 8005a2e:	4b19      	ldr	r3, [pc, #100]	@ (8005a94 <HAL_UART_RxCpltCallback+0x144>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d808      	bhi.n	8005a48 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 8005a36:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 8005a38:	2204      	movs	r2, #4
 8005a3a:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	4912      	ldr	r1, [pc, #72]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a40:	4813      	ldr	r0, [pc, #76]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 8005a42:	f003 fbc4 	bl	80091ce <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 8005a46:	e016      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 8005a48:	2201      	movs	r2, #1
 8005a4a:	490f      	ldr	r1, [pc, #60]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a4c:	4810      	ldr	r0, [pc, #64]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 8005a4e:	f003 fbbe 	bl	80091ce <HAL_UART_Receive_IT>
                break;
 8005a52:	e010      	b.n	8005a76 <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // ??
                receivedPackage.checksum = rxBuffer[0];
 8005a54:	4b0c      	ldr	r3, [pc, #48]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a56:	781a      	ldrb	r2, [r3, #0]
 8005a58:	4b0c      	ldr	r3, [pc, #48]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 8005a5a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // ??
 8005a5e:	480b      	ldr	r0, [pc, #44]	@ (8005a8c <HAL_UART_RxCpltCallback+0x13c>)
 8005a60:	f7fc f846 	bl	8001af0 <ProcessReceivedPackage>
                receiveState = 0;  // ?
 8005a64:	4b07      	ldr	r3, [pc, #28]	@ (8005a84 <HAL_UART_RxCpltCallback+0x134>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4906      	ldr	r1, [pc, #24]	@ (8005a88 <HAL_UART_RxCpltCallback+0x138>)
 8005a6e:	4808      	ldr	r0, [pc, #32]	@ (8005a90 <HAL_UART_RxCpltCallback+0x140>)
 8005a70:	f003 fbad 	bl	80091ce <HAL_UART_Receive_IT>
                break;
 8005a74:	bf00      	nop
        }
    }
}
 8005a76:	bf00      	nop
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	40004400 	.word	0x40004400
 8005a84:	20000160 	.word	0x20000160
 8005a88:	20000128 	.word	0x20000128
 8005a8c:	20000164 	.word	0x20000164
 8005a90:	200002ac 	.word	0x200002ac
 8005a94:	20000188 	.word	0x20000188

08005a98 <SystemInit>:
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	bf00      	nop
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr

08005aa4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005aaa:	f107 0308 	add.w	r3, r7, #8
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	605a      	str	r2, [r3, #4]
 8005ab4:	609a      	str	r2, [r3, #8]
 8005ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ab8:	463b      	mov	r3, r7
 8005aba:	2200      	movs	r2, #0
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ac2:	4a20      	ldr	r2, [pc, #128]	@ (8005b44 <MX_TIM1_Init+0xa0>)
 8005ac4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8005ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ac8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005acc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ace:	4b1c      	ldr	r3, [pc, #112]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ad6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ada:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005adc:	4b18      	ldr	r3, [pc, #96]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005ae2:	4b17      	ldr	r3, [pc, #92]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ae8:	4b15      	ldr	r3, [pc, #84]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005aee:	4814      	ldr	r0, [pc, #80]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005af0:	f002 faa2 	bl	8008038 <HAL_TIM_Base_Init>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8005afa:	f7ff fe67 	bl	80057cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005b04:	f107 0308 	add.w	r3, r7, #8
 8005b08:	4619      	mov	r1, r3
 8005b0a:	480d      	ldr	r0, [pc, #52]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005b0c:	f002 fe26 	bl	800875c <HAL_TIM_ConfigClockSource>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8005b16:	f7ff fe59 	bl	80057cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005b22:	463b      	mov	r3, r7
 8005b24:	4619      	mov	r1, r3
 8005b26:	4806      	ldr	r0, [pc, #24]	@ (8005b40 <MX_TIM1_Init+0x9c>)
 8005b28:	f003 f9f8 	bl	8008f1c <HAL_TIMEx_MasterConfigSynchronization>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8005b32:	f7ff fe4b 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005b36:	bf00      	nop
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	2000018c 	.word	0x2000018c
 8005b44:	40012c00 	.word	0x40012c00

08005b48 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b4e:	f107 0308 	add.w	r3, r7, #8
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	605a      	str	r2, [r3, #4]
 8005b58:	609a      	str	r2, [r3, #8]
 8005b5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b5c:	463b      	mov	r3, r7
 8005b5e:	2200      	movs	r2, #0
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005b64:	4b1d      	ldr	r3, [pc, #116]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b66:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005b6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8005b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b6e:	2247      	movs	r2, #71	@ 0x47
 8005b70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b72:	4b1a      	ldr	r3, [pc, #104]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005b78:	4b18      	ldr	r3, [pc, #96]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b80:	4b16      	ldr	r3, [pc, #88]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b86:	4b15      	ldr	r3, [pc, #84]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b88:	2280      	movs	r2, #128	@ 0x80
 8005b8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b8c:	4813      	ldr	r0, [pc, #76]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005b8e:	f002 fa53 	bl	8008038 <HAL_TIM_Base_Init>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005b98:	f7ff fe18 	bl	80057cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ba0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005ba2:	f107 0308 	add.w	r3, r7, #8
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	480c      	ldr	r0, [pc, #48]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005baa:	f002 fdd7 	bl	800875c <HAL_TIM_ConfigClockSource>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005bb4:	f7ff fe0a 	bl	80057cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bc0:	463b      	mov	r3, r7
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	4805      	ldr	r0, [pc, #20]	@ (8005bdc <MX_TIM2_Init+0x94>)
 8005bc6:	f003 f9a9 	bl	8008f1c <HAL_TIMEx_MasterConfigSynchronization>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005bd0:	f7ff fdfc 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005bd4:	bf00      	nop
 8005bd6:	3718      	adds	r7, #24
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	200001d4 	.word	0x200001d4

08005be0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b08e      	sub	sp, #56	@ 0x38
 8005be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005be6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	605a      	str	r2, [r3, #4]
 8005bf0:	609a      	str	r2, [r3, #8]
 8005bf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bf4:	f107 0320 	add.w	r3, r7, #32
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005bfe:	1d3b      	adds	r3, r7, #4
 8005c00:	2200      	movs	r2, #0
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	605a      	str	r2, [r3, #4]
 8005c06:	609a      	str	r2, [r3, #8]
 8005c08:	60da      	str	r2, [r3, #12]
 8005c0a:	611a      	str	r2, [r3, #16]
 8005c0c:	615a      	str	r2, [r3, #20]
 8005c0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005c10:	4b3e      	ldr	r3, [pc, #248]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c12:	4a3f      	ldr	r2, [pc, #252]	@ (8005d10 <MX_TIM4_Init+0x130>)
 8005c14:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005c16:	4b3d      	ldr	r3, [pc, #244]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8005c22:	4b3a      	ldr	r3, [pc, #232]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c24:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005c28:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c2a:	4b38      	ldr	r3, [pc, #224]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c30:	4b36      	ldr	r3, [pc, #216]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c32:	2280      	movs	r2, #128	@ 0x80
 8005c34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005c36:	4835      	ldr	r0, [pc, #212]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c38:	f002 f9fe 	bl	8008038 <HAL_TIM_Base_Init>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8005c42:	f7ff fdc3 	bl	80057cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005c4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005c50:	4619      	mov	r1, r3
 8005c52:	482e      	ldr	r0, [pc, #184]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c54:	f002 fd82 	bl	800875c <HAL_TIM_ConfigClockSource>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8005c5e:	f7ff fdb5 	bl	80057cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005c62:	482a      	ldr	r0, [pc, #168]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c64:	f002 fab6 	bl	80081d4 <HAL_TIM_PWM_Init>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8005c6e:	f7ff fdad 	bl	80057cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c72:	2300      	movs	r3, #0
 8005c74:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c76:	2300      	movs	r3, #0
 8005c78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005c7a:	f107 0320 	add.w	r3, r7, #32
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4822      	ldr	r0, [pc, #136]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005c82:	f003 f94b 	bl	8008f1c <HAL_TIMEx_MasterConfigSynchronization>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005c8c:	f7ff fd9e 	bl	80057cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005c90:	2370      	movs	r3, #112	@ 0x70
 8005c92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ca0:	1d3b      	adds	r3, r7, #4
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	4819      	ldr	r0, [pc, #100]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005ca8:	f002 fc96 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005cb2:	f7ff fd8b 	bl	80057cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005cb6:	1d3b      	adds	r3, r7, #4
 8005cb8:	2204      	movs	r2, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4813      	ldr	r0, [pc, #76]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005cbe:	f002 fc8b 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005cc8:	f7ff fd80 	bl	80057cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ccc:	2360      	movs	r3, #96	@ 0x60
 8005cce:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005cd0:	1d3b      	adds	r3, r7, #4
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	480d      	ldr	r0, [pc, #52]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005cd8:	f002 fc7e 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d001      	beq.n	8005ce6 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8005ce2:	f7ff fd73 	bl	80057cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005ce6:	1d3b      	adds	r3, r7, #4
 8005ce8:	220c      	movs	r2, #12
 8005cea:	4619      	mov	r1, r3
 8005cec:	4807      	ldr	r0, [pc, #28]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005cee:	f002 fc73 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8005cf8:	f7ff fd68 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005cfc:	4803      	ldr	r0, [pc, #12]	@ (8005d0c <MX_TIM4_Init+0x12c>)
 8005cfe:	f000 f8df 	bl	8005ec0 <HAL_TIM_MspPostInit>

}
 8005d02:	bf00      	nop
 8005d04:	3738      	adds	r7, #56	@ 0x38
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	2000021c 	.word	0x2000021c
 8005d10:	40000800 	.word	0x40000800

08005d14 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08e      	sub	sp, #56	@ 0x38
 8005d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d1e:	2200      	movs	r2, #0
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	605a      	str	r2, [r3, #4]
 8005d24:	609a      	str	r2, [r3, #8]
 8005d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d28:	f107 0320 	add.w	r3, r7, #32
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005d32:	1d3b      	adds	r3, r7, #4
 8005d34:	2200      	movs	r2, #0
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	605a      	str	r2, [r3, #4]
 8005d3a:	609a      	str	r2, [r3, #8]
 8005d3c:	60da      	str	r2, [r3, #12]
 8005d3e:	611a      	str	r2, [r3, #16]
 8005d40:	615a      	str	r2, [r3, #20]
 8005d42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005d44:	4b2c      	ldr	r3, [pc, #176]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d46:	4a2d      	ldr	r2, [pc, #180]	@ (8005dfc <MX_TIM5_Init+0xe8>)
 8005d48:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8005d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d4c:	228f      	movs	r2, #143	@ 0x8f
 8005d4e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d50:	4b29      	ldr	r3, [pc, #164]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8005d56:	4b28      	ldr	r3, [pc, #160]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d58:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005d5c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d5e:	4b26      	ldr	r3, [pc, #152]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d64:	4b24      	ldr	r3, [pc, #144]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d66:	2280      	movs	r2, #128	@ 0x80
 8005d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005d6a:	4823      	ldr	r0, [pc, #140]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d6c:	f002 f964 	bl	8008038 <HAL_TIM_Base_Init>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005d76:	f7ff fd29 	bl	80057cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005d80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d84:	4619      	mov	r1, r3
 8005d86:	481c      	ldr	r0, [pc, #112]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d88:	f002 fce8 	bl	800875c <HAL_TIM_ConfigClockSource>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d001      	beq.n	8005d96 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005d92:	f7ff fd1b 	bl	80057cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005d96:	4818      	ldr	r0, [pc, #96]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005d98:	f002 fa1c 	bl	80081d4 <HAL_TIM_PWM_Init>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d001      	beq.n	8005da6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005da2:	f7ff fd13 	bl	80057cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005da6:	2300      	movs	r3, #0
 8005da8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005daa:	2300      	movs	r3, #0
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005dae:	f107 0320 	add.w	r3, r7, #32
 8005db2:	4619      	mov	r1, r3
 8005db4:	4810      	ldr	r0, [pc, #64]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005db6:	f003 f8b1 	bl	8008f1c <HAL_TIMEx_MasterConfigSynchronization>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005dc0:	f7ff fd04 	bl	80057cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005dc4:	2360      	movs	r3, #96	@ 0x60
 8005dc6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005dd4:	1d3b      	adds	r3, r7, #4
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4807      	ldr	r0, [pc, #28]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005ddc:	f002 fbfc 	bl	80085d8 <HAL_TIM_PWM_ConfigChannel>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005de6:	f7ff fcf1 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005dea:	4803      	ldr	r0, [pc, #12]	@ (8005df8 <MX_TIM5_Init+0xe4>)
 8005dec:	f000 f868 	bl	8005ec0 <HAL_TIM_MspPostInit>

}
 8005df0:	bf00      	nop
 8005df2:	3738      	adds	r7, #56	@ 0x38
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	20000264 	.word	0x20000264
 8005dfc:	40000c00 	.word	0x40000c00

08005e00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a28      	ldr	r2, [pc, #160]	@ (8005eb0 <HAL_TIM_Base_MspInit+0xb0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d10c      	bne.n	8005e2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005e12:	4b28      	ldr	r3, [pc, #160]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	4a27      	ldr	r2, [pc, #156]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005e1c:	6193      	str	r3, [r2, #24]
 8005e1e:	4b25      	ldr	r3, [pc, #148]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005e2a:	e03c      	b.n	8005ea6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e34:	d10c      	bne.n	8005e50 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005e36:	4b1f      	ldr	r3, [pc, #124]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e38:	69db      	ldr	r3, [r3, #28]
 8005e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e3c:	f043 0301 	orr.w	r3, r3, #1
 8005e40:	61d3      	str	r3, [r2, #28]
 8005e42:	4b1c      	ldr	r3, [pc, #112]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	613b      	str	r3, [r7, #16]
 8005e4c:	693b      	ldr	r3, [r7, #16]
}
 8005e4e:	e02a      	b.n	8005ea6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM4)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a18      	ldr	r2, [pc, #96]	@ (8005eb8 <HAL_TIM_Base_MspInit+0xb8>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d114      	bne.n	8005e84 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e5a:	4b16      	ldr	r3, [pc, #88]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	4a15      	ldr	r2, [pc, #84]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e60:	f043 0304 	orr.w	r3, r3, #4
 8005e64:	61d3      	str	r3, [r2, #28]
 8005e66:	4b13      	ldr	r3, [pc, #76]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	f003 0304 	and.w	r3, r3, #4
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8005e72:	2200      	movs	r2, #0
 8005e74:	2101      	movs	r1, #1
 8005e76:	201e      	movs	r0, #30
 8005e78:	f000 fcf1 	bl	800685e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005e7c:	201e      	movs	r0, #30
 8005e7e:	f000 fd0a 	bl	8006896 <HAL_NVIC_EnableIRQ>
}
 8005e82:	e010      	b.n	8005ea6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a0c      	ldr	r2, [pc, #48]	@ (8005ebc <HAL_TIM_Base_MspInit+0xbc>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d10b      	bne.n	8005ea6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005e8e:	4b09      	ldr	r3, [pc, #36]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	4a08      	ldr	r2, [pc, #32]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e94:	f043 0308 	orr.w	r3, r3, #8
 8005e98:	61d3      	str	r3, [r2, #28]
 8005e9a:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <HAL_TIM_Base_MspInit+0xb4>)
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	f003 0308 	and.w	r3, r3, #8
 8005ea2:	60bb      	str	r3, [r7, #8]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
}
 8005ea6:	bf00      	nop
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40012c00 	.word	0x40012c00
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	40000800 	.word	0x40000800
 8005ebc:	40000c00 	.word	0x40000c00

08005ec0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b088      	sub	sp, #32
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec8:	f107 0310 	add.w	r3, r7, #16
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	605a      	str	r2, [r3, #4]
 8005ed2:	609a      	str	r2, [r3, #8]
 8005ed4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a1f      	ldr	r2, [pc, #124]	@ (8005f58 <HAL_TIM_MspPostInit+0x98>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d119      	bne.n	8005f14 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005ee6:	f043 0308 	orr.w	r3, r3, #8
 8005eea:	6193      	str	r3, [r2, #24]
 8005eec:	4b1b      	ldr	r3, [pc, #108]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	f003 0308 	and.w	r3, r3, #8
 8005ef4:	60fb      	str	r3, [r7, #12]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8005ef8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8005efc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005efe:	2302      	movs	r3, #2
 8005f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f02:	2303      	movs	r3, #3
 8005f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f06:	f107 0310 	add.w	r3, r7, #16
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	4814      	ldr	r0, [pc, #80]	@ (8005f60 <HAL_TIM_MspPostInit+0xa0>)
 8005f0e:	f000 fe1f 	bl	8006b50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005f12:	e01c      	b.n	8005f4e <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a12      	ldr	r2, [pc, #72]	@ (8005f64 <HAL_TIM_MspPostInit+0xa4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d117      	bne.n	8005f4e <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	4a0e      	ldr	r2, [pc, #56]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005f24:	f043 0304 	orr.w	r3, r3, #4
 8005f28:	6193      	str	r3, [r2, #24]
 8005f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f5c <HAL_TIM_MspPostInit+0x9c>)
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	60bb      	str	r3, [r7, #8]
 8005f34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005f36:	2301      	movs	r3, #1
 8005f38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f3e:	2302      	movs	r3, #2
 8005f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f42:	f107 0310 	add.w	r3, r7, #16
 8005f46:	4619      	mov	r1, r3
 8005f48:	4807      	ldr	r0, [pc, #28]	@ (8005f68 <HAL_TIM_MspPostInit+0xa8>)
 8005f4a:	f000 fe01 	bl	8006b50 <HAL_GPIO_Init>
}
 8005f4e:	bf00      	nop
 8005f50:	3720      	adds	r7, #32
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40000800 	.word	0x40000800
 8005f5c:	40021000 	.word	0x40021000
 8005f60:	40010c00 	.word	0x40010c00
 8005f64:	40000c00 	.word	0x40000c00
 8005f68:	40010800 	.word	0x40010800

08005f6c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005f70:	4b11      	ldr	r3, [pc, #68]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f72:	4a12      	ldr	r2, [pc, #72]	@ (8005fbc <MX_USART2_UART_Init+0x50>)
 8005f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005f76:	4b10      	ldr	r3, [pc, #64]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f78:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005f84:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f90:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f92:	220c      	movs	r2, #12
 8005f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f96:	4b08      	ldr	r3, [pc, #32]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f9c:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005fa2:	4805      	ldr	r0, [pc, #20]	@ (8005fb8 <MX_USART2_UART_Init+0x4c>)
 8005fa4:	f003 f838 	bl	8009018 <HAL_UART_Init>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005fae:	f7ff fc0d 	bl	80057cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005fb2:	bf00      	nop
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	200002ac 	.word	0x200002ac
 8005fbc:	40004400 	.word	0x40004400

08005fc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b088      	sub	sp, #32
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fc8:	f107 0310 	add.w	r3, r7, #16
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	605a      	str	r2, [r3, #4]
 8005fd2:	609a      	str	r2, [r3, #8]
 8005fd4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1f      	ldr	r2, [pc, #124]	@ (8006058 <HAL_UART_MspInit+0x98>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d137      	bne.n	8006050 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8005fe2:	69db      	ldr	r3, [r3, #28]
 8005fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8005fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fea:	61d3      	str	r3, [r2, #28]
 8005fec:	4b1b      	ldr	r3, [pc, #108]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ff8:	4b18      	ldr	r3, [pc, #96]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	4a17      	ldr	r2, [pc, #92]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8005ffe:	f043 0304 	orr.w	r3, r3, #4
 8006002:	6193      	str	r3, [r2, #24]
 8006004:	4b15      	ldr	r3, [pc, #84]	@ (800605c <HAL_UART_MspInit+0x9c>)
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	f003 0304 	and.w	r3, r3, #4
 800600c:	60bb      	str	r3, [r7, #8]
 800600e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006010:	2304      	movs	r3, #4
 8006012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006014:	2302      	movs	r3, #2
 8006016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006018:	2303      	movs	r3, #3
 800601a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800601c:	f107 0310 	add.w	r3, r7, #16
 8006020:	4619      	mov	r1, r3
 8006022:	480f      	ldr	r0, [pc, #60]	@ (8006060 <HAL_UART_MspInit+0xa0>)
 8006024:	f000 fd94 	bl	8006b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006028:	2308      	movs	r3, #8
 800602a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800602c:	2300      	movs	r3, #0
 800602e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006030:	2300      	movs	r3, #0
 8006032:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006034:	f107 0310 	add.w	r3, r7, #16
 8006038:	4619      	mov	r1, r3
 800603a:	4809      	ldr	r0, [pc, #36]	@ (8006060 <HAL_UART_MspInit+0xa0>)
 800603c:	f000 fd88 	bl	8006b50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8006040:	2200      	movs	r2, #0
 8006042:	2101      	movs	r1, #1
 8006044:	2026      	movs	r0, #38	@ 0x26
 8006046:	f000 fc0a 	bl	800685e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800604a:	2026      	movs	r0, #38	@ 0x26
 800604c:	f000 fc23 	bl	8006896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006050:	bf00      	nop
 8006052:	3720      	adds	r7, #32
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	40004400 	.word	0x40004400
 800605c:	40021000 	.word	0x40021000
 8006060:	40010800 	.word	0x40010800

08006064 <Reset_Handler>:
 8006064:	f7ff fd18 	bl	8005a98 <SystemInit>
 8006068:	480b      	ldr	r0, [pc, #44]	@ (8006098 <LoopFillZerobss+0xe>)
 800606a:	490c      	ldr	r1, [pc, #48]	@ (800609c <LoopFillZerobss+0x12>)
 800606c:	4a0c      	ldr	r2, [pc, #48]	@ (80060a0 <LoopFillZerobss+0x16>)
 800606e:	2300      	movs	r3, #0
 8006070:	e002      	b.n	8006078 <LoopCopyDataInit>

08006072 <CopyDataInit>:
 8006072:	58d4      	ldr	r4, [r2, r3]
 8006074:	50c4      	str	r4, [r0, r3]
 8006076:	3304      	adds	r3, #4

08006078 <LoopCopyDataInit>:
 8006078:	18c4      	adds	r4, r0, r3
 800607a:	428c      	cmp	r4, r1
 800607c:	d3f9      	bcc.n	8006072 <CopyDataInit>
 800607e:	4a09      	ldr	r2, [pc, #36]	@ (80060a4 <LoopFillZerobss+0x1a>)
 8006080:	4c09      	ldr	r4, [pc, #36]	@ (80060a8 <LoopFillZerobss+0x1e>)
 8006082:	2300      	movs	r3, #0
 8006084:	e001      	b.n	800608a <LoopFillZerobss>

08006086 <FillZerobss>:
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	3204      	adds	r2, #4

0800608a <LoopFillZerobss>:
 800608a:	42a2      	cmp	r2, r4
 800608c:	d3fb      	bcc.n	8006086 <FillZerobss>
 800608e:	f003 fe4b 	bl	8009d28 <__libc_init_array>
 8006092:	f7ff fb59 	bl	8005748 <main>
 8006096:	4770      	bx	lr
 8006098:	20000000 	.word	0x20000000
 800609c:	200000a8 	.word	0x200000a8
 80060a0:	0800b5a8 	.word	0x0800b5a8
 80060a4:	200000a8 	.word	0x200000a8
 80060a8:	20000434 	.word	0x20000434

080060ac <ADC1_2_IRQHandler>:
 80060ac:	e7fe      	b.n	80060ac <ADC1_2_IRQHandler>
	...

080060b0 <motorInit>:
extern int yaw;
extern  float current_pitch, current_roll, current_yaw;

//start PWM timer
void motorInit()
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80060b4:	2100      	movs	r1, #0
 80060b6:	4808      	ldr	r0, [pc, #32]	@ (80060d8 <motorInit+0x28>)
 80060b8:	f002 f8e4 	bl	8008284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80060bc:	2104      	movs	r1, #4
 80060be:	4806      	ldr	r0, [pc, #24]	@ (80060d8 <motorInit+0x28>)
 80060c0:	f002 f8e0 	bl	8008284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80060c4:	2108      	movs	r1, #8
 80060c6:	4804      	ldr	r0, [pc, #16]	@ (80060d8 <motorInit+0x28>)
 80060c8:	f002 f8dc 	bl	8008284 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80060cc:	210c      	movs	r1, #12
 80060ce:	4802      	ldr	r0, [pc, #8]	@ (80060d8 <motorInit+0x28>)
 80060d0:	f002 f8d8 	bl	8008284 <HAL_TIM_PWM_Start>
}
 80060d4:	bf00      	nop
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	2000021c 	.word	0x2000021c

080060dc <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060e0:	2200      	movs	r2, #0
 80060e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80060e6:	4814      	ldr	r0, [pc, #80]	@ (8006138 <motorBreak+0x5c>)
 80060e8:	f000 fedd 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060ec:	2200      	movs	r2, #0
 80060ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80060f2:	4811      	ldr	r0, [pc, #68]	@ (8006138 <motorBreak+0x5c>)
 80060f4:	f000 fed7 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060f8:	2200      	movs	r2, #0
 80060fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80060fe:	480e      	ldr	r0, [pc, #56]	@ (8006138 <motorBreak+0x5c>)
 8006100:	f000 fed1 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006104:	2200      	movs	r2, #0
 8006106:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800610a:	480b      	ldr	r0, [pc, #44]	@ (8006138 <motorBreak+0x5c>)
 800610c:	f000 fecb 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 8006110:	4b0a      	ldr	r3, [pc, #40]	@ (800613c <motorBreak+0x60>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006118:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 800611a:	4b08      	ldr	r3, [pc, #32]	@ (800613c <motorBreak+0x60>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006122:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8006124:	4b05      	ldr	r3, [pc, #20]	@ (800613c <motorBreak+0x60>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2200      	movs	r2, #0
 800612a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800612c:	4b03      	ldr	r3, [pc, #12]	@ (800613c <motorBreak+0x60>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2200      	movs	r2, #0
 8006132:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006134:	bf00      	nop
 8006136:	bd80      	pop	{r7, pc}
 8006138:	40010c00 	.word	0x40010c00
 800613c:	2000021c 	.word	0x2000021c

08006140 <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006148:	2200      	movs	r2, #0
 800614a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800614e:	4815      	ldr	r0, [pc, #84]	@ (80061a4 <moveForward+0x64>)
 8006150:	f000 fea9 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006154:	2200      	movs	r2, #0
 8006156:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800615a:	4812      	ldr	r0, [pc, #72]	@ (80061a4 <moveForward+0x64>)
 800615c:	f000 fea3 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006160:	2200      	movs	r2, #0
 8006162:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006166:	480f      	ldr	r0, [pc, #60]	@ (80061a4 <moveForward+0x64>)
 8006168:	f000 fe9d 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800616c:	2200      	movs	r2, #0
 800616e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006172:	480c      	ldr	r0, [pc, #48]	@ (80061a4 <moveForward+0x64>)
 8006174:	f000 fe97 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2200      	movs	r2, #0
 800617e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2200      	movs	r2, #0
 8006186:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006190:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800619a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800619c:	bf00      	nop
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40010c00 	.word	0x40010c00

080061a8 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061b0:	2201      	movs	r2, #1
 80061b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80061b6:	4815      	ldr	r0, [pc, #84]	@ (800620c <moveBackward+0x64>)
 80061b8:	f000 fe75 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061bc:	2201      	movs	r2, #1
 80061be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80061c2:	4812      	ldr	r0, [pc, #72]	@ (800620c <moveBackward+0x64>)
 80061c4:	f000 fe6f 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061c8:	2201      	movs	r2, #1
 80061ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80061ce:	480f      	ldr	r0, [pc, #60]	@ (800620c <moveBackward+0x64>)
 80061d0:	f000 fe69 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061d4:	2201      	movs	r2, #1
 80061d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80061da:	480c      	ldr	r0, [pc, #48]	@ (800620c <moveBackward+0x64>)
 80061dc:	f000 fe63 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80061e8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80061f2:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2200      	movs	r2, #0
 80061fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2200      	movs	r2, #0
 8006202:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006204:	bf00      	nop
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40010c00 	.word	0x40010c00

08006210 <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006218:	2201      	movs	r2, #1
 800621a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800621e:	4815      	ldr	r0, [pc, #84]	@ (8006274 <moveLeft+0x64>)
 8006220:	f000 fe41 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006224:	2200      	movs	r2, #0
 8006226:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800622a:	4812      	ldr	r0, [pc, #72]	@ (8006274 <moveLeft+0x64>)
 800622c:	f000 fe3b 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006230:	2200      	movs	r2, #0
 8006232:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006236:	480f      	ldr	r0, [pc, #60]	@ (8006274 <moveLeft+0x64>)
 8006238:	f000 fe35 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800623c:	2201      	movs	r2, #1
 800623e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006242:	480c      	ldr	r0, [pc, #48]	@ (8006274 <moveLeft+0x64>)
 8006244:	f000 fe2f 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006250:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2200      	movs	r2, #0
 8006258:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006262:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2200      	movs	r2, #0
 800626a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800626c:	bf00      	nop
 800626e:	3708      	adds	r7, #8
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	40010c00 	.word	0x40010c00

08006278 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006280:	2200      	movs	r2, #0
 8006282:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006286:	4815      	ldr	r0, [pc, #84]	@ (80062dc <moveRight+0x64>)
 8006288:	f000 fe0d 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800628c:	2201      	movs	r2, #1
 800628e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006292:	4812      	ldr	r0, [pc, #72]	@ (80062dc <moveRight+0x64>)
 8006294:	f000 fe07 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006298:	2201      	movs	r2, #1
 800629a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800629e:	480f      	ldr	r0, [pc, #60]	@ (80062dc <moveRight+0x64>)
 80062a0:	f000 fe01 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062a4:	2200      	movs	r2, #0
 80062a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062aa:	480c      	ldr	r0, [pc, #48]	@ (80062dc <moveRight+0x64>)
 80062ac:	f000 fdfb 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2200      	movs	r2, #0
 80062b6:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062c0:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2200      	movs	r2, #0
 80062c8:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062d2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80062d4:	bf00      	nop
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40010c00 	.word	0x40010c00

080062e0 <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80062e8:	2201      	movs	r2, #1
 80062ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80062ee:	4816      	ldr	r0, [pc, #88]	@ (8006348 <moveTurnLeft+0x68>)
 80062f0:	f000 fdd9 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80062f4:	2201      	movs	r2, #1
 80062f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062fa:	4813      	ldr	r0, [pc, #76]	@ (8006348 <moveTurnLeft+0x68>)
 80062fc:	f000 fdd3 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006300:	2200      	movs	r2, #0
 8006302:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006306:	4810      	ldr	r0, [pc, #64]	@ (8006348 <moveTurnLeft+0x68>)
 8006308:	f000 fdcd 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800630c:	2200      	movs	r2, #0
 800630e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006312:	480d      	ldr	r0, [pc, #52]	@ (8006348 <moveTurnLeft+0x68>)
 8006314:	f000 fdc7 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006320:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800632a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006334:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800633e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006340:	bf00      	nop
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	40010c00 	.word	0x40010c00

0800634c <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006354:	2200      	movs	r2, #0
 8006356:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800635a:	4814      	ldr	r0, [pc, #80]	@ (80063ac <moveTurnRight+0x60>)
 800635c:	f000 fda3 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006360:	2200      	movs	r2, #0
 8006362:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006366:	4811      	ldr	r0, [pc, #68]	@ (80063ac <moveTurnRight+0x60>)
 8006368:	f000 fd9d 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 800636c:	2201      	movs	r2, #1
 800636e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006372:	480e      	ldr	r0, [pc, #56]	@ (80063ac <moveTurnRight+0x60>)
 8006374:	f000 fd97 	bl	8006ea6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006378:	2201      	movs	r2, #1
 800637a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800637e:	480b      	ldr	r0, [pc, #44]	@ (80063ac <moveTurnRight+0x60>)
 8006380:	f000 fd91 	bl	8006ea6 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2200      	movs	r2, #0
 800638a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2200      	movs	r2, #0
 8006392:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2200      	movs	r2, #0
 800639a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2200      	movs	r2, #0
 80063a2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80063a4:	bf00      	nop
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40010c00 	.word	0x40010c00

080063b0 <TurnLeft_angle>:
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1
}

void TurnLeft_angle(TIM_HandleTypeDef *htim, int angle)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
	int finish = 0;
 80063ba:	2300      	movs	r3, #0
 80063bc:	613b      	str	r3, [r7, #16]

	float yaw_target = yaw + angle;
 80063be:	4b33      	ldr	r3, [pc, #204]	@ (800648c <TurnLeft_angle+0xdc>)
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	4413      	add	r3, r2
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7fa fca4 	bl	8000d14 <__aeabi_i2f>
 80063cc:	4603      	mov	r3, r0
 80063ce:	617b      	str	r3, [r7, #20]
	if (yaw_target >= 180.0f) yaw_target -= 360.0f;
 80063d0:	492f      	ldr	r1, [pc, #188]	@ (8006490 <TurnLeft_angle+0xe0>)
 80063d2:	6978      	ldr	r0, [r7, #20]
 80063d4:	f7fa fea4 	bl	8001120 <__aeabi_fcmpge>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d005      	beq.n	80063ea <TurnLeft_angle+0x3a>
 80063de:	492d      	ldr	r1, [pc, #180]	@ (8006494 <TurnLeft_angle+0xe4>)
 80063e0:	6978      	ldr	r0, [r7, #20]
 80063e2:	f7fa fbe1 	bl	8000ba8 <__aeabi_fsub>
 80063e6:	4603      	mov	r3, r0
 80063e8:	617b      	str	r3, [r7, #20]

	moveTurnLeft(&htim);
 80063ea:	1d3b      	adds	r3, r7, #4
 80063ec:	4618      	mov	r0, r3
 80063ee:	f7ff ff77 	bl	80062e0 <moveTurnLeft>

	while(!finish)
 80063f2:	e01d      	b.n	8006430 <TurnLeft_angle+0x80>
	{
		MPU6050_DMP_Get_Date(&current_pitch, &current_roll, &current_yaw);
 80063f4:	4a28      	ldr	r2, [pc, #160]	@ (8006498 <TurnLeft_angle+0xe8>)
 80063f6:	4929      	ldr	r1, [pc, #164]	@ (800649c <TurnLeft_angle+0xec>)
 80063f8:	4829      	ldr	r0, [pc, #164]	@ (80064a0 <TurnLeft_angle+0xf0>)
 80063fa:	f7fb f9dd 	bl	80017b8 <MPU6050_DMP_Get_Date>

		float angleDiff = yaw_target - current_yaw;
 80063fe:	4b26      	ldr	r3, [pc, #152]	@ (8006498 <TurnLeft_angle+0xe8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4619      	mov	r1, r3
 8006404:	6978      	ldr	r0, [r7, #20]
 8006406:	f7fa fbcf 	bl	8000ba8 <__aeabi_fsub>
 800640a:	4603      	mov	r3, r0
 800640c:	60fb      	str	r3, [r7, #12]
		if(angleDiff > -5 && angleDiff < 15)
 800640e:	4925      	ldr	r1, [pc, #148]	@ (80064a4 <TurnLeft_angle+0xf4>)
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f7fa fe8f 	bl	8001134 <__aeabi_fcmpgt>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d009      	beq.n	8006430 <TurnLeft_angle+0x80>
 800641c:	4922      	ldr	r1, [pc, #136]	@ (80064a8 <TurnLeft_angle+0xf8>)
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f7fa fe6a 	bl	80010f8 <__aeabi_fcmplt>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <TurnLeft_angle+0x80>
		{
			finish = 1;
 800642a:	2301      	movs	r3, #1
 800642c:	613b      	str	r3, [r7, #16]
			break;
 800642e:	e002      	b.n	8006436 <TurnLeft_angle+0x86>
	while(!finish)
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0de      	beq.n	80063f4 <TurnLeft_angle+0x44>
		}
	}
	yaw += angle;
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <TurnLeft_angle+0xdc>)
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	4413      	add	r3, r2
 800643e:	4a13      	ldr	r2, [pc, #76]	@ (800648c <TurnLeft_angle+0xdc>)
 8006440:	6013      	str	r3, [r2, #0]
	if (yaw >= 180.0f) yaw -= 360.0f;
 8006442:	4b12      	ldr	r3, [pc, #72]	@ (800648c <TurnLeft_angle+0xdc>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4618      	mov	r0, r3
 8006448:	f7fa fc64 	bl	8000d14 <__aeabi_i2f>
 800644c:	4603      	mov	r3, r0
 800644e:	4910      	ldr	r1, [pc, #64]	@ (8006490 <TurnLeft_angle+0xe0>)
 8006450:	4618      	mov	r0, r3
 8006452:	f7fa fe65 	bl	8001120 <__aeabi_fcmpge>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d010      	beq.n	800647e <TurnLeft_angle+0xce>
 800645c:	4b0b      	ldr	r3, [pc, #44]	@ (800648c <TurnLeft_angle+0xdc>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4618      	mov	r0, r3
 8006462:	f7fa fc57 	bl	8000d14 <__aeabi_i2f>
 8006466:	4603      	mov	r3, r0
 8006468:	490a      	ldr	r1, [pc, #40]	@ (8006494 <TurnLeft_angle+0xe4>)
 800646a:	4618      	mov	r0, r3
 800646c:	f7fa fb9c 	bl	8000ba8 <__aeabi_fsub>
 8006470:	4603      	mov	r3, r0
 8006472:	4618      	mov	r0, r3
 8006474:	f7fa fe68 	bl	8001148 <__aeabi_f2iz>
 8006478:	4603      	mov	r3, r0
 800647a:	4a04      	ldr	r2, [pc, #16]	@ (800648c <TurnLeft_angle+0xdc>)
 800647c:	6013      	str	r3, [r2, #0]
	motorBreak();
 800647e:	f7ff fe2d 	bl	80060dc <motorBreak>

}
 8006482:	bf00      	nop
 8006484:	3718      	adds	r7, #24
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20000150 	.word	0x20000150
 8006490:	43340000 	.word	0x43340000
 8006494:	43b40000 	.word	0x43b40000
 8006498:	2000015c 	.word	0x2000015c
 800649c:	20000158 	.word	0x20000158
 80064a0:	20000154 	.word	0x20000154
 80064a4:	c0a00000 	.word	0xc0a00000
 80064a8:	41700000 	.word	0x41700000

080064ac <TurnRight_angle>:

void TurnRight_angle(TIM_HandleTypeDef *htim, int angle)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
	int finish = 0;
 80064b6:	2300      	movs	r3, #0
 80064b8:	617b      	str	r3, [r7, #20]

	float yaw_target = yaw - angle;
 80064ba:	4b32      	ldr	r3, [pc, #200]	@ (8006584 <TurnRight_angle+0xd8>)
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7fa fc26 	bl	8000d14 <__aeabi_i2f>
 80064c8:	4603      	mov	r3, r0
 80064ca:	613b      	str	r3, [r7, #16]
	if (yaw_target < -180.0f) yaw_target += 360.0f;
 80064cc:	492e      	ldr	r1, [pc, #184]	@ (8006588 <TurnRight_angle+0xdc>)
 80064ce:	6938      	ldr	r0, [r7, #16]
 80064d0:	f7fa fe12 	bl	80010f8 <__aeabi_fcmplt>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <TurnRight_angle+0x3a>
 80064da:	492c      	ldr	r1, [pc, #176]	@ (800658c <TurnRight_angle+0xe0>)
 80064dc:	6938      	ldr	r0, [r7, #16]
 80064de:	f7fa fb65 	bl	8000bac <__addsf3>
 80064e2:	4603      	mov	r3, r0
 80064e4:	613b      	str	r3, [r7, #16]

	moveTurnRight(&htim);
 80064e6:	1d3b      	adds	r3, r7, #4
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7ff ff2f 	bl	800634c <moveTurnRight>

	while(!finish)
 80064ee:	e01c      	b.n	800652a <TurnRight_angle+0x7e>
	{
		MPU6050_DMP_Get_Date(&current_pitch, &current_roll, &current_yaw);
 80064f0:	4a27      	ldr	r2, [pc, #156]	@ (8006590 <TurnRight_angle+0xe4>)
 80064f2:	4928      	ldr	r1, [pc, #160]	@ (8006594 <TurnRight_angle+0xe8>)
 80064f4:	4828      	ldr	r0, [pc, #160]	@ (8006598 <TurnRight_angle+0xec>)
 80064f6:	f7fb f95f 	bl	80017b8 <MPU6050_DMP_Get_Date>

		float angleDiff = yaw_target - current_yaw;
 80064fa:	4b25      	ldr	r3, [pc, #148]	@ (8006590 <TurnRight_angle+0xe4>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4619      	mov	r1, r3
 8006500:	6938      	ldr	r0, [r7, #16]
 8006502:	f7fa fb51 	bl	8000ba8 <__aeabi_fsub>
 8006506:	4603      	mov	r3, r0
 8006508:	60fb      	str	r3, [r7, #12]
		if(angleDiff > -15 && angleDiff < 5)
 800650a:	4924      	ldr	r1, [pc, #144]	@ (800659c <TurnRight_angle+0xf0>)
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f7fa fe11 	bl	8001134 <__aeabi_fcmpgt>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d008      	beq.n	800652a <TurnRight_angle+0x7e>
 8006518:	4921      	ldr	r1, [pc, #132]	@ (80065a0 <TurnRight_angle+0xf4>)
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f7fa fdec 	bl	80010f8 <__aeabi_fcmplt>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <TurnRight_angle+0x7e>
		{
			finish = 1;
 8006526:	2301      	movs	r3, #1
 8006528:	617b      	str	r3, [r7, #20]
	while(!finish)
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0df      	beq.n	80064f0 <TurnRight_angle+0x44>
		}
	}
	yaw -= angle;
 8006530:	4b14      	ldr	r3, [pc, #80]	@ (8006584 <TurnRight_angle+0xd8>)
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	4a12      	ldr	r2, [pc, #72]	@ (8006584 <TurnRight_angle+0xd8>)
 800653a:	6013      	str	r3, [r2, #0]
	if(yaw < -180.0f) yaw += 360.0f;
 800653c:	4b11      	ldr	r3, [pc, #68]	@ (8006584 <TurnRight_angle+0xd8>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4618      	mov	r0, r3
 8006542:	f7fa fbe7 	bl	8000d14 <__aeabi_i2f>
 8006546:	4603      	mov	r3, r0
 8006548:	490f      	ldr	r1, [pc, #60]	@ (8006588 <TurnRight_angle+0xdc>)
 800654a:	4618      	mov	r0, r3
 800654c:	f7fa fdd4 	bl	80010f8 <__aeabi_fcmplt>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d010      	beq.n	8006578 <TurnRight_angle+0xcc>
 8006556:	4b0b      	ldr	r3, [pc, #44]	@ (8006584 <TurnRight_angle+0xd8>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4618      	mov	r0, r3
 800655c:	f7fa fbda 	bl	8000d14 <__aeabi_i2f>
 8006560:	4603      	mov	r3, r0
 8006562:	490a      	ldr	r1, [pc, #40]	@ (800658c <TurnRight_angle+0xe0>)
 8006564:	4618      	mov	r0, r3
 8006566:	f7fa fb21 	bl	8000bac <__addsf3>
 800656a:	4603      	mov	r3, r0
 800656c:	4618      	mov	r0, r3
 800656e:	f7fa fdeb 	bl	8001148 <__aeabi_f2iz>
 8006572:	4603      	mov	r3, r0
 8006574:	4a03      	ldr	r2, [pc, #12]	@ (8006584 <TurnRight_angle+0xd8>)
 8006576:	6013      	str	r3, [r2, #0]
	motorBreak();
 8006578:	f7ff fdb0 	bl	80060dc <motorBreak>

}
 800657c:	bf00      	nop
 800657e:	3718      	adds	r7, #24
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20000150 	.word	0x20000150
 8006588:	c3340000 	.word	0xc3340000
 800658c:	43b40000 	.word	0x43b40000
 8006590:	2000015c 	.word	0x2000015c
 8006594:	20000158 	.word	0x20000158
 8006598:	20000154 	.word	0x20000154
 800659c:	c1700000 	.word	0xc1700000
 80065a0:	40a00000 	.word	0x40a00000

080065a4 <HAL_Init>:
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	4b08      	ldr	r3, [pc, #32]	@ (80065cc <HAL_Init+0x28>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a07      	ldr	r2, [pc, #28]	@ (80065cc <HAL_Init+0x28>)
 80065ae:	f043 0310 	orr.w	r3, r3, #16
 80065b2:	6013      	str	r3, [r2, #0]
 80065b4:	2003      	movs	r0, #3
 80065b6:	f000 f947 	bl	8006848 <HAL_NVIC_SetPriorityGrouping>
 80065ba:	2000      	movs	r0, #0
 80065bc:	f000 f808 	bl	80065d0 <HAL_InitTick>
 80065c0:	f7ff f90a 	bl	80057d8 <HAL_MspInit>
 80065c4:	2300      	movs	r3, #0
 80065c6:	4618      	mov	r0, r3
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	40022000 	.word	0x40022000

080065d0 <HAL_InitTick>:
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	4b12      	ldr	r3, [pc, #72]	@ (8006624 <HAL_InitTick+0x54>)
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	4b12      	ldr	r3, [pc, #72]	@ (8006628 <HAL_InitTick+0x58>)
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	4619      	mov	r1, r3
 80065e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80065e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80065ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 f95f 	bl	80068b2 <HAL_SYSTICK_Config>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d001      	beq.n	80065fe <HAL_InitTick+0x2e>
 80065fa:	2301      	movs	r3, #1
 80065fc:	e00e      	b.n	800661c <HAL_InitTick+0x4c>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2b0f      	cmp	r3, #15
 8006602:	d80a      	bhi.n	800661a <HAL_InitTick+0x4a>
 8006604:	2200      	movs	r2, #0
 8006606:	6879      	ldr	r1, [r7, #4]
 8006608:	f04f 30ff 	mov.w	r0, #4294967295
 800660c:	f000 f927 	bl	800685e <HAL_NVIC_SetPriority>
 8006610:	4a06      	ldr	r2, [pc, #24]	@ (800662c <HAL_InitTick+0x5c>)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6013      	str	r3, [r2, #0]
 8006616:	2300      	movs	r3, #0
 8006618:	e000      	b.n	800661c <HAL_InitTick+0x4c>
 800661a:	2301      	movs	r3, #1
 800661c:	4618      	mov	r0, r3
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	20000038 	.word	0x20000038
 8006628:	20000040 	.word	0x20000040
 800662c:	2000003c 	.word	0x2000003c

08006630 <HAL_IncTick>:
 8006630:	b480      	push	{r7}
 8006632:	af00      	add	r7, sp, #0
 8006634:	4b05      	ldr	r3, [pc, #20]	@ (800664c <HAL_IncTick+0x1c>)
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	461a      	mov	r2, r3
 800663a:	4b05      	ldr	r3, [pc, #20]	@ (8006650 <HAL_IncTick+0x20>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4413      	add	r3, r2
 8006640:	4a03      	ldr	r2, [pc, #12]	@ (8006650 <HAL_IncTick+0x20>)
 8006642:	6013      	str	r3, [r2, #0]
 8006644:	bf00      	nop
 8006646:	46bd      	mov	sp, r7
 8006648:	bc80      	pop	{r7}
 800664a:	4770      	bx	lr
 800664c:	20000040 	.word	0x20000040
 8006650:	200002f8 	.word	0x200002f8

08006654 <HAL_GetTick>:
 8006654:	b480      	push	{r7}
 8006656:	af00      	add	r7, sp, #0
 8006658:	4b02      	ldr	r3, [pc, #8]	@ (8006664 <HAL_GetTick+0x10>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4618      	mov	r0, r3
 800665e:	46bd      	mov	sp, r7
 8006660:	bc80      	pop	{r7}
 8006662:	4770      	bx	lr
 8006664:	200002f8 	.word	0x200002f8

08006668 <HAL_Delay>:
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	f7ff fff0 	bl	8006654 <HAL_GetTick>
 8006674:	60b8      	str	r0, [r7, #8]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	60fb      	str	r3, [r7, #12]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006680:	d005      	beq.n	800668e <HAL_Delay+0x26>
 8006682:	4b0a      	ldr	r3, [pc, #40]	@ (80066ac <HAL_Delay+0x44>)
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4413      	add	r3, r2
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	bf00      	nop
 8006690:	f7ff ffe0 	bl	8006654 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	429a      	cmp	r2, r3
 800669e:	d8f7      	bhi.n	8006690 <HAL_Delay+0x28>
 80066a0:	bf00      	nop
 80066a2:	bf00      	nop
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	20000040 	.word	0x20000040

080066b0 <__NVIC_SetPriorityGrouping>:
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f003 0307 	and.w	r3, r3, #7
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	4b0c      	ldr	r3, [pc, #48]	@ (80066f4 <__NVIC_SetPriorityGrouping+0x44>)
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	60bb      	str	r3, [r7, #8]
 80066c6:	68ba      	ldr	r2, [r7, #8]
 80066c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80066cc:	4013      	ands	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	021a      	lsls	r2, r3, #8
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80066dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066e0:	60bb      	str	r3, [r7, #8]
 80066e2:	4a04      	ldr	r2, [pc, #16]	@ (80066f4 <__NVIC_SetPriorityGrouping+0x44>)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	60d3      	str	r3, [r2, #12]
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bc80      	pop	{r7}
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	e000ed00 	.word	0xe000ed00

080066f8 <__NVIC_GetPriorityGrouping>:
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	4b04      	ldr	r3, [pc, #16]	@ (8006710 <__NVIC_GetPriorityGrouping+0x18>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	0a1b      	lsrs	r3, r3, #8
 8006702:	f003 0307 	and.w	r3, r3, #7
 8006706:	4618      	mov	r0, r3
 8006708:	46bd      	mov	sp, r7
 800670a:	bc80      	pop	{r7}
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	e000ed00 	.word	0xe000ed00

08006714 <__NVIC_EnableIRQ>:
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	4603      	mov	r3, r0
 800671c:	71fb      	strb	r3, [r7, #7]
 800671e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006722:	2b00      	cmp	r3, #0
 8006724:	db0b      	blt.n	800673e <__NVIC_EnableIRQ+0x2a>
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	f003 021f 	and.w	r2, r3, #31
 800672c:	4906      	ldr	r1, [pc, #24]	@ (8006748 <__NVIC_EnableIRQ+0x34>)
 800672e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	2001      	movs	r0, #1
 8006736:	fa00 f202 	lsl.w	r2, r0, r2
 800673a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	bc80      	pop	{r7}
 8006746:	4770      	bx	lr
 8006748:	e000e100 	.word	0xe000e100

0800674c <__NVIC_SetPriority>:
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	4603      	mov	r3, r0
 8006754:	6039      	str	r1, [r7, #0]
 8006756:	71fb      	strb	r3, [r7, #7]
 8006758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800675c:	2b00      	cmp	r3, #0
 800675e:	db0a      	blt.n	8006776 <__NVIC_SetPriority+0x2a>
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	b2da      	uxtb	r2, r3
 8006764:	490c      	ldr	r1, [pc, #48]	@ (8006798 <__NVIC_SetPriority+0x4c>)
 8006766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800676a:	0112      	lsls	r2, r2, #4
 800676c:	b2d2      	uxtb	r2, r2
 800676e:	440b      	add	r3, r1
 8006770:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 8006774:	e00a      	b.n	800678c <__NVIC_SetPriority+0x40>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	b2da      	uxtb	r2, r3
 800677a:	4908      	ldr	r1, [pc, #32]	@ (800679c <__NVIC_SetPriority+0x50>)
 800677c:	79fb      	ldrb	r3, [r7, #7]
 800677e:	f003 030f 	and.w	r3, r3, #15
 8006782:	3b04      	subs	r3, #4
 8006784:	0112      	lsls	r2, r2, #4
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	440b      	add	r3, r1
 800678a:	761a      	strb	r2, [r3, #24]
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	bc80      	pop	{r7}
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	e000e100 	.word	0xe000e100
 800679c:	e000ed00 	.word	0xe000ed00

080067a0 <NVIC_EncodePriority>:
 80067a0:	b480      	push	{r7}
 80067a2:	b089      	sub	sp, #36	@ 0x24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f003 0307 	and.w	r3, r3, #7
 80067b2:	61fb      	str	r3, [r7, #28]
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	f1c3 0307 	rsb	r3, r3, #7
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	bf28      	it	cs
 80067be:	2304      	movcs	r3, #4
 80067c0:	61bb      	str	r3, [r7, #24]
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	3304      	adds	r3, #4
 80067c6:	2b06      	cmp	r3, #6
 80067c8:	d902      	bls.n	80067d0 <NVIC_EncodePriority+0x30>
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	3b03      	subs	r3, #3
 80067ce:	e000      	b.n	80067d2 <NVIC_EncodePriority+0x32>
 80067d0:	2300      	movs	r3, #0
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	f04f 32ff 	mov.w	r2, #4294967295
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	fa02 f303 	lsl.w	r3, r2, r3
 80067de:	43da      	mvns	r2, r3
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	401a      	ands	r2, r3
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	409a      	lsls	r2, r3
 80067e8:	f04f 31ff 	mov.w	r1, #4294967295
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	fa01 f303 	lsl.w	r3, r1, r3
 80067f2:	43d9      	mvns	r1, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	400b      	ands	r3, r1
 80067f8:	4313      	orrs	r3, r2
 80067fa:	4618      	mov	r0, r3
 80067fc:	3724      	adds	r7, #36	@ 0x24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bc80      	pop	{r7}
 8006802:	4770      	bx	lr

08006804 <SysTick_Config>:
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	3b01      	subs	r3, #1
 8006810:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006814:	d301      	bcc.n	800681a <SysTick_Config+0x16>
 8006816:	2301      	movs	r3, #1
 8006818:	e00f      	b.n	800683a <SysTick_Config+0x36>
 800681a:	4a0a      	ldr	r2, [pc, #40]	@ (8006844 <SysTick_Config+0x40>)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3b01      	subs	r3, #1
 8006820:	6053      	str	r3, [r2, #4]
 8006822:	210f      	movs	r1, #15
 8006824:	f04f 30ff 	mov.w	r0, #4294967295
 8006828:	f7ff ff90 	bl	800674c <__NVIC_SetPriority>
 800682c:	4b05      	ldr	r3, [pc, #20]	@ (8006844 <SysTick_Config+0x40>)
 800682e:	2200      	movs	r2, #0
 8006830:	609a      	str	r2, [r3, #8]
 8006832:	4b04      	ldr	r3, [pc, #16]	@ (8006844 <SysTick_Config+0x40>)
 8006834:	2207      	movs	r2, #7
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	2300      	movs	r3, #0
 800683a:	4618      	mov	r0, r3
 800683c:	3708      	adds	r7, #8
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	e000e010 	.word	0xe000e010

08006848 <HAL_NVIC_SetPriorityGrouping>:
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f7ff ff2d 	bl	80066b0 <__NVIC_SetPriorityGrouping>
 8006856:	bf00      	nop
 8006858:	3708      	adds	r7, #8
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <HAL_NVIC_SetPriority>:
 800685e:	b580      	push	{r7, lr}
 8006860:	b086      	sub	sp, #24
 8006862:	af00      	add	r7, sp, #0
 8006864:	4603      	mov	r3, r0
 8006866:	60b9      	str	r1, [r7, #8]
 8006868:	607a      	str	r2, [r7, #4]
 800686a:	73fb      	strb	r3, [r7, #15]
 800686c:	2300      	movs	r3, #0
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	f7ff ff42 	bl	80066f8 <__NVIC_GetPriorityGrouping>
 8006874:	6178      	str	r0, [r7, #20]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	68b9      	ldr	r1, [r7, #8]
 800687a:	6978      	ldr	r0, [r7, #20]
 800687c:	f7ff ff90 	bl	80067a0 <NVIC_EncodePriority>
 8006880:	4602      	mov	r2, r0
 8006882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006886:	4611      	mov	r1, r2
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff ff5f 	bl	800674c <__NVIC_SetPriority>
 800688e:	bf00      	nop
 8006890:	3718      	adds	r7, #24
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <HAL_NVIC_EnableIRQ>:
 8006896:	b580      	push	{r7, lr}
 8006898:	b082      	sub	sp, #8
 800689a:	af00      	add	r7, sp, #0
 800689c:	4603      	mov	r3, r0
 800689e:	71fb      	strb	r3, [r7, #7]
 80068a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff ff35 	bl	8006714 <__NVIC_EnableIRQ>
 80068aa:	bf00      	nop
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_SYSTICK_Config>:
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b082      	sub	sp, #8
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7ff ffa2 	bl	8006804 <SysTick_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	4618      	mov	r0, r3
 80068c4:	3708      	adds	r7, #8
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <HAL_DMA_Abort>:
 80068ca:	b480      	push	{r7}
 80068cc:	b085      	sub	sp, #20
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	2300      	movs	r3, #0
 80068d4:	73fb      	strb	r3, [r7, #15]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d008      	beq.n	80068f4 <HAL_DMA_Abort+0x2a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2204      	movs	r2, #4
 80068e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 2020 	strb.w	r2, [r3, #32]
 80068f0:	2301      	movs	r3, #1
 80068f2:	e020      	b.n	8006936 <HAL_DMA_Abort+0x6c>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f022 020e 	bic.w	r2, r2, #14
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f022 0201 	bic.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800691c:	2101      	movs	r1, #1
 800691e:	fa01 f202 	lsl.w	r2, r1, r2
 8006922:	605a      	str	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2020 	strb.w	r2, [r3, #32]
 8006934:	7bfb      	ldrb	r3, [r7, #15]
 8006936:	4618      	mov	r0, r3
 8006938:	3714      	adds	r7, #20
 800693a:	46bd      	mov	sp, r7
 800693c:	bc80      	pop	{r7}
 800693e:	4770      	bx	lr

08006940 <HAL_DMA_Abort_IT>:
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	2300      	movs	r3, #0
 800694a:	73fb      	strb	r3, [r7, #15]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b02      	cmp	r3, #2
 8006956:	d005      	beq.n	8006964 <HAL_DMA_Abort_IT+0x24>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2204      	movs	r2, #4
 800695c:	639a      	str	r2, [r3, #56]	@ 0x38
 800695e:	2301      	movs	r3, #1
 8006960:	73fb      	strb	r3, [r7, #15]
 8006962:	e0d6      	b.n	8006b12 <HAL_DMA_Abort_IT+0x1d2>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f022 020e 	bic.w	r2, r2, #14
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f022 0201 	bic.w	r2, r2, #1
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	4b64      	ldr	r3, [pc, #400]	@ (8006b1c <HAL_DMA_Abort_IT+0x1dc>)
 800698c:	429a      	cmp	r2, r3
 800698e:	d958      	bls.n	8006a42 <HAL_DMA_Abort_IT+0x102>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a62      	ldr	r2, [pc, #392]	@ (8006b20 <HAL_DMA_Abort_IT+0x1e0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d04f      	beq.n	8006a3a <HAL_DMA_Abort_IT+0xfa>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a61      	ldr	r2, [pc, #388]	@ (8006b24 <HAL_DMA_Abort_IT+0x1e4>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d048      	beq.n	8006a36 <HAL_DMA_Abort_IT+0xf6>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a5f      	ldr	r2, [pc, #380]	@ (8006b28 <HAL_DMA_Abort_IT+0x1e8>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d040      	beq.n	8006a30 <HAL_DMA_Abort_IT+0xf0>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a5e      	ldr	r2, [pc, #376]	@ (8006b2c <HAL_DMA_Abort_IT+0x1ec>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d038      	beq.n	8006a2a <HAL_DMA_Abort_IT+0xea>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a5c      	ldr	r2, [pc, #368]	@ (8006b30 <HAL_DMA_Abort_IT+0x1f0>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d030      	beq.n	8006a24 <HAL_DMA_Abort_IT+0xe4>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a5b      	ldr	r2, [pc, #364]	@ (8006b34 <HAL_DMA_Abort_IT+0x1f4>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d028      	beq.n	8006a1e <HAL_DMA_Abort_IT+0xde>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a52      	ldr	r2, [pc, #328]	@ (8006b1c <HAL_DMA_Abort_IT+0x1dc>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d020      	beq.n	8006a18 <HAL_DMA_Abort_IT+0xd8>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a57      	ldr	r2, [pc, #348]	@ (8006b38 <HAL_DMA_Abort_IT+0x1f8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d019      	beq.n	8006a14 <HAL_DMA_Abort_IT+0xd4>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a55      	ldr	r2, [pc, #340]	@ (8006b3c <HAL_DMA_Abort_IT+0x1fc>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d012      	beq.n	8006a10 <HAL_DMA_Abort_IT+0xd0>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a54      	ldr	r2, [pc, #336]	@ (8006b40 <HAL_DMA_Abort_IT+0x200>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00a      	beq.n	8006a0a <HAL_DMA_Abort_IT+0xca>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a52      	ldr	r2, [pc, #328]	@ (8006b44 <HAL_DMA_Abort_IT+0x204>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d102      	bne.n	8006a04 <HAL_DMA_Abort_IT+0xc4>
 80069fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a02:	e01b      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006a08:	e018      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a0e:	e015      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a10:	2310      	movs	r3, #16
 8006a12:	e013      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a14:	2301      	movs	r3, #1
 8006a16:	e011      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a1c:	e00e      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a1e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006a22:	e00b      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006a28:	e008      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a2e:	e005      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a34:	e002      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a36:	2310      	movs	r3, #16
 8006a38:	e000      	b.n	8006a3c <HAL_DMA_Abort_IT+0xfc>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	4a42      	ldr	r2, [pc, #264]	@ (8006b48 <HAL_DMA_Abort_IT+0x208>)
 8006a3e:	6053      	str	r3, [r2, #4]
 8006a40:	e057      	b.n	8006af2 <HAL_DMA_Abort_IT+0x1b2>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a36      	ldr	r2, [pc, #216]	@ (8006b20 <HAL_DMA_Abort_IT+0x1e0>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d04f      	beq.n	8006aec <HAL_DMA_Abort_IT+0x1ac>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a34      	ldr	r2, [pc, #208]	@ (8006b24 <HAL_DMA_Abort_IT+0x1e4>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d048      	beq.n	8006ae8 <HAL_DMA_Abort_IT+0x1a8>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a33      	ldr	r2, [pc, #204]	@ (8006b28 <HAL_DMA_Abort_IT+0x1e8>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d040      	beq.n	8006ae2 <HAL_DMA_Abort_IT+0x1a2>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a31      	ldr	r2, [pc, #196]	@ (8006b2c <HAL_DMA_Abort_IT+0x1ec>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d038      	beq.n	8006adc <HAL_DMA_Abort_IT+0x19c>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a30      	ldr	r2, [pc, #192]	@ (8006b30 <HAL_DMA_Abort_IT+0x1f0>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d030      	beq.n	8006ad6 <HAL_DMA_Abort_IT+0x196>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a2e      	ldr	r2, [pc, #184]	@ (8006b34 <HAL_DMA_Abort_IT+0x1f4>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d028      	beq.n	8006ad0 <HAL_DMA_Abort_IT+0x190>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a26      	ldr	r2, [pc, #152]	@ (8006b1c <HAL_DMA_Abort_IT+0x1dc>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d020      	beq.n	8006aca <HAL_DMA_Abort_IT+0x18a>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a2a      	ldr	r2, [pc, #168]	@ (8006b38 <HAL_DMA_Abort_IT+0x1f8>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d019      	beq.n	8006ac6 <HAL_DMA_Abort_IT+0x186>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a29      	ldr	r2, [pc, #164]	@ (8006b3c <HAL_DMA_Abort_IT+0x1fc>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d012      	beq.n	8006ac2 <HAL_DMA_Abort_IT+0x182>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a27      	ldr	r2, [pc, #156]	@ (8006b40 <HAL_DMA_Abort_IT+0x200>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d00a      	beq.n	8006abc <HAL_DMA_Abort_IT+0x17c>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a26      	ldr	r2, [pc, #152]	@ (8006b44 <HAL_DMA_Abort_IT+0x204>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d102      	bne.n	8006ab6 <HAL_DMA_Abort_IT+0x176>
 8006ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ab4:	e01b      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ab6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006aba:	e018      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006abc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ac0:	e015      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ac2:	2310      	movs	r3, #16
 8006ac4:	e013      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e011      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006aca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ace:	e00e      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ad0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006ad4:	e00b      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ad6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006ada:	e008      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ae0:	e005      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ae2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ae6:	e002      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006ae8:	2310      	movs	r3, #16
 8006aea:	e000      	b.n	8006aee <HAL_DMA_Abort_IT+0x1ae>
 8006aec:	2301      	movs	r3, #1
 8006aee:	4a17      	ldr	r2, [pc, #92]	@ (8006b4c <HAL_DMA_Abort_IT+0x20c>)
 8006af0:	6053      	str	r3, [r2, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2020 	strb.w	r2, [r3, #32]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_DMA_Abort_IT+0x1d2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
 8006b12:	7bfb      	ldrb	r3, [r7, #15]
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	40020080 	.word	0x40020080
 8006b20:	40020008 	.word	0x40020008
 8006b24:	4002001c 	.word	0x4002001c
 8006b28:	40020030 	.word	0x40020030
 8006b2c:	40020044 	.word	0x40020044
 8006b30:	40020058 	.word	0x40020058
 8006b34:	4002006c 	.word	0x4002006c
 8006b38:	40020408 	.word	0x40020408
 8006b3c:	4002041c 	.word	0x4002041c
 8006b40:	40020430 	.word	0x40020430
 8006b44:	40020444 	.word	0x40020444
 8006b48:	40020400 	.word	0x40020400
 8006b4c:	40020000 	.word	0x40020000

08006b50 <HAL_GPIO_Init>:
 8006b50:	b480      	push	{r7}
 8006b52:	b08b      	sub	sp, #44	@ 0x2c
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b5e:	2300      	movs	r3, #0
 8006b60:	623b      	str	r3, [r7, #32]
 8006b62:	e179      	b.n	8006e58 <HAL_GPIO_Init+0x308>
 8006b64:	2201      	movs	r2, #1
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6c:	61fb      	str	r3, [r7, #28]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	69fa      	ldr	r2, [r7, #28]
 8006b74:	4013      	ands	r3, r2
 8006b76:	61bb      	str	r3, [r7, #24]
 8006b78:	69ba      	ldr	r2, [r7, #24]
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	f040 8168 	bne.w	8006e52 <HAL_GPIO_Init+0x302>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	4a96      	ldr	r2, [pc, #600]	@ (8006de0 <HAL_GPIO_Init+0x290>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d05e      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006b8c:	4a94      	ldr	r2, [pc, #592]	@ (8006de0 <HAL_GPIO_Init+0x290>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d875      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006b92:	4a94      	ldr	r2, [pc, #592]	@ (8006de4 <HAL_GPIO_Init+0x294>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d058      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006b98:	4a92      	ldr	r2, [pc, #584]	@ (8006de4 <HAL_GPIO_Init+0x294>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d86f      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006b9e:	4a92      	ldr	r2, [pc, #584]	@ (8006de8 <HAL_GPIO_Init+0x298>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d052      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006ba4:	4a90      	ldr	r2, [pc, #576]	@ (8006de8 <HAL_GPIO_Init+0x298>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d869      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006baa:	4a90      	ldr	r2, [pc, #576]	@ (8006dec <HAL_GPIO_Init+0x29c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d04c      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006bb0:	4a8e      	ldr	r2, [pc, #568]	@ (8006dec <HAL_GPIO_Init+0x29c>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d863      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006bb6:	4a8e      	ldr	r2, [pc, #568]	@ (8006df0 <HAL_GPIO_Init+0x2a0>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d046      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006bbc:	4a8c      	ldr	r2, [pc, #560]	@ (8006df0 <HAL_GPIO_Init+0x2a0>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d85d      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006bc2:	2b12      	cmp	r3, #18
 8006bc4:	d82a      	bhi.n	8006c1c <HAL_GPIO_Init+0xcc>
 8006bc6:	2b12      	cmp	r3, #18
 8006bc8:	d859      	bhi.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006bca:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd0 <HAL_GPIO_Init+0x80>)
 8006bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd0:	08006c4b 	.word	0x08006c4b
 8006bd4:	08006c25 	.word	0x08006c25
 8006bd8:	08006c37 	.word	0x08006c37
 8006bdc:	08006c79 	.word	0x08006c79
 8006be0:	08006c7f 	.word	0x08006c7f
 8006be4:	08006c7f 	.word	0x08006c7f
 8006be8:	08006c7f 	.word	0x08006c7f
 8006bec:	08006c7f 	.word	0x08006c7f
 8006bf0:	08006c7f 	.word	0x08006c7f
 8006bf4:	08006c7f 	.word	0x08006c7f
 8006bf8:	08006c7f 	.word	0x08006c7f
 8006bfc:	08006c7f 	.word	0x08006c7f
 8006c00:	08006c7f 	.word	0x08006c7f
 8006c04:	08006c7f 	.word	0x08006c7f
 8006c08:	08006c7f 	.word	0x08006c7f
 8006c0c:	08006c7f 	.word	0x08006c7f
 8006c10:	08006c7f 	.word	0x08006c7f
 8006c14:	08006c2d 	.word	0x08006c2d
 8006c18:	08006c41 	.word	0x08006c41
 8006c1c:	4a75      	ldr	r2, [pc, #468]	@ (8006df4 <HAL_GPIO_Init+0x2a4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d013      	beq.n	8006c4a <HAL_GPIO_Init+0xfa>
 8006c22:	e02c      	b.n	8006c7e <HAL_GPIO_Init+0x12e>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	623b      	str	r3, [r7, #32]
 8006c2a:	e029      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	3304      	adds	r3, #4
 8006c32:	623b      	str	r3, [r7, #32]
 8006c34:	e024      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	623b      	str	r3, [r7, #32]
 8006c3e:	e01f      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	330c      	adds	r3, #12
 8006c46:	623b      	str	r3, [r7, #32]
 8006c48:	e01a      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d102      	bne.n	8006c58 <HAL_GPIO_Init+0x108>
 8006c52:	2304      	movs	r3, #4
 8006c54:	623b      	str	r3, [r7, #32]
 8006c56:	e013      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d105      	bne.n	8006c6c <HAL_GPIO_Init+0x11c>
 8006c60:	2308      	movs	r3, #8
 8006c62:	623b      	str	r3, [r7, #32]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	69fa      	ldr	r2, [r7, #28]
 8006c68:	611a      	str	r2, [r3, #16]
 8006c6a:	e009      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c6c:	2308      	movs	r3, #8
 8006c6e:	623b      	str	r3, [r7, #32]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	69fa      	ldr	r2, [r7, #28]
 8006c74:	615a      	str	r2, [r3, #20]
 8006c76:	e003      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c78:	2300      	movs	r3, #0
 8006c7a:	623b      	str	r3, [r7, #32]
 8006c7c:	e000      	b.n	8006c80 <HAL_GPIO_Init+0x130>
 8006c7e:	bf00      	nop
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	2bff      	cmp	r3, #255	@ 0xff
 8006c84:	d801      	bhi.n	8006c8a <HAL_GPIO_Init+0x13a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	e001      	b.n	8006c8e <HAL_GPIO_Init+0x13e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	617b      	str	r3, [r7, #20]
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	2bff      	cmp	r3, #255	@ 0xff
 8006c94:	d802      	bhi.n	8006c9c <HAL_GPIO_Init+0x14c>
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	e002      	b.n	8006ca2 <HAL_GPIO_Init+0x152>
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	3b08      	subs	r3, #8
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	613b      	str	r3, [r7, #16]
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	210f      	movs	r1, #15
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb0:	43db      	mvns	r3, r3
 8006cb2:	401a      	ands	r2, r3
 8006cb4:	6a39      	ldr	r1, [r7, #32]
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cbc:	431a      	orrs	r2, r3
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 80c1 	beq.w	8006e52 <HAL_GPIO_Init+0x302>
 8006cd0:	4b49      	ldr	r3, [pc, #292]	@ (8006df8 <HAL_GPIO_Init+0x2a8>)
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	4a48      	ldr	r2, [pc, #288]	@ (8006df8 <HAL_GPIO_Init+0x2a8>)
 8006cd6:	f043 0301 	orr.w	r3, r3, #1
 8006cda:	6193      	str	r3, [r2, #24]
 8006cdc:	4b46      	ldr	r3, [pc, #280]	@ (8006df8 <HAL_GPIO_Init+0x2a8>)
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	60bb      	str	r3, [r7, #8]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	4a44      	ldr	r2, [pc, #272]	@ (8006dfc <HAL_GPIO_Init+0x2ac>)
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	089b      	lsrs	r3, r3, #2
 8006cee:	3302      	adds	r3, #2
 8006cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf4:	60fb      	str	r3, [r7, #12]
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf8:	f003 0303 	and.w	r3, r3, #3
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	220f      	movs	r2, #15
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
 8006d04:	43db      	mvns	r3, r3
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a3c      	ldr	r2, [pc, #240]	@ (8006e00 <HAL_GPIO_Init+0x2b0>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d01f      	beq.n	8006d54 <HAL_GPIO_Init+0x204>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a3b      	ldr	r2, [pc, #236]	@ (8006e04 <HAL_GPIO_Init+0x2b4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d019      	beq.n	8006d50 <HAL_GPIO_Init+0x200>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a3a      	ldr	r2, [pc, #232]	@ (8006e08 <HAL_GPIO_Init+0x2b8>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d013      	beq.n	8006d4c <HAL_GPIO_Init+0x1fc>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a39      	ldr	r2, [pc, #228]	@ (8006e0c <HAL_GPIO_Init+0x2bc>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d00d      	beq.n	8006d48 <HAL_GPIO_Init+0x1f8>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a38      	ldr	r2, [pc, #224]	@ (8006e10 <HAL_GPIO_Init+0x2c0>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d007      	beq.n	8006d44 <HAL_GPIO_Init+0x1f4>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a37      	ldr	r2, [pc, #220]	@ (8006e14 <HAL_GPIO_Init+0x2c4>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d101      	bne.n	8006d40 <HAL_GPIO_Init+0x1f0>
 8006d3c:	2305      	movs	r3, #5
 8006d3e:	e00a      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d40:	2306      	movs	r3, #6
 8006d42:	e008      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d44:	2304      	movs	r3, #4
 8006d46:	e006      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e004      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d4c:	2302      	movs	r3, #2
 8006d4e:	e002      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d50:	2301      	movs	r3, #1
 8006d52:	e000      	b.n	8006d56 <HAL_GPIO_Init+0x206>
 8006d54:	2300      	movs	r3, #0
 8006d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d58:	f002 0203 	and.w	r2, r2, #3
 8006d5c:	0092      	lsls	r2, r2, #2
 8006d5e:	4093      	lsls	r3, r2
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	4925      	ldr	r1, [pc, #148]	@ (8006dfc <HAL_GPIO_Init+0x2ac>)
 8006d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6a:	089b      	lsrs	r3, r3, #2
 8006d6c:	3302      	adds	r3, #2
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d006      	beq.n	8006d8e <HAL_GPIO_Init+0x23e>
 8006d80:	4b25      	ldr	r3, [pc, #148]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	4924      	ldr	r1, [pc, #144]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	608b      	str	r3, [r1, #8]
 8006d8c:	e006      	b.n	8006d9c <HAL_GPIO_Init+0x24c>
 8006d8e:	4b22      	ldr	r3, [pc, #136]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006d90:	689a      	ldr	r2, [r3, #8]
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	43db      	mvns	r3, r3
 8006d96:	4920      	ldr	r1, [pc, #128]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006d98:	4013      	ands	r3, r2
 8006d9a:	608b      	str	r3, [r1, #8]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d006      	beq.n	8006db6 <HAL_GPIO_Init+0x266>
 8006da8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006daa:	68da      	ldr	r2, [r3, #12]
 8006dac:	491a      	ldr	r1, [pc, #104]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	60cb      	str	r3, [r1, #12]
 8006db4:	e006      	b.n	8006dc4 <HAL_GPIO_Init+0x274>
 8006db6:	4b18      	ldr	r3, [pc, #96]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	43db      	mvns	r3, r3
 8006dbe:	4916      	ldr	r1, [pc, #88]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	60cb      	str	r3, [r1, #12]
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d025      	beq.n	8006e1c <HAL_GPIO_Init+0x2cc>
 8006dd0:	4b11      	ldr	r3, [pc, #68]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	4910      	ldr	r1, [pc, #64]	@ (8006e18 <HAL_GPIO_Init+0x2c8>)
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	604b      	str	r3, [r1, #4]
 8006ddc:	e025      	b.n	8006e2a <HAL_GPIO_Init+0x2da>
 8006dde:	bf00      	nop
 8006de0:	10320000 	.word	0x10320000
 8006de4:	10310000 	.word	0x10310000
 8006de8:	10220000 	.word	0x10220000
 8006dec:	10210000 	.word	0x10210000
 8006df0:	10120000 	.word	0x10120000
 8006df4:	10110000 	.word	0x10110000
 8006df8:	40021000 	.word	0x40021000
 8006dfc:	40010000 	.word	0x40010000
 8006e00:	40010800 	.word	0x40010800
 8006e04:	40010c00 	.word	0x40010c00
 8006e08:	40011000 	.word	0x40011000
 8006e0c:	40011400 	.word	0x40011400
 8006e10:	40011800 	.word	0x40011800
 8006e14:	40011c00 	.word	0x40011c00
 8006e18:	40010400 	.word	0x40010400
 8006e1c:	4b15      	ldr	r3, [pc, #84]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e1e:	685a      	ldr	r2, [r3, #4]
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	43db      	mvns	r3, r3
 8006e24:	4913      	ldr	r1, [pc, #76]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e26:	4013      	ands	r3, r2
 8006e28:	604b      	str	r3, [r1, #4]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d006      	beq.n	8006e44 <HAL_GPIO_Init+0x2f4>
 8006e36:	4b0f      	ldr	r3, [pc, #60]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	490e      	ldr	r1, [pc, #56]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	600b      	str	r3, [r1, #0]
 8006e42:	e006      	b.n	8006e52 <HAL_GPIO_Init+0x302>
 8006e44:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	43db      	mvns	r3, r3
 8006e4c:	4909      	ldr	r1, [pc, #36]	@ (8006e74 <HAL_GPIO_Init+0x324>)
 8006e4e:	4013      	ands	r3, r2
 8006e50:	600b      	str	r3, [r1, #0]
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	3301      	adds	r3, #1
 8006e56:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f47f ae7e 	bne.w	8006b64 <HAL_GPIO_Init+0x14>
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	372c      	adds	r7, #44	@ 0x2c
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bc80      	pop	{r7}
 8006e72:	4770      	bx	lr
 8006e74:	40010400 	.word	0x40010400

08006e78 <HAL_GPIO_ReadPin>:
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	460b      	mov	r3, r1
 8006e82:	807b      	strh	r3, [r7, #2]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	887b      	ldrh	r3, [r7, #2]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <HAL_GPIO_ReadPin+0x1e>
 8006e90:	2301      	movs	r3, #1
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	e001      	b.n	8006e9a <HAL_GPIO_ReadPin+0x22>
 8006e96:	2300      	movs	r3, #0
 8006e98:	73fb      	strb	r3, [r7, #15]
 8006e9a:	7bfb      	ldrb	r3, [r7, #15]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bc80      	pop	{r7}
 8006ea4:	4770      	bx	lr

08006ea6 <HAL_GPIO_WritePin>:
 8006ea6:	b480      	push	{r7}
 8006ea8:	b083      	sub	sp, #12
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	807b      	strh	r3, [r7, #2]
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	707b      	strb	r3, [r7, #1]
 8006eb6:	787b      	ldrb	r3, [r7, #1]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <HAL_GPIO_WritePin+0x1e>
 8006ebc:	887a      	ldrh	r2, [r7, #2]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	611a      	str	r2, [r3, #16]
 8006ec2:	e003      	b.n	8006ecc <HAL_GPIO_WritePin+0x26>
 8006ec4:	887b      	ldrh	r3, [r7, #2]
 8006ec6:	041a      	lsls	r2, r3, #16
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	611a      	str	r2, [r3, #16]
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bc80      	pop	{r7}
 8006ed4:	4770      	bx	lr
	...

08006ed8 <HAL_GPIO_EXTI_IRQHandler>:
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	4603      	mov	r3, r0
 8006ee0:	80fb      	strh	r3, [r7, #6]
 8006ee2:	4b08      	ldr	r3, [pc, #32]	@ (8006f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ee4:	695a      	ldr	r2, [r3, #20]
 8006ee6:	88fb      	ldrh	r3, [r7, #6]
 8006ee8:	4013      	ands	r3, r2
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d006      	beq.n	8006efc <HAL_GPIO_EXTI_IRQHandler+0x24>
 8006eee:	4a05      	ldr	r2, [pc, #20]	@ (8006f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ef0:	88fb      	ldrh	r3, [r7, #6]
 8006ef2:	6153      	str	r3, [r2, #20]
 8006ef4:	88fb      	ldrh	r3, [r7, #6]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f7fe fcea 	bl	80058d0 <HAL_GPIO_EXTI_Callback>
 8006efc:	bf00      	nop
 8006efe:	3708      	adds	r7, #8
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	40010400 	.word	0x40010400

08006f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e12b      	b.n	8007172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d106      	bne.n	8006f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f7fb f91c 	bl	800216c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2224      	movs	r2, #36	@ 0x24
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f022 0201 	bic.w	r2, r2, #1
 8006f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006f6c:	f001 f83c 	bl	8007fe8 <HAL_RCC_GetPCLK1Freq>
 8006f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	4a81      	ldr	r2, [pc, #516]	@ (800717c <HAL_I2C_Init+0x274>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d807      	bhi.n	8006f8c <HAL_I2C_Init+0x84>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	4a80      	ldr	r2, [pc, #512]	@ (8007180 <HAL_I2C_Init+0x278>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	bf94      	ite	ls
 8006f84:	2301      	movls	r3, #1
 8006f86:	2300      	movhi	r3, #0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	e006      	b.n	8006f9a <HAL_I2C_Init+0x92>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	4a7d      	ldr	r2, [pc, #500]	@ (8007184 <HAL_I2C_Init+0x27c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	bf94      	ite	ls
 8006f94:	2301      	movls	r3, #1
 8006f96:	2300      	movhi	r3, #0
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d001      	beq.n	8006fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e0e7      	b.n	8007172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	4a78      	ldr	r2, [pc, #480]	@ (8007188 <HAL_I2C_Init+0x280>)
 8006fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8006faa:	0c9b      	lsrs	r3, r3, #18
 8006fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
 8006fc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800717c <HAL_I2C_Init+0x274>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d802      	bhi.n	8006fdc <HAL_I2C_Init+0xd4>
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	e009      	b.n	8006ff0 <HAL_I2C_Init+0xe8>
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006fe2:	fb02 f303 	mul.w	r3, r2, r3
 8006fe6:	4a69      	ldr	r2, [pc, #420]	@ (800718c <HAL_I2C_Init+0x284>)
 8006fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fec:	099b      	lsrs	r3, r3, #6
 8006fee:	3301      	adds	r3, #1
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	6812      	ldr	r2, [r2, #0]
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	69db      	ldr	r3, [r3, #28]
 8006ffe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007002:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	495c      	ldr	r1, [pc, #368]	@ (800717c <HAL_I2C_Init+0x274>)
 800700c:	428b      	cmp	r3, r1
 800700e:	d819      	bhi.n	8007044 <HAL_I2C_Init+0x13c>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	1e59      	subs	r1, r3, #1
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	fbb1 f3f3 	udiv	r3, r1, r3
 800701e:	1c59      	adds	r1, r3, #1
 8007020:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007024:	400b      	ands	r3, r1
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <HAL_I2C_Init+0x138>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	1e59      	subs	r1, r3, #1
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	005b      	lsls	r3, r3, #1
 8007034:	fbb1 f3f3 	udiv	r3, r1, r3
 8007038:	3301      	adds	r3, #1
 800703a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800703e:	e051      	b.n	80070e4 <HAL_I2C_Init+0x1dc>
 8007040:	2304      	movs	r3, #4
 8007042:	e04f      	b.n	80070e4 <HAL_I2C_Init+0x1dc>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d111      	bne.n	8007070 <HAL_I2C_Init+0x168>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	1e58      	subs	r0, r3, #1
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6859      	ldr	r1, [r3, #4]
 8007054:	460b      	mov	r3, r1
 8007056:	005b      	lsls	r3, r3, #1
 8007058:	440b      	add	r3, r1
 800705a:	fbb0 f3f3 	udiv	r3, r0, r3
 800705e:	3301      	adds	r3, #1
 8007060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007064:	2b00      	cmp	r3, #0
 8007066:	bf0c      	ite	eq
 8007068:	2301      	moveq	r3, #1
 800706a:	2300      	movne	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	e012      	b.n	8007096 <HAL_I2C_Init+0x18e>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	1e58      	subs	r0, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6859      	ldr	r1, [r3, #4]
 8007078:	460b      	mov	r3, r1
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	440b      	add	r3, r1
 800707e:	0099      	lsls	r1, r3, #2
 8007080:	440b      	add	r3, r1
 8007082:	fbb0 f3f3 	udiv	r3, r0, r3
 8007086:	3301      	adds	r3, #1
 8007088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800708c:	2b00      	cmp	r3, #0
 800708e:	bf0c      	ite	eq
 8007090:	2301      	moveq	r3, #1
 8007092:	2300      	movne	r3, #0
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <HAL_I2C_Init+0x196>
 800709a:	2301      	movs	r3, #1
 800709c:	e022      	b.n	80070e4 <HAL_I2C_Init+0x1dc>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10e      	bne.n	80070c4 <HAL_I2C_Init+0x1bc>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	1e58      	subs	r0, r3, #1
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6859      	ldr	r1, [r3, #4]
 80070ae:	460b      	mov	r3, r1
 80070b0:	005b      	lsls	r3, r3, #1
 80070b2:	440b      	add	r3, r1
 80070b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80070b8:	3301      	adds	r3, #1
 80070ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070c2:	e00f      	b.n	80070e4 <HAL_I2C_Init+0x1dc>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	1e58      	subs	r0, r3, #1
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6859      	ldr	r1, [r3, #4]
 80070cc:	460b      	mov	r3, r1
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	440b      	add	r3, r1
 80070d2:	0099      	lsls	r1, r3, #2
 80070d4:	440b      	add	r3, r1
 80070d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80070da:	3301      	adds	r3, #1
 80070dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070e4:	6879      	ldr	r1, [r7, #4]
 80070e6:	6809      	ldr	r1, [r1, #0]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69da      	ldr	r2, [r3, #28]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	431a      	orrs	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	430a      	orrs	r2, r1
 8007106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007112:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	6911      	ldr	r1, [r2, #16]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	68d2      	ldr	r2, [r2, #12]
 800711e:	4311      	orrs	r1, r2
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6812      	ldr	r2, [r2, #0]
 8007124:	430b      	orrs	r3, r1
 8007126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	695a      	ldr	r2, [r3, #20]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	431a      	orrs	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	430a      	orrs	r2, r1
 8007142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0201 	orr.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2220      	movs	r2, #32
 800715e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	000186a0 	.word	0x000186a0
 8007180:	001e847f 	.word	0x001e847f
 8007184:	003d08ff 	.word	0x003d08ff
 8007188:	431bde83 	.word	0x431bde83
 800718c:	10624dd3 	.word	0x10624dd3

08007190 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b088      	sub	sp, #32
 8007194:	af02      	add	r7, sp, #8
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	4608      	mov	r0, r1
 800719a:	4611      	mov	r1, r2
 800719c:	461a      	mov	r2, r3
 800719e:	4603      	mov	r3, r0
 80071a0:	817b      	strh	r3, [r7, #10]
 80071a2:	460b      	mov	r3, r1
 80071a4:	813b      	strh	r3, [r7, #8]
 80071a6:	4613      	mov	r3, r2
 80071a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071aa:	f7ff fa53 	bl	8006654 <HAL_GetTick>
 80071ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b20      	cmp	r3, #32
 80071ba:	f040 80d9 	bne.w	8007370 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	2319      	movs	r3, #25
 80071c4:	2201      	movs	r2, #1
 80071c6:	496d      	ldr	r1, [pc, #436]	@ (800737c <HAL_I2C_Mem_Write+0x1ec>)
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 fccd 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80071d4:	2302      	movs	r3, #2
 80071d6:	e0cc      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d101      	bne.n	80071e6 <HAL_I2C_Mem_Write+0x56>
 80071e2:	2302      	movs	r3, #2
 80071e4:	e0c5      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 0301 	and.w	r3, r3, #1
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d007      	beq.n	800720c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f042 0201 	orr.w	r2, r2, #1
 800720a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800721a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2221      	movs	r2, #33	@ 0x21
 8007220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2240      	movs	r2, #64	@ 0x40
 8007228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6a3a      	ldr	r2, [r7, #32]
 8007236:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800723c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	4a4d      	ldr	r2, [pc, #308]	@ (8007380 <HAL_I2C_Mem_Write+0x1f0>)
 800724c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800724e:	88f8      	ldrh	r0, [r7, #6]
 8007250:	893a      	ldrh	r2, [r7, #8]
 8007252:	8979      	ldrh	r1, [r7, #10]
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	9301      	str	r3, [sp, #4]
 8007258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	4603      	mov	r3, r0
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f000 fb04 	bl	800786c <I2C_RequestMemoryWrite>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d052      	beq.n	8007310 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e081      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 fd92 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00d      	beq.n	800729a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007282:	2b04      	cmp	r3, #4
 8007284:	d107      	bne.n	8007296 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007294:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e06b      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729e:	781a      	ldrb	r2, [r3, #0]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072b4:	3b01      	subs	r3, #1
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	3b01      	subs	r3, #1
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	695b      	ldr	r3, [r3, #20]
 80072d0:	f003 0304 	and.w	r3, r3, #4
 80072d4:	2b04      	cmp	r3, #4
 80072d6:	d11b      	bne.n	8007310 <HAL_I2C_Mem_Write+0x180>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d017      	beq.n	8007310 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e4:	781a      	ldrb	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072fa:	3b01      	subs	r3, #1
 80072fc:	b29a      	uxth	r2, r3
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007306:	b29b      	uxth	r3, r3
 8007308:	3b01      	subs	r3, #1
 800730a:	b29a      	uxth	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1aa      	bne.n	800726e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fd85 	bl	8007e2c <I2C_WaitOnBTFFlagUntilTimeout>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00d      	beq.n	8007344 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732c:	2b04      	cmp	r3, #4
 800732e:	d107      	bne.n	8007340 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800733e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	e016      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007352:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2220      	movs	r2, #32
 8007358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800736c:	2300      	movs	r3, #0
 800736e:	e000      	b.n	8007372 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007370:	2302      	movs	r3, #2
  }
}
 8007372:	4618      	mov	r0, r3
 8007374:	3718      	adds	r7, #24
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	00100002 	.word	0x00100002
 8007380:	ffff0000 	.word	0xffff0000

08007384 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b08c      	sub	sp, #48	@ 0x30
 8007388:	af02      	add	r7, sp, #8
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	4608      	mov	r0, r1
 800738e:	4611      	mov	r1, r2
 8007390:	461a      	mov	r2, r3
 8007392:	4603      	mov	r3, r0
 8007394:	817b      	strh	r3, [r7, #10]
 8007396:	460b      	mov	r3, r1
 8007398:	813b      	strh	r3, [r7, #8]
 800739a:	4613      	mov	r3, r2
 800739c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800739e:	2300      	movs	r3, #0
 80073a0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80073a2:	f7ff f957 	bl	8006654 <HAL_GetTick>
 80073a6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	f040 8250 	bne.w	8007856 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	2319      	movs	r3, #25
 80073bc:	2201      	movs	r2, #1
 80073be:	4982      	ldr	r1, [pc, #520]	@ (80075c8 <HAL_I2C_Mem_Read+0x244>)
 80073c0:	68f8      	ldr	r0, [r7, #12]
 80073c2:	f000 fbd1 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 80073c6:	4603      	mov	r3, r0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d001      	beq.n	80073d0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80073cc:	2302      	movs	r3, #2
 80073ce:	e243      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d101      	bne.n	80073de <HAL_I2C_Mem_Read+0x5a>
 80073da:	2302      	movs	r3, #2
 80073dc:	e23c      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2201      	movs	r2, #1
 80073e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d007      	beq.n	8007404 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f042 0201 	orr.w	r2, r2, #1
 8007402:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007412:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2222      	movs	r2, #34	@ 0x22
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2240      	movs	r2, #64	@ 0x40
 8007420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800742e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007434:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800743a:	b29a      	uxth	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	4a62      	ldr	r2, [pc, #392]	@ (80075cc <HAL_I2C_Mem_Read+0x248>)
 8007444:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007446:	88f8      	ldrh	r0, [r7, #6]
 8007448:	893a      	ldrh	r2, [r7, #8]
 800744a:	8979      	ldrh	r1, [r7, #10]
 800744c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744e:	9301      	str	r3, [sp, #4]
 8007450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007452:	9300      	str	r3, [sp, #0]
 8007454:	4603      	mov	r3, r0
 8007456:	68f8      	ldr	r0, [r7, #12]
 8007458:	f000 fa9e 	bl	8007998 <I2C_RequestMemoryRead>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d001      	beq.n	8007466 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e1f8      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800746a:	2b00      	cmp	r3, #0
 800746c:	d113      	bne.n	8007496 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800746e:	2300      	movs	r3, #0
 8007470:	61fb      	str	r3, [r7, #28]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	695b      	ldr	r3, [r3, #20]
 8007478:	61fb      	str	r3, [r7, #28]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	61fb      	str	r3, [r7, #28]
 8007482:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007492:	601a      	str	r2, [r3, #0]
 8007494:	e1cc      	b.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749a:	2b01      	cmp	r3, #1
 800749c:	d11e      	bne.n	80074dc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074ae:	b672      	cpsid	i
}
 80074b0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	695b      	ldr	r3, [r3, #20]
 80074bc:	61bb      	str	r3, [r7, #24]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	61bb      	str	r3, [r7, #24]
 80074c6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80074d8:	b662      	cpsie	i
}
 80074da:	e035      	b.n	8007548 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d11e      	bne.n	8007522 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074f4:	b672      	cpsid	i
}
 80074f6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074f8:	2300      	movs	r3, #0
 80074fa:	617b      	str	r3, [r7, #20]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	617b      	str	r3, [r7, #20]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	617b      	str	r3, [r7, #20]
 800750c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800751c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800751e:	b662      	cpsie	i
}
 8007520:	e012      	b.n	8007548 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007530:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007532:	2300      	movs	r3, #0
 8007534:	613b      	str	r3, [r7, #16]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	613b      	str	r3, [r7, #16]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	699b      	ldr	r3, [r3, #24]
 8007544:	613b      	str	r3, [r7, #16]
 8007546:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007548:	e172      	b.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800754e:	2b03      	cmp	r3, #3
 8007550:	f200 811f 	bhi.w	8007792 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007558:	2b01      	cmp	r3, #1
 800755a:	d123      	bne.n	80075a4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800755c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800755e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f000 fcab 	bl	8007ebc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d001      	beq.n	8007570 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e173      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	691a      	ldr	r2, [r3, #16]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757a:	b2d2      	uxtb	r2, r2
 800757c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007582:	1c5a      	adds	r2, r3, #1
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800758c:	3b01      	subs	r3, #1
 800758e:	b29a      	uxth	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007598:	b29b      	uxth	r3, r3
 800759a:	3b01      	subs	r3, #1
 800759c:	b29a      	uxth	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80075a2:	e145      	b.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d152      	bne.n	8007652 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80075ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	2200      	movs	r2, #0
 80075b4:	4906      	ldr	r1, [pc, #24]	@ (80075d0 <HAL_I2C_Mem_Read+0x24c>)
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 fad6 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d008      	beq.n	80075d4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e148      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
 80075c6:	bf00      	nop
 80075c8:	00100002 	.word	0x00100002
 80075cc:	ffff0000 	.word	0xffff0000
 80075d0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80075d4:	b672      	cpsid	i
}
 80075d6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	691a      	ldr	r2, [r3, #16]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fa:	1c5a      	adds	r2, r3, #1
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007604:	3b01      	subs	r3, #1
 8007606:	b29a      	uxth	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007610:	b29b      	uxth	r3, r3
 8007612:	3b01      	subs	r3, #1
 8007614:	b29a      	uxth	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800761a:	b662      	cpsie	i
}
 800761c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	691a      	ldr	r2, [r3, #16]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007628:	b2d2      	uxtb	r2, r2
 800762a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007630:	1c5a      	adds	r2, r3, #1
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800763a:	3b01      	subs	r3, #1
 800763c:	b29a      	uxth	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007646:	b29b      	uxth	r3, r3
 8007648:	3b01      	subs	r3, #1
 800764a:	b29a      	uxth	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007650:	e0ee      	b.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007658:	2200      	movs	r2, #0
 800765a:	4981      	ldr	r1, [pc, #516]	@ (8007860 <HAL_I2C_Mem_Read+0x4dc>)
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f000 fa83 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d001      	beq.n	800766c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	e0f5      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800767a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800767c:	b672      	cpsid	i
}
 800767e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	691a      	ldr	r2, [r3, #16]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768a:	b2d2      	uxtb	r2, r2
 800768c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007692:	1c5a      	adds	r2, r3, #1
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800769c:	3b01      	subs	r3, #1
 800769e:	b29a      	uxth	r2, r3
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	3b01      	subs	r3, #1
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80076b2:	4b6c      	ldr	r3, [pc, #432]	@ (8007864 <HAL_I2C_Mem_Read+0x4e0>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	08db      	lsrs	r3, r3, #3
 80076b8:	4a6b      	ldr	r2, [pc, #428]	@ (8007868 <HAL_I2C_Mem_Read+0x4e4>)
 80076ba:	fba2 2303 	umull	r2, r3, r2, r3
 80076be:	0a1a      	lsrs	r2, r3, #8
 80076c0:	4613      	mov	r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	00da      	lsls	r2, r3, #3
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80076cc:	6a3b      	ldr	r3, [r7, #32]
 80076ce:	3b01      	subs	r3, #1
 80076d0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d118      	bne.n	800770a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2220      	movs	r2, #32
 80076e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f2:	f043 0220 	orr.w	r2, r3, #32
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80076fa:	b662      	cpsie	i
}
 80076fc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e0a6      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	f003 0304 	and.w	r3, r3, #4
 8007714:	2b04      	cmp	r3, #4
 8007716:	d1d9      	bne.n	80076cc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	691a      	ldr	r2, [r3, #16]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007732:	b2d2      	uxtb	r2, r2
 8007734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007750:	b29b      	uxth	r3, r3
 8007752:	3b01      	subs	r3, #1
 8007754:	b29a      	uxth	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800775a:	b662      	cpsie	i
}
 800775c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007770:	1c5a      	adds	r2, r3, #1
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800777a:	3b01      	subs	r3, #1
 800777c:	b29a      	uxth	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007786:	b29b      	uxth	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007790:	e04e      	b.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007794:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 fb90 	bl	8007ebc <I2C_WaitOnRXNEFlagUntilTimeout>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e058      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	691a      	ldr	r2, [r3, #16]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b0:	b2d2      	uxtb	r2, r2
 80077b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	3b01      	subs	r3, #1
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	695b      	ldr	r3, [r3, #20]
 80077de:	f003 0304 	and.w	r3, r3, #4
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d124      	bne.n	8007830 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ea:	2b03      	cmp	r3, #3
 80077ec:	d107      	bne.n	80077fe <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077fc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	691a      	ldr	r2, [r3, #16]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007808:	b2d2      	uxtb	r2, r2
 800780a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007826:	b29b      	uxth	r3, r3
 8007828:	3b01      	subs	r3, #1
 800782a:	b29a      	uxth	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007834:	2b00      	cmp	r3, #0
 8007836:	f47f ae88 	bne.w	800754a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2220      	movs	r2, #32
 800783e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	e000      	b.n	8007858 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8007856:	2302      	movs	r3, #2
  }
}
 8007858:	4618      	mov	r0, r3
 800785a:	3728      	adds	r7, #40	@ 0x28
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	00010004 	.word	0x00010004
 8007864:	20000038 	.word	0x20000038
 8007868:	14f8b589 	.word	0x14f8b589

0800786c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b088      	sub	sp, #32
 8007870:	af02      	add	r7, sp, #8
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	4608      	mov	r0, r1
 8007876:	4611      	mov	r1, r2
 8007878:	461a      	mov	r2, r3
 800787a:	4603      	mov	r3, r0
 800787c:	817b      	strh	r3, [r7, #10]
 800787e:	460b      	mov	r3, r1
 8007880:	813b      	strh	r3, [r7, #8]
 8007882:	4613      	mov	r3, r2
 8007884:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007894:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	2200      	movs	r2, #0
 800789e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 f960 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00d      	beq.n	80078ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078bc:	d103      	bne.n	80078c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e05f      	b.n	800798a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078ca:	897b      	ldrh	r3, [r7, #10]
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	461a      	mov	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80078d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078dc:	6a3a      	ldr	r2, [r7, #32]
 80078de:	492d      	ldr	r1, [pc, #180]	@ (8007994 <I2C_RequestMemoryWrite+0x128>)
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 f9bb 	bl	8007c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d001      	beq.n	80078f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e04c      	b.n	800798a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078f0:	2300      	movs	r3, #0
 80078f2:	617b      	str	r3, [r7, #20]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007908:	6a39      	ldr	r1, [r7, #32]
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f000 fa46 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00d      	beq.n	8007932 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	2b04      	cmp	r3, #4
 800791c:	d107      	bne.n	800792e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800792c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	e02b      	b.n	800798a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007932:	88fb      	ldrh	r3, [r7, #6]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d105      	bne.n	8007944 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007938:	893b      	ldrh	r3, [r7, #8]
 800793a:	b2da      	uxtb	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	611a      	str	r2, [r3, #16]
 8007942:	e021      	b.n	8007988 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007944:	893b      	ldrh	r3, [r7, #8]
 8007946:	0a1b      	lsrs	r3, r3, #8
 8007948:	b29b      	uxth	r3, r3
 800794a:	b2da      	uxtb	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007954:	6a39      	ldr	r1, [r7, #32]
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f000 fa20 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00d      	beq.n	800797e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007966:	2b04      	cmp	r3, #4
 8007968:	d107      	bne.n	800797a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007978:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e005      	b.n	800798a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800797e:	893b      	ldrh	r3, [r7, #8]
 8007980:	b2da      	uxtb	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	00010002 	.word	0x00010002

08007998 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b088      	sub	sp, #32
 800799c:	af02      	add	r7, sp, #8
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	4608      	mov	r0, r1
 80079a2:	4611      	mov	r1, r2
 80079a4:	461a      	mov	r2, r3
 80079a6:	4603      	mov	r3, r0
 80079a8:	817b      	strh	r3, [r7, #10]
 80079aa:	460b      	mov	r3, r1
 80079ac:	813b      	strh	r3, [r7, #8]
 80079ae:	4613      	mov	r3, r2
 80079b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80079c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	2200      	movs	r2, #0
 80079da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 f8c2 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00d      	beq.n	8007a06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079f8:	d103      	bne.n	8007a02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a00:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e0aa      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a06:	897b      	ldrh	r3, [r7, #10]
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a18:	6a3a      	ldr	r2, [r7, #32]
 8007a1a:	4952      	ldr	r1, [pc, #328]	@ (8007b64 <I2C_RequestMemoryRead+0x1cc>)
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f000 f91d 	bl	8007c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d001      	beq.n	8007a2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e097      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	617b      	str	r3, [r7, #20]
 8007a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a44:	6a39      	ldr	r1, [r7, #32]
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f000 f9a8 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00d      	beq.n	8007a6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d107      	bne.n	8007a6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e076      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a6e:	88fb      	ldrh	r3, [r7, #6]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d105      	bne.n	8007a80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a74:	893b      	ldrh	r3, [r7, #8]
 8007a76:	b2da      	uxtb	r2, r3
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	611a      	str	r2, [r3, #16]
 8007a7e:	e021      	b.n	8007ac4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a80:	893b      	ldrh	r3, [r7, #8]
 8007a82:	0a1b      	lsrs	r3, r3, #8
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	b2da      	uxtb	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a90:	6a39      	ldr	r1, [r7, #32]
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f000 f982 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00d      	beq.n	8007aba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa2:	2b04      	cmp	r3, #4
 8007aa4:	d107      	bne.n	8007ab6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e050      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007aba:	893b      	ldrh	r3, [r7, #8]
 8007abc:	b2da      	uxtb	r2, r3
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ac6:	6a39      	ldr	r1, [r7, #32]
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 f967 	bl	8007d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00d      	beq.n	8007af0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ad8:	2b04      	cmp	r3, #4
 8007ada:	d107      	bne.n	8007aec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007aea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e035      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007afe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007b0c:	68f8      	ldr	r0, [r7, #12]
 8007b0e:	f000 f82b 	bl	8007b68 <I2C_WaitOnFlagUntilTimeout>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00d      	beq.n	8007b34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b26:	d103      	bne.n	8007b30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e013      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007b34:	897b      	ldrh	r3, [r7, #10]
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	f043 0301 	orr.w	r3, r3, #1
 8007b3c:	b2da      	uxtb	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b46:	6a3a      	ldr	r2, [r7, #32]
 8007b48:	4906      	ldr	r1, [pc, #24]	@ (8007b64 <I2C_RequestMemoryRead+0x1cc>)
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 f886 	bl	8007c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e000      	b.n	8007b5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3718      	adds	r7, #24
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	00010002 	.word	0x00010002

08007b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	603b      	str	r3, [r7, #0]
 8007b74:	4613      	mov	r3, r2
 8007b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b78:	e048      	b.n	8007c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b80:	d044      	beq.n	8007c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b82:	f7fe fd67 	bl	8006654 <HAL_GetTick>
 8007b86:	4602      	mov	r2, r0
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d302      	bcc.n	8007b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d139      	bne.n	8007c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	0c1b      	lsrs	r3, r3, #16
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d10d      	bne.n	8007bbe <I2C_WaitOnFlagUntilTimeout+0x56>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
 8007ba8:	43da      	mvns	r2, r3
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	4013      	ands	r3, r2
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	bf0c      	ite	eq
 8007bb4:	2301      	moveq	r3, #1
 8007bb6:	2300      	movne	r3, #0
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	461a      	mov	r2, r3
 8007bbc:	e00c      	b.n	8007bd8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	43da      	mvns	r2, r3
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	4013      	ands	r3, r2
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	bf0c      	ite	eq
 8007bd0:	2301      	moveq	r3, #1
 8007bd2:	2300      	movne	r3, #0
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	79fb      	ldrb	r3, [r7, #7]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d116      	bne.n	8007c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf8:	f043 0220 	orr.w	r2, r3, #32
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e023      	b.n	8007c54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	0c1b      	lsrs	r3, r3, #16
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d10d      	bne.n	8007c32 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	43da      	mvns	r2, r3
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	4013      	ands	r3, r2
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	bf0c      	ite	eq
 8007c28:	2301      	moveq	r3, #1
 8007c2a:	2300      	movne	r3, #0
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	461a      	mov	r2, r3
 8007c30:	e00c      	b.n	8007c4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	43da      	mvns	r2, r3
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	bf0c      	ite	eq
 8007c44:	2301      	moveq	r3, #1
 8007c46:	2300      	movne	r3, #0
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	79fb      	ldrb	r3, [r7, #7]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d093      	beq.n	8007b7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
 8007c68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c6a:	e071      	b.n	8007d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	695b      	ldr	r3, [r3, #20]
 8007c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c7a:	d123      	bne.n	8007cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007c94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb0:	f043 0204 	orr.w	r2, r3, #4
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e067      	b.n	8007d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cca:	d041      	beq.n	8007d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ccc:	f7fe fcc2 	bl	8006654 <HAL_GetTick>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	1ad3      	subs	r3, r2, r3
 8007cd6:	687a      	ldr	r2, [r7, #4]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d302      	bcc.n	8007ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d136      	bne.n	8007d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	0c1b      	lsrs	r3, r3, #16
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d10c      	bne.n	8007d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	43da      	mvns	r2, r3
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	bf14      	ite	ne
 8007cfe:	2301      	movne	r3, #1
 8007d00:	2300      	moveq	r3, #0
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	e00b      	b.n	8007d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	43da      	mvns	r2, r3
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	4013      	ands	r3, r2
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	bf14      	ite	ne
 8007d18:	2301      	movne	r3, #1
 8007d1a:	2300      	moveq	r3, #0
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d3c:	f043 0220 	orr.w	r2, r3, #32
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e021      	b.n	8007d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	0c1b      	lsrs	r3, r3, #16
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d10c      	bne.n	8007d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	43da      	mvns	r2, r3
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	4013      	ands	r3, r2
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	bf14      	ite	ne
 8007d6c:	2301      	movne	r3, #1
 8007d6e:	2300      	moveq	r3, #0
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	e00b      	b.n	8007d8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	699b      	ldr	r3, [r3, #24]
 8007d7a:	43da      	mvns	r2, r3
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	4013      	ands	r3, r2
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	bf14      	ite	ne
 8007d86:	2301      	movne	r3, #1
 8007d88:	2300      	moveq	r3, #0
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f47f af6d 	bne.w	8007c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007da8:	e034      	b.n	8007e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f000 f8e3 	bl	8007f76 <I2C_IsAcknowledgeFailed>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e034      	b.n	8007e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc0:	d028      	beq.n	8007e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dc2:	f7fe fc47 	bl	8006654 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d11d      	bne.n	8007e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007de2:	2b80      	cmp	r3, #128	@ 0x80
 8007de4:	d016      	beq.n	8007e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e00:	f043 0220 	orr.w	r2, r3, #32
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e007      	b.n	8007e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e1e:	2b80      	cmp	r3, #128	@ 0x80
 8007e20:	d1c3      	bne.n	8007daa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007e38:	e034      	b.n	8007ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f000 f89b 	bl	8007f76 <I2C_IsAcknowledgeFailed>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e034      	b.n	8007eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e50:	d028      	beq.n	8007ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e52:	f7fe fbff 	bl	8006654 <HAL_GetTick>
 8007e56:	4602      	mov	r2, r0
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	1ad3      	subs	r3, r2, r3
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d302      	bcc.n	8007e68 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d11d      	bne.n	8007ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	2b04      	cmp	r3, #4
 8007e74:	d016      	beq.n	8007ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2220      	movs	r2, #32
 8007e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e90:	f043 0220 	orr.w	r2, r3, #32
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e007      	b.n	8007eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	f003 0304 	and.w	r3, r3, #4
 8007eae:	2b04      	cmp	r3, #4
 8007eb0:	d1c3      	bne.n	8007e3a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ec8:	e049      	b.n	8007f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	695b      	ldr	r3, [r3, #20]
 8007ed0:	f003 0310 	and.w	r3, r3, #16
 8007ed4:	2b10      	cmp	r3, #16
 8007ed6:	d119      	bne.n	8007f0c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f06f 0210 	mvn.w	r2, #16
 8007ee0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2220      	movs	r2, #32
 8007eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e030      	b.n	8007f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f0c:	f7fe fba2 	bl	8006654 <HAL_GetTick>
 8007f10:	4602      	mov	r2, r0
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d302      	bcc.n	8007f22 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d11d      	bne.n	8007f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	695b      	ldr	r3, [r3, #20]
 8007f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f2c:	2b40      	cmp	r3, #64	@ 0x40
 8007f2e:	d016      	beq.n	8007f5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2220      	movs	r2, #32
 8007f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f4a:	f043 0220 	orr.w	r2, r3, #32
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e007      	b.n	8007f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	695b      	ldr	r3, [r3, #20]
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b40      	cmp	r3, #64	@ 0x40
 8007f6a:	d1ae      	bne.n	8007eca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b083      	sub	sp, #12
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	695b      	ldr	r3, [r3, #20]
 8007f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f8c:	d11b      	bne.n	8007fc6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007f96:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb2:	f043 0204 	orr.w	r2, r3, #4
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e000      	b.n	8007fc8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bc80      	pop	{r7}
 8007fd0:	4770      	bx	lr
	...

08007fd4 <HAL_RCC_GetHCLKFreq>:
 8007fd4:	b480      	push	{r7}
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	4b02      	ldr	r3, [pc, #8]	@ (8007fe4 <HAL_RCC_GetHCLKFreq+0x10>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4618      	mov	r0, r3
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bc80      	pop	{r7}
 8007fe2:	4770      	bx	lr
 8007fe4:	20000038 	.word	0x20000038

08007fe8 <HAL_RCC_GetPCLK1Freq>:
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	f7ff fff2 	bl	8007fd4 <HAL_RCC_GetHCLKFreq>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	4b05      	ldr	r3, [pc, #20]	@ (8008008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	0a1b      	lsrs	r3, r3, #8
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	4903      	ldr	r1, [pc, #12]	@ (800800c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ffe:	5ccb      	ldrb	r3, [r1, r3]
 8008000:	fa22 f303 	lsr.w	r3, r2, r3
 8008004:	4618      	mov	r0, r3
 8008006:	bd80      	pop	{r7, pc}
 8008008:	40021000 	.word	0x40021000
 800800c:	0800b518 	.word	0x0800b518

08008010 <HAL_RCC_GetPCLK2Freq>:
 8008010:	b580      	push	{r7, lr}
 8008012:	af00      	add	r7, sp, #0
 8008014:	f7ff ffde 	bl	8007fd4 <HAL_RCC_GetHCLKFreq>
 8008018:	4602      	mov	r2, r0
 800801a:	4b05      	ldr	r3, [pc, #20]	@ (8008030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	0adb      	lsrs	r3, r3, #11
 8008020:	f003 0307 	and.w	r3, r3, #7
 8008024:	4903      	ldr	r1, [pc, #12]	@ (8008034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008026:	5ccb      	ldrb	r3, [r1, r3]
 8008028:	fa22 f303 	lsr.w	r3, r2, r3
 800802c:	4618      	mov	r0, r3
 800802e:	bd80      	pop	{r7, pc}
 8008030:	40021000 	.word	0x40021000
 8008034:	0800b518 	.word	0x0800b518

08008038 <HAL_TIM_Base_Init>:
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d101      	bne.n	800804a <HAL_TIM_Base_Init+0x12>
 8008046:	2301      	movs	r3, #1
 8008048:	e041      	b.n	80080ce <HAL_TIM_Base_Init+0x96>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <HAL_TIM_Base_Init+0x2c>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7fd fece 	bl	8005e00 <HAL_TIM_Base_MspInit>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2202      	movs	r2, #2
 8008068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	3304      	adds	r3, #4
 8008074:	4619      	mov	r1, r3
 8008076:	4610      	mov	r0, r2
 8008078:	f000 fc64 	bl	8008944 <TIM_Base_SetConfig>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80080cc:	2300      	movs	r3, #0
 80080ce:	4618      	mov	r0, r3
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
	...

080080d8 <HAL_TIM_Base_Start>:
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d001      	beq.n	80080f0 <HAL_TIM_Base_Start+0x18>
 80080ec:	2301      	movs	r3, #1
 80080ee:	e03c      	b.n	800816a <HAL_TIM_Base_Start+0x92>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a1d      	ldr	r2, [pc, #116]	@ (8008174 <HAL_TIM_Base_Start+0x9c>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d018      	beq.n	8008134 <HAL_TIM_Base_Start+0x5c>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a1c      	ldr	r2, [pc, #112]	@ (8008178 <HAL_TIM_Base_Start+0xa0>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d013      	beq.n	8008134 <HAL_TIM_Base_Start+0x5c>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008114:	d00e      	beq.n	8008134 <HAL_TIM_Base_Start+0x5c>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a18      	ldr	r2, [pc, #96]	@ (800817c <HAL_TIM_Base_Start+0xa4>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d009      	beq.n	8008134 <HAL_TIM_Base_Start+0x5c>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a16      	ldr	r2, [pc, #88]	@ (8008180 <HAL_TIM_Base_Start+0xa8>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d004      	beq.n	8008134 <HAL_TIM_Base_Start+0x5c>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a15      	ldr	r2, [pc, #84]	@ (8008184 <HAL_TIM_Base_Start+0xac>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d111      	bne.n	8008158 <HAL_TIM_Base_Start+0x80>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b06      	cmp	r3, #6
 8008144:	d010      	beq.n	8008168 <HAL_TIM_Base_Start+0x90>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f042 0201 	orr.w	r2, r2, #1
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	e007      	b.n	8008168 <HAL_TIM_Base_Start+0x90>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0201 	orr.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	2300      	movs	r3, #0
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	bc80      	pop	{r7}
 8008172:	4770      	bx	lr
 8008174:	40012c00 	.word	0x40012c00
 8008178:	40013400 	.word	0x40013400
 800817c:	40000400 	.word	0x40000400
 8008180:	40000800 	.word	0x40000800
 8008184:	40000c00 	.word	0x40000c00

08008188 <HAL_TIM_Base_Stop>:
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6a1a      	ldr	r2, [r3, #32]
 8008196:	f241 1311 	movw	r3, #4369	@ 0x1111
 800819a:	4013      	ands	r3, r2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d10f      	bne.n	80081c0 <HAL_TIM_Base_Stop+0x38>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	6a1a      	ldr	r2, [r3, #32]
 80081a6:	f240 4344 	movw	r3, #1092	@ 0x444
 80081aa:	4013      	ands	r3, r2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d107      	bne.n	80081c0 <HAL_TIM_Base_Stop+0x38>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f022 0201 	bic.w	r2, r2, #1
 80081be:	601a      	str	r2, [r3, #0]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80081c8:	2300      	movs	r3, #0
 80081ca:	4618      	mov	r0, r3
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bc80      	pop	{r7}
 80081d2:	4770      	bx	lr

080081d4 <HAL_TIM_PWM_Init>:
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_TIM_PWM_Init+0x12>
 80081e2:	2301      	movs	r3, #1
 80081e4:	e041      	b.n	800826a <HAL_TIM_PWM_Init+0x96>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d106      	bne.n	8008200 <HAL_TIM_PWM_Init+0x2c>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f839 	bl	8008272 <HAL_TIM_PWM_MspInit>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2202      	movs	r2, #2
 8008204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3304      	adds	r3, #4
 8008210:	4619      	mov	r1, r3
 8008212:	4610      	mov	r0, r2
 8008214:	f000 fb96 	bl	8008944 <TIM_Base_SetConfig>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008268:	2300      	movs	r3, #0
 800826a:	4618      	mov	r0, r3
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <HAL_TIM_PWM_MspInit>:
 8008272:	b480      	push	{r7}
 8008274:	b083      	sub	sp, #12
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
 800827a:	bf00      	nop
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	bc80      	pop	{r7}
 8008282:	4770      	bx	lr

08008284 <HAL_TIM_PWM_Start>:
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d109      	bne.n	80082a8 <HAL_TIM_PWM_Start+0x24>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800829a:	b2db      	uxtb	r3, r3
 800829c:	2b01      	cmp	r3, #1
 800829e:	bf14      	ite	ne
 80082a0:	2301      	movne	r3, #1
 80082a2:	2300      	moveq	r3, #0
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	e022      	b.n	80082ee <HAL_TIM_PWM_Start+0x6a>
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	d109      	bne.n	80082c2 <HAL_TIM_PWM_Start+0x3e>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	bf14      	ite	ne
 80082ba:	2301      	movne	r3, #1
 80082bc:	2300      	moveq	r3, #0
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	e015      	b.n	80082ee <HAL_TIM_PWM_Start+0x6a>
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b08      	cmp	r3, #8
 80082c6:	d109      	bne.n	80082dc <HAL_TIM_PWM_Start+0x58>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	bf14      	ite	ne
 80082d4:	2301      	movne	r3, #1
 80082d6:	2300      	moveq	r3, #0
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	e008      	b.n	80082ee <HAL_TIM_PWM_Start+0x6a>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	bf14      	ite	ne
 80082e8:	2301      	movne	r3, #1
 80082ea:	2300      	moveq	r3, #0
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <HAL_TIM_PWM_Start+0x72>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e072      	b.n	80083dc <HAL_TIM_PWM_Start+0x158>
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d104      	bne.n	8008306 <HAL_TIM_PWM_Start+0x82>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2202      	movs	r2, #2
 8008300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008304:	e013      	b.n	800832e <HAL_TIM_PWM_Start+0xaa>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b04      	cmp	r3, #4
 800830a:	d104      	bne.n	8008316 <HAL_TIM_PWM_Start+0x92>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008314:	e00b      	b.n	800832e <HAL_TIM_PWM_Start+0xaa>
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	2b08      	cmp	r3, #8
 800831a:	d104      	bne.n	8008326 <HAL_TIM_PWM_Start+0xa2>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2202      	movs	r2, #2
 8008320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008324:	e003      	b.n	800832e <HAL_TIM_PWM_Start+0xaa>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2202      	movs	r2, #2
 800832a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2201      	movs	r2, #1
 8008334:	6839      	ldr	r1, [r7, #0]
 8008336:	4618      	mov	r0, r3
 8008338:	f000 fdcc 	bl	8008ed4 <TIM_CCxChannelCmd>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a28      	ldr	r2, [pc, #160]	@ (80083e4 <HAL_TIM_PWM_Start+0x160>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d004      	beq.n	8008350 <HAL_TIM_PWM_Start+0xcc>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a27      	ldr	r2, [pc, #156]	@ (80083e8 <HAL_TIM_PWM_Start+0x164>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d101      	bne.n	8008354 <HAL_TIM_PWM_Start+0xd0>
 8008350:	2301      	movs	r3, #1
 8008352:	e000      	b.n	8008356 <HAL_TIM_PWM_Start+0xd2>
 8008354:	2300      	movs	r3, #0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d007      	beq.n	800836a <HAL_TIM_PWM_Start+0xe6>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008368:	645a      	str	r2, [r3, #68]	@ 0x44
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a1d      	ldr	r2, [pc, #116]	@ (80083e4 <HAL_TIM_PWM_Start+0x160>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d018      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x122>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a1b      	ldr	r2, [pc, #108]	@ (80083e8 <HAL_TIM_PWM_Start+0x164>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x122>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008386:	d00e      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x122>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a17      	ldr	r2, [pc, #92]	@ (80083ec <HAL_TIM_PWM_Start+0x168>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d009      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x122>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a16      	ldr	r2, [pc, #88]	@ (80083f0 <HAL_TIM_PWM_Start+0x16c>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d004      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x122>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a14      	ldr	r2, [pc, #80]	@ (80083f4 <HAL_TIM_PWM_Start+0x170>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d111      	bne.n	80083ca <HAL_TIM_PWM_Start+0x146>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	60fb      	str	r3, [r7, #12]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b06      	cmp	r3, #6
 80083b6:	d010      	beq.n	80083da <HAL_TIM_PWM_Start+0x156>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f042 0201 	orr.w	r2, r2, #1
 80083c6:	601a      	str	r2, [r3, #0]
 80083c8:	e007      	b.n	80083da <HAL_TIM_PWM_Start+0x156>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f042 0201 	orr.w	r2, r2, #1
 80083d8:	601a      	str	r2, [r3, #0]
 80083da:	2300      	movs	r3, #0
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	40012c00 	.word	0x40012c00
 80083e8:	40013400 	.word	0x40013400
 80083ec:	40000400 	.word	0x40000400
 80083f0:	40000800 	.word	0x40000800
 80083f4:	40000c00 	.word	0x40000c00

080083f8 <HAL_TIM_IRQHandler>:
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	60fb      	str	r3, [r7, #12]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	60bb      	str	r3, [r7, #8]
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	f003 0302 	and.w	r3, r3, #2
 8008416:	2b00      	cmp	r3, #0
 8008418:	d020      	beq.n	800845c <HAL_TIM_IRQHandler+0x64>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f003 0302 	and.w	r3, r3, #2
 8008420:	2b00      	cmp	r3, #0
 8008422:	d01b      	beq.n	800845c <HAL_TIM_IRQHandler+0x64>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f06f 0202 	mvn.w	r2, #2
 800842c:	611a      	str	r2, [r3, #16]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2201      	movs	r2, #1
 8008432:	771a      	strb	r2, [r3, #28]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	f003 0303 	and.w	r3, r3, #3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d003      	beq.n	800844a <HAL_TIM_IRQHandler+0x52>
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fa63 	bl	800890e <HAL_TIM_IC_CaptureCallback>
 8008448:	e005      	b.n	8008456 <HAL_TIM_IRQHandler+0x5e>
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fa56 	bl	80088fc <HAL_TIM_OC_DelayElapsedCallback>
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fa65 	bl	8008920 <HAL_TIM_PWM_PulseFinishedCallback>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	771a      	strb	r2, [r3, #28]
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d020      	beq.n	80084a8 <HAL_TIM_IRQHandler+0xb0>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f003 0304 	and.w	r3, r3, #4
 800846c:	2b00      	cmp	r3, #0
 800846e:	d01b      	beq.n	80084a8 <HAL_TIM_IRQHandler+0xb0>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f06f 0204 	mvn.w	r2, #4
 8008478:	611a      	str	r2, [r3, #16]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2202      	movs	r2, #2
 800847e:	771a      	strb	r2, [r3, #28]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	699b      	ldr	r3, [r3, #24]
 8008486:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800848a:	2b00      	cmp	r3, #0
 800848c:	d003      	beq.n	8008496 <HAL_TIM_IRQHandler+0x9e>
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 fa3d 	bl	800890e <HAL_TIM_IC_CaptureCallback>
 8008494:	e005      	b.n	80084a2 <HAL_TIM_IRQHandler+0xaa>
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fa30 	bl	80088fc <HAL_TIM_OC_DelayElapsedCallback>
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 fa3f 	bl	8008920 <HAL_TIM_PWM_PulseFinishedCallback>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	771a      	strb	r2, [r3, #28]
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	f003 0308 	and.w	r3, r3, #8
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d020      	beq.n	80084f4 <HAL_TIM_IRQHandler+0xfc>
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f003 0308 	and.w	r3, r3, #8
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d01b      	beq.n	80084f4 <HAL_TIM_IRQHandler+0xfc>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f06f 0208 	mvn.w	r2, #8
 80084c4:	611a      	str	r2, [r3, #16]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2204      	movs	r2, #4
 80084ca:	771a      	strb	r2, [r3, #28]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	f003 0303 	and.w	r3, r3, #3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d003      	beq.n	80084e2 <HAL_TIM_IRQHandler+0xea>
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fa17 	bl	800890e <HAL_TIM_IC_CaptureCallback>
 80084e0:	e005      	b.n	80084ee <HAL_TIM_IRQHandler+0xf6>
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 fa0a 	bl	80088fc <HAL_TIM_OC_DelayElapsedCallback>
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 fa19 	bl	8008920 <HAL_TIM_PWM_PulseFinishedCallback>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	771a      	strb	r2, [r3, #28]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	f003 0310 	and.w	r3, r3, #16
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d020      	beq.n	8008540 <HAL_TIM_IRQHandler+0x148>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f003 0310 	and.w	r3, r3, #16
 8008504:	2b00      	cmp	r3, #0
 8008506:	d01b      	beq.n	8008540 <HAL_TIM_IRQHandler+0x148>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f06f 0210 	mvn.w	r2, #16
 8008510:	611a      	str	r2, [r3, #16]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2208      	movs	r2, #8
 8008516:	771a      	strb	r2, [r3, #28]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	69db      	ldr	r3, [r3, #28]
 800851e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008522:	2b00      	cmp	r3, #0
 8008524:	d003      	beq.n	800852e <HAL_TIM_IRQHandler+0x136>
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f9f1 	bl	800890e <HAL_TIM_IC_CaptureCallback>
 800852c:	e005      	b.n	800853a <HAL_TIM_IRQHandler+0x142>
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f9e4 	bl	80088fc <HAL_TIM_OC_DelayElapsedCallback>
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f9f3 	bl	8008920 <HAL_TIM_PWM_PulseFinishedCallback>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	771a      	strb	r2, [r3, #28]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	f003 0301 	and.w	r3, r3, #1
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00c      	beq.n	8008564 <HAL_TIM_IRQHandler+0x16c>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	2b00      	cmp	r3, #0
 8008552:	d007      	beq.n	8008564 <HAL_TIM_IRQHandler+0x16c>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f06f 0201 	mvn.w	r2, #1
 800855c:	611a      	str	r2, [r3, #16]
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f9c3 	bl	80088ea <HAL_TIM_PeriodElapsedCallback>
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00c      	beq.n	8008588 <HAL_TIM_IRQHandler+0x190>
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008574:	2b00      	cmp	r3, #0
 8008576:	d007      	beq.n	8008588 <HAL_TIM_IRQHandler+0x190>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008580:	611a      	str	r2, [r3, #16]
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fd3f 	bl	8009006 <HAL_TIMEx_BreakCallback>
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00c      	beq.n	80085ac <HAL_TIM_IRQHandler+0x1b4>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008598:	2b00      	cmp	r3, #0
 800859a:	d007      	beq.n	80085ac <HAL_TIM_IRQHandler+0x1b4>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80085a4:	611a      	str	r2, [r3, #16]
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 f9c3 	bl	8008932 <HAL_TIM_TriggerCallback>
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	f003 0320 	and.w	r3, r3, #32
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00c      	beq.n	80085d0 <HAL_TIM_IRQHandler+0x1d8>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f003 0320 	and.w	r3, r3, #32
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d007      	beq.n	80085d0 <HAL_TIM_IRQHandler+0x1d8>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f06f 0220 	mvn.w	r2, #32
 80085c8:	611a      	str	r2, [r3, #16]
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fd12 	bl	8008ff4 <HAL_TIMEx_CommutCallback>
 80085d0:	bf00      	nop
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <HAL_TIM_PWM_ConfigChannel>:
 80085d8:	b580      	push	{r7, lr}
 80085da:	b086      	sub	sp, #24
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
 80085e4:	2300      	movs	r3, #0
 80085e6:	75fb      	strb	r3, [r7, #23]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d101      	bne.n	80085f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80085f2:	2302      	movs	r3, #2
 80085f4:	e0ae      	b.n	8008754 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b0c      	cmp	r3, #12
 8008602:	f200 809f 	bhi.w	8008744 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008606:	a201      	add	r2, pc, #4	@ (adr r2, 800860c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860c:	08008641 	.word	0x08008641
 8008610:	08008745 	.word	0x08008745
 8008614:	08008745 	.word	0x08008745
 8008618:	08008745 	.word	0x08008745
 800861c:	08008681 	.word	0x08008681
 8008620:	08008745 	.word	0x08008745
 8008624:	08008745 	.word	0x08008745
 8008628:	08008745 	.word	0x08008745
 800862c:	080086c3 	.word	0x080086c3
 8008630:	08008745 	.word	0x08008745
 8008634:	08008745 	.word	0x08008745
 8008638:	08008745 	.word	0x08008745
 800863c:	08008703 	.word	0x08008703
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68b9      	ldr	r1, [r7, #8]
 8008646:	4618      	mov	r0, r3
 8008648:	f000 fa02 	bl	8008a50 <TIM_OC1_SetConfig>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	699a      	ldr	r2, [r3, #24]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f042 0208 	orr.w	r2, r2, #8
 800865a:	619a      	str	r2, [r3, #24]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699a      	ldr	r2, [r3, #24]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0204 	bic.w	r2, r2, #4
 800866a:	619a      	str	r2, [r3, #24]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	6999      	ldr	r1, [r3, #24]
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	691a      	ldr	r2, [r3, #16]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	430a      	orrs	r2, r1
 800867c:	619a      	str	r2, [r3, #24]
 800867e:	e064      	b.n	800874a <HAL_TIM_PWM_ConfigChannel+0x172>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	68b9      	ldr	r1, [r7, #8]
 8008686:	4618      	mov	r0, r3
 8008688:	f000 fa52 	bl	8008b30 <TIM_OC2_SetConfig>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	699a      	ldr	r2, [r3, #24]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800869a:	619a      	str	r2, [r3, #24]
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	699a      	ldr	r2, [r3, #24]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086aa:	619a      	str	r2, [r3, #24]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	6999      	ldr	r1, [r3, #24]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	021a      	lsls	r2, r3, #8
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	430a      	orrs	r2, r1
 80086be:	619a      	str	r2, [r3, #24]
 80086c0:	e043      	b.n	800874a <HAL_TIM_PWM_ConfigChannel+0x172>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68b9      	ldr	r1, [r7, #8]
 80086c8:	4618      	mov	r0, r3
 80086ca:	f000 faa5 	bl	8008c18 <TIM_OC3_SetConfig>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	69da      	ldr	r2, [r3, #28]
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f042 0208 	orr.w	r2, r2, #8
 80086dc:	61da      	str	r2, [r3, #28]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	69da      	ldr	r2, [r3, #28]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f022 0204 	bic.w	r2, r2, #4
 80086ec:	61da      	str	r2, [r3, #28]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	69d9      	ldr	r1, [r3, #28]
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	691a      	ldr	r2, [r3, #16]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	61da      	str	r2, [r3, #28]
 8008700:	e023      	b.n	800874a <HAL_TIM_PWM_ConfigChannel+0x172>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68b9      	ldr	r1, [r7, #8]
 8008708:	4618      	mov	r0, r3
 800870a:	f000 faf9 	bl	8008d00 <TIM_OC4_SetConfig>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	69da      	ldr	r2, [r3, #28]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800871c:	61da      	str	r2, [r3, #28]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	69da      	ldr	r2, [r3, #28]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800872c:	61da      	str	r2, [r3, #28]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	69d9      	ldr	r1, [r3, #28]
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	691b      	ldr	r3, [r3, #16]
 8008738:	021a      	lsls	r2, r3, #8
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	430a      	orrs	r2, r1
 8008740:	61da      	str	r2, [r3, #28]
 8008742:	e002      	b.n	800874a <HAL_TIM_PWM_ConfigChannel+0x172>
 8008744:	2301      	movs	r3, #1
 8008746:	75fb      	strb	r3, [r7, #23]
 8008748:	bf00      	nop
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8008752:	7dfb      	ldrb	r3, [r7, #23]
 8008754:	4618      	mov	r0, r3
 8008756:	3718      	adds	r7, #24
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <HAL_TIM_ConfigClockSource>:
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
 8008766:	2300      	movs	r3, #0
 8008768:	73fb      	strb	r3, [r7, #15]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008770:	2b01      	cmp	r3, #1
 8008772:	d101      	bne.n	8008778 <HAL_TIM_ConfigClockSource+0x1c>
 8008774:	2302      	movs	r3, #2
 8008776:	e0b4      	b.n	80088e2 <HAL_TIM_ConfigClockSource+0x186>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	60bb      	str	r3, [r7, #8]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008796:	60bb      	str	r3, [r7, #8]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800879e:	60bb      	str	r3, [r7, #8]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68ba      	ldr	r2, [r7, #8]
 80087a6:	609a      	str	r2, [r3, #8]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087b0:	d03e      	beq.n	8008830 <HAL_TIM_ConfigClockSource+0xd4>
 80087b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087b6:	f200 8087 	bhi.w	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087be:	f000 8086 	beq.w	80088ce <HAL_TIM_ConfigClockSource+0x172>
 80087c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087c6:	d87f      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087c8:	2b70      	cmp	r3, #112	@ 0x70
 80087ca:	d01a      	beq.n	8008802 <HAL_TIM_ConfigClockSource+0xa6>
 80087cc:	2b70      	cmp	r3, #112	@ 0x70
 80087ce:	d87b      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d0:	2b60      	cmp	r3, #96	@ 0x60
 80087d2:	d050      	beq.n	8008876 <HAL_TIM_ConfigClockSource+0x11a>
 80087d4:	2b60      	cmp	r3, #96	@ 0x60
 80087d6:	d877      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d8:	2b50      	cmp	r3, #80	@ 0x50
 80087da:	d03c      	beq.n	8008856 <HAL_TIM_ConfigClockSource+0xfa>
 80087dc:	2b50      	cmp	r3, #80	@ 0x50
 80087de:	d873      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087e0:	2b40      	cmp	r3, #64	@ 0x40
 80087e2:	d058      	beq.n	8008896 <HAL_TIM_ConfigClockSource+0x13a>
 80087e4:	2b40      	cmp	r3, #64	@ 0x40
 80087e6:	d86f      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087e8:	2b30      	cmp	r3, #48	@ 0x30
 80087ea:	d064      	beq.n	80088b6 <HAL_TIM_ConfigClockSource+0x15a>
 80087ec:	2b30      	cmp	r3, #48	@ 0x30
 80087ee:	d86b      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087f0:	2b20      	cmp	r3, #32
 80087f2:	d060      	beq.n	80088b6 <HAL_TIM_ConfigClockSource+0x15a>
 80087f4:	2b20      	cmp	r3, #32
 80087f6:	d867      	bhi.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d05c      	beq.n	80088b6 <HAL_TIM_ConfigClockSource+0x15a>
 80087fc:	2b10      	cmp	r3, #16
 80087fe:	d05a      	beq.n	80088b6 <HAL_TIM_ConfigClockSource+0x15a>
 8008800:	e062      	b.n	80088c8 <HAL_TIM_ConfigClockSource+0x16c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6818      	ldr	r0, [r3, #0]
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	6899      	ldr	r1, [r3, #8]
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	f000 fb40 	bl	8008e96 <TIM_ETR_SetConfig>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	60bb      	str	r3, [r7, #8]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008824:	60bb      	str	r3, [r7, #8]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	609a      	str	r2, [r3, #8]
 800882e:	e04f      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6818      	ldr	r0, [r3, #0]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	6899      	ldr	r1, [r3, #8]
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	f000 fb29 	bl	8008e96 <TIM_ETR_SetConfig>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689a      	ldr	r2, [r3, #8]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008852:	609a      	str	r2, [r3, #8]
 8008854:	e03c      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6818      	ldr	r0, [r3, #0]
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	6859      	ldr	r1, [r3, #4]
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	461a      	mov	r2, r3
 8008864:	f000 faa0 	bl	8008da8 <TIM_TI1_ConfigInputStage>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2150      	movs	r1, #80	@ 0x50
 800886e:	4618      	mov	r0, r3
 8008870:	f000 faf7 	bl	8008e62 <TIM_ITRx_SetConfig>
 8008874:	e02c      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6818      	ldr	r0, [r3, #0]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	6859      	ldr	r1, [r3, #4]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	461a      	mov	r2, r3
 8008884:	f000 fabe 	bl	8008e04 <TIM_TI2_ConfigInputStage>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2160      	movs	r1, #96	@ 0x60
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fae7 	bl	8008e62 <TIM_ITRx_SetConfig>
 8008894:	e01c      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6818      	ldr	r0, [r3, #0]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	6859      	ldr	r1, [r3, #4]
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	461a      	mov	r2, r3
 80088a4:	f000 fa80 	bl	8008da8 <TIM_TI1_ConfigInputStage>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	2140      	movs	r1, #64	@ 0x40
 80088ae:	4618      	mov	r0, r3
 80088b0:	f000 fad7 	bl	8008e62 <TIM_ITRx_SetConfig>
 80088b4:	e00c      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4619      	mov	r1, r3
 80088c0:	4610      	mov	r0, r2
 80088c2:	f000 face 	bl	8008e62 <TIM_ITRx_SetConfig>
 80088c6:	e003      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 80088c8:	2301      	movs	r3, #1
 80088ca:	73fb      	strb	r3, [r7, #15]
 80088cc:	e000      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x174>
 80088ce:	bf00      	nop
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80088e0:	7bfb      	ldrb	r3, [r7, #15]
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <HAL_TIM_PeriodElapsedCallback>:
 80088ea:	b480      	push	{r7}
 80088ec:	b083      	sub	sp, #12
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
 80088f2:	bf00      	nop
 80088f4:	370c      	adds	r7, #12
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bc80      	pop	{r7}
 80088fa:	4770      	bx	lr

080088fc <HAL_TIM_OC_DelayElapsedCallback>:
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	bc80      	pop	{r7}
 800890c:	4770      	bx	lr

0800890e <HAL_TIM_IC_CaptureCallback>:
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr

08008920 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	bc80      	pop	{r7}
 8008930:	4770      	bx	lr

08008932 <HAL_TIM_TriggerCallback>:
 8008932:	b480      	push	{r7}
 8008934:	b083      	sub	sp, #12
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
 800893a:	bf00      	nop
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	bc80      	pop	{r7}
 8008942:	4770      	bx	lr

08008944 <TIM_Base_SetConfig>:
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	60fb      	str	r3, [r7, #12]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a39      	ldr	r2, [pc, #228]	@ (8008a3c <TIM_Base_SetConfig+0xf8>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d013      	beq.n	8008984 <TIM_Base_SetConfig+0x40>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a38      	ldr	r2, [pc, #224]	@ (8008a40 <TIM_Base_SetConfig+0xfc>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d00f      	beq.n	8008984 <TIM_Base_SetConfig+0x40>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800896a:	d00b      	beq.n	8008984 <TIM_Base_SetConfig+0x40>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a35      	ldr	r2, [pc, #212]	@ (8008a44 <TIM_Base_SetConfig+0x100>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d007      	beq.n	8008984 <TIM_Base_SetConfig+0x40>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a34      	ldr	r2, [pc, #208]	@ (8008a48 <TIM_Base_SetConfig+0x104>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_Base_SetConfig+0x40>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a33      	ldr	r2, [pc, #204]	@ (8008a4c <TIM_Base_SetConfig+0x108>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d108      	bne.n	8008996 <TIM_Base_SetConfig+0x52>
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	4313      	orrs	r3, r2
 8008994:	60fb      	str	r3, [r7, #12]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a28      	ldr	r2, [pc, #160]	@ (8008a3c <TIM_Base_SetConfig+0xf8>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d013      	beq.n	80089c6 <TIM_Base_SetConfig+0x82>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a27      	ldr	r2, [pc, #156]	@ (8008a40 <TIM_Base_SetConfig+0xfc>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d00f      	beq.n	80089c6 <TIM_Base_SetConfig+0x82>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ac:	d00b      	beq.n	80089c6 <TIM_Base_SetConfig+0x82>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a24      	ldr	r2, [pc, #144]	@ (8008a44 <TIM_Base_SetConfig+0x100>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d007      	beq.n	80089c6 <TIM_Base_SetConfig+0x82>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a23      	ldr	r2, [pc, #140]	@ (8008a48 <TIM_Base_SetConfig+0x104>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d003      	beq.n	80089c6 <TIM_Base_SetConfig+0x82>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a22      	ldr	r2, [pc, #136]	@ (8008a4c <TIM_Base_SetConfig+0x108>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d108      	bne.n	80089d8 <TIM_Base_SetConfig+0x94>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	60fb      	str	r3, [r7, #12]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	601a      	str	r2, [r3, #0]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	689a      	ldr	r2, [r3, #8]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a0f      	ldr	r2, [pc, #60]	@ (8008a3c <TIM_Base_SetConfig+0xf8>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d003      	beq.n	8008a0c <TIM_Base_SetConfig+0xc8>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	4a0e      	ldr	r2, [pc, #56]	@ (8008a40 <TIM_Base_SetConfig+0xfc>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d103      	bne.n	8008a14 <TIM_Base_SetConfig+0xd0>
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	691a      	ldr	r2, [r3, #16]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	631a      	str	r2, [r3, #48]	@ 0x30
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	615a      	str	r2, [r3, #20]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	f003 0301 	and.w	r3, r3, #1
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d005      	beq.n	8008a32 <TIM_Base_SetConfig+0xee>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	f023 0201 	bic.w	r2, r3, #1
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	611a      	str	r2, [r3, #16]
 8008a32:	bf00      	nop
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bc80      	pop	{r7}
 8008a3a:	4770      	bx	lr
 8008a3c:	40012c00 	.word	0x40012c00
 8008a40:	40013400 	.word	0x40013400
 8008a44:	40000400 	.word	0x40000400
 8008a48:	40000800 	.word	0x40000800
 8008a4c:	40000c00 	.word	0x40000c00

08008a50 <TIM_OC1_SetConfig>:
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a1b      	ldr	r3, [r3, #32]
 8008a5e:	617b      	str	r3, [r7, #20]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a1b      	ldr	r3, [r3, #32]
 8008a64:	f023 0201 	bic.w	r2, r3, #1
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	621a      	str	r2, [r3, #32]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	613b      	str	r3, [r7, #16]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	60fb      	str	r3, [r7, #12]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a7e:	60fb      	str	r3, [r7, #12]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	60fb      	str	r3, [r7, #12]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f023 0302 	bic.w	r3, r3, #2
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a20      	ldr	r2, [pc, #128]	@ (8008b28 <TIM_OC1_SetConfig+0xd8>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_OC1_SetConfig+0x64>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a1f      	ldr	r2, [pc, #124]	@ (8008b2c <TIM_OC1_SetConfig+0xdc>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d10c      	bne.n	8008ace <TIM_OC1_SetConfig+0x7e>
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	f023 0308 	bic.w	r3, r3, #8
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	697a      	ldr	r2, [r7, #20]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	617b      	str	r3, [r7, #20]
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	f023 0304 	bic.w	r3, r3, #4
 8008acc:	617b      	str	r3, [r7, #20]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a15      	ldr	r2, [pc, #84]	@ (8008b28 <TIM_OC1_SetConfig+0xd8>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d003      	beq.n	8008ade <TIM_OC1_SetConfig+0x8e>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a14      	ldr	r2, [pc, #80]	@ (8008b2c <TIM_OC1_SetConfig+0xdc>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d111      	bne.n	8008b02 <TIM_OC1_SetConfig+0xb2>
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ae4:	613b      	str	r3, [r7, #16]
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008aec:	613b      	str	r3, [r7, #16]
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	693a      	ldr	r2, [r7, #16]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	613b      	str	r3, [r7, #16]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	693a      	ldr	r2, [r7, #16]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	613b      	str	r3, [r7, #16]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	693a      	ldr	r2, [r7, #16]
 8008b06:	605a      	str	r2, [r3, #4]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	619a      	str	r2, [r3, #24]
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	685a      	ldr	r2, [r3, #4]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	621a      	str	r2, [r3, #32]
 8008b1c:	bf00      	nop
 8008b1e:	371c      	adds	r7, #28
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bc80      	pop	{r7}
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	40012c00 	.word	0x40012c00
 8008b2c:	40013400 	.word	0x40013400

08008b30 <TIM_OC2_SetConfig>:
 8008b30:	b480      	push	{r7}
 8008b32:	b087      	sub	sp, #28
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6a1b      	ldr	r3, [r3, #32]
 8008b3e:	617b      	str	r3, [r7, #20]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a1b      	ldr	r3, [r3, #32]
 8008b44:	f023 0210 	bic.w	r2, r3, #16
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	621a      	str	r2, [r3, #32]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	613b      	str	r3, [r7, #16]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	60fb      	str	r3, [r7, #12]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	021b      	lsls	r3, r3, #8
 8008b6e:	68fa      	ldr	r2, [r7, #12]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f023 0320 	bic.w	r3, r3, #32
 8008b7a:	617b      	str	r3, [r7, #20]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	011b      	lsls	r3, r3, #4
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a21      	ldr	r2, [pc, #132]	@ (8008c10 <TIM_OC2_SetConfig+0xe0>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d003      	beq.n	8008b98 <TIM_OC2_SetConfig+0x68>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a20      	ldr	r2, [pc, #128]	@ (8008c14 <TIM_OC2_SetConfig+0xe4>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d10d      	bne.n	8008bb4 <TIM_OC2_SetConfig+0x84>
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b9e:	617b      	str	r3, [r7, #20]
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	011b      	lsls	r3, r3, #4
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a16      	ldr	r2, [pc, #88]	@ (8008c10 <TIM_OC2_SetConfig+0xe0>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d003      	beq.n	8008bc4 <TIM_OC2_SetConfig+0x94>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a15      	ldr	r2, [pc, #84]	@ (8008c14 <TIM_OC2_SetConfig+0xe4>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d113      	bne.n	8008bec <TIM_OC2_SetConfig+0xbc>
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008bca:	613b      	str	r3, [r7, #16]
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008bd2:	613b      	str	r3, [r7, #16]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	695b      	ldr	r3, [r3, #20]
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	693a      	ldr	r2, [r7, #16]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	613b      	str	r3, [r7, #16]
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	4313      	orrs	r3, r2
 8008bea:	613b      	str	r3, [r7, #16]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	619a      	str	r2, [r3, #24]
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	685a      	ldr	r2, [r3, #4]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	639a      	str	r2, [r3, #56]	@ 0x38
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	697a      	ldr	r2, [r7, #20]
 8008c04:	621a      	str	r2, [r3, #32]
 8008c06:	bf00      	nop
 8008c08:	371c      	adds	r7, #28
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bc80      	pop	{r7}
 8008c0e:	4770      	bx	lr
 8008c10:	40012c00 	.word	0x40012c00
 8008c14:	40013400 	.word	0x40013400

08008c18 <TIM_OC3_SetConfig>:
 8008c18:	b480      	push	{r7}
 8008c1a:	b087      	sub	sp, #28
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a1b      	ldr	r3, [r3, #32]
 8008c26:	617b      	str	r3, [r7, #20]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a1b      	ldr	r3, [r3, #32]
 8008c2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	621a      	str	r2, [r3, #32]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	613b      	str	r3, [r7, #16]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c46:	60fb      	str	r3, [r7, #12]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f023 0303 	bic.w	r3, r3, #3
 8008c4e:	60fb      	str	r3, [r7, #12]
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	60fb      	str	r3, [r7, #12]
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c60:	617b      	str	r3, [r7, #20]
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	021b      	lsls	r3, r3, #8
 8008c68:	697a      	ldr	r2, [r7, #20]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	617b      	str	r3, [r7, #20]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a21      	ldr	r2, [pc, #132]	@ (8008cf8 <TIM_OC3_SetConfig+0xe0>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d003      	beq.n	8008c7e <TIM_OC3_SetConfig+0x66>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a20      	ldr	r2, [pc, #128]	@ (8008cfc <TIM_OC3_SetConfig+0xe4>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d10d      	bne.n	8008c9a <TIM_OC3_SetConfig+0x82>
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c84:	617b      	str	r3, [r7, #20]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	021b      	lsls	r3, r3, #8
 8008c8c:	697a      	ldr	r2, [r7, #20]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	617b      	str	r3, [r7, #20]
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c98:	617b      	str	r3, [r7, #20]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a16      	ldr	r2, [pc, #88]	@ (8008cf8 <TIM_OC3_SetConfig+0xe0>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d003      	beq.n	8008caa <TIM_OC3_SetConfig+0x92>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a15      	ldr	r2, [pc, #84]	@ (8008cfc <TIM_OC3_SetConfig+0xe4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d113      	bne.n	8008cd2 <TIM_OC3_SetConfig+0xba>
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cb0:	613b      	str	r3, [r7, #16]
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008cb8:	613b      	str	r3, [r7, #16]
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	613b      	str	r3, [r7, #16]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	699b      	ldr	r3, [r3, #24]
 8008cca:	011b      	lsls	r3, r3, #4
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	613b      	str	r3, [r7, #16]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	605a      	str	r2, [r3, #4]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	61da      	str	r2, [r3, #28]
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	685a      	ldr	r2, [r3, #4]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	621a      	str	r2, [r3, #32]
 8008cec:	bf00      	nop
 8008cee:	371c      	adds	r7, #28
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bc80      	pop	{r7}
 8008cf4:	4770      	bx	lr
 8008cf6:	bf00      	nop
 8008cf8:	40012c00 	.word	0x40012c00
 8008cfc:	40013400 	.word	0x40013400

08008d00 <TIM_OC4_SetConfig>:
 8008d00:	b480      	push	{r7}
 8008d02:	b087      	sub	sp, #28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	613b      	str	r3, [r7, #16]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6a1b      	ldr	r3, [r3, #32]
 8008d14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	621a      	str	r2, [r3, #32]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	617b      	str	r3, [r7, #20]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d2e:	60fb      	str	r3, [r7, #12]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	021b      	lsls	r3, r3, #8
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	60fb      	str	r3, [r7, #12]
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d4a:	613b      	str	r3, [r7, #16]
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	689b      	ldr	r3, [r3, #8]
 8008d50:	031b      	lsls	r3, r3, #12
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a11      	ldr	r2, [pc, #68]	@ (8008da0 <TIM_OC4_SetConfig+0xa0>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d003      	beq.n	8008d68 <TIM_OC4_SetConfig+0x68>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a10      	ldr	r2, [pc, #64]	@ (8008da4 <TIM_OC4_SetConfig+0xa4>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d109      	bne.n	8008d7c <TIM_OC4_SetConfig+0x7c>
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d6e:	617b      	str	r3, [r7, #20]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	695b      	ldr	r3, [r3, #20]
 8008d74:	019b      	lsls	r3, r3, #6
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	617b      	str	r3, [r7, #20]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	605a      	str	r2, [r3, #4]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	61da      	str	r2, [r3, #28]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	621a      	str	r2, [r3, #32]
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	40012c00 	.word	0x40012c00
 8008da4:	40013400 	.word	0x40013400

08008da8 <TIM_TI1_ConfigInputStage>:
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6a1b      	ldr	r3, [r3, #32]
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	f023 0201 	bic.w	r2, r3, #1
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	621a      	str	r2, [r3, #32]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	613b      	str	r3, [r7, #16]
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008dd2:	613b      	str	r3, [r7, #16]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	011b      	lsls	r3, r3, #4
 8008dd8:	693a      	ldr	r2, [r7, #16]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	613b      	str	r3, [r7, #16]
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	f023 030a 	bic.w	r3, r3, #10
 8008de4:	617b      	str	r3, [r7, #20]
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	619a      	str	r2, [r3, #24]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	621a      	str	r2, [r3, #32]
 8008dfa:	bf00      	nop
 8008dfc:	371c      	adds	r7, #28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bc80      	pop	{r7}
 8008e02:	4770      	bx	lr

08008e04 <TIM_TI2_ConfigInputStage>:
 8008e04:	b480      	push	{r7}
 8008e06:	b087      	sub	sp, #28
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	617b      	str	r3, [r7, #20]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6a1b      	ldr	r3, [r3, #32]
 8008e1a:	f023 0210 	bic.w	r2, r3, #16
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	621a      	str	r2, [r3, #32]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	699b      	ldr	r3, [r3, #24]
 8008e26:	613b      	str	r3, [r7, #16]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e2e:	613b      	str	r3, [r7, #16]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	031b      	lsls	r3, r3, #12
 8008e34:	693a      	ldr	r2, [r7, #16]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	613b      	str	r3, [r7, #16]
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e40:	617b      	str	r3, [r7, #20]
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	011b      	lsls	r3, r3, #4
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	617b      	str	r3, [r7, #20]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	693a      	ldr	r2, [r7, #16]
 8008e50:	619a      	str	r2, [r3, #24]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	697a      	ldr	r2, [r7, #20]
 8008e56:	621a      	str	r2, [r3, #32]
 8008e58:	bf00      	nop
 8008e5a:	371c      	adds	r7, #28
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bc80      	pop	{r7}
 8008e60:	4770      	bx	lr

08008e62 <TIM_ITRx_SetConfig>:
 8008e62:	b480      	push	{r7}
 8008e64:	b085      	sub	sp, #20
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
 8008e6a:	6039      	str	r1, [r7, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e78:	60fb      	str	r3, [r7, #12]
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	f043 0307 	orr.w	r3, r3, #7
 8008e84:	60fb      	str	r3, [r7, #12]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	609a      	str	r2, [r3, #8]
 8008e8c:	bf00      	nop
 8008e8e:	3714      	adds	r7, #20
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bc80      	pop	{r7}
 8008e94:	4770      	bx	lr

08008e96 <TIM_ETR_SetConfig>:
 8008e96:	b480      	push	{r7}
 8008e98:	b087      	sub	sp, #28
 8008e9a:	af00      	add	r7, sp, #0
 8008e9c:	60f8      	str	r0, [r7, #12]
 8008e9e:	60b9      	str	r1, [r7, #8]
 8008ea0:	607a      	str	r2, [r7, #4]
 8008ea2:	603b      	str	r3, [r7, #0]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	617b      	str	r3, [r7, #20]
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eb0:	617b      	str	r3, [r7, #20]
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	021a      	lsls	r2, r3, #8
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	697a      	ldr	r2, [r7, #20]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	617b      	str	r3, [r7, #20]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	697a      	ldr	r2, [r7, #20]
 8008ec8:	609a      	str	r2, [r3, #8]
 8008eca:	bf00      	nop
 8008ecc:	371c      	adds	r7, #28
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bc80      	pop	{r7}
 8008ed2:	4770      	bx	lr

08008ed4 <TIM_CCxChannelCmd>:
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f003 031f 	and.w	r3, r3, #31
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8008eec:	617b      	str	r3, [r7, #20]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6a1a      	ldr	r2, [r3, #32]
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	43db      	mvns	r3, r3
 8008ef6:	401a      	ands	r2, r3
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	621a      	str	r2, [r3, #32]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6a1a      	ldr	r2, [r3, #32]
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	f003 031f 	and.w	r3, r3, #31
 8008f06:	6879      	ldr	r1, [r7, #4]
 8008f08:	fa01 f303 	lsl.w	r3, r1, r3
 8008f0c:	431a      	orrs	r2, r3
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	621a      	str	r2, [r3, #32]
 8008f12:	bf00      	nop
 8008f14:	371c      	adds	r7, #28
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bc80      	pop	{r7}
 8008f1a:	4770      	bx	lr

08008f1c <HAL_TIMEx_MasterConfigSynchronization>:
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d101      	bne.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f30:	2302      	movs	r3, #2
 8008f32:	e050      	b.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2202      	movs	r2, #2
 8008f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	60fb      	str	r3, [r7, #12]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	60bb      	str	r3, [r7, #8]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	605a      	str	r2, [r3, #4]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a1b      	ldr	r2, [pc, #108]	@ (8008fe0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d018      	beq.n	8008faa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a19      	ldr	r2, [pc, #100]	@ (8008fe4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d013      	beq.n	8008faa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f8a:	d00e      	beq.n	8008faa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a15      	ldr	r2, [pc, #84]	@ (8008fe8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d009      	beq.n	8008faa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a14      	ldr	r2, [pc, #80]	@ (8008fec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d004      	beq.n	8008faa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4a12      	ldr	r2, [pc, #72]	@ (8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d10c      	bne.n	8008fc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fb0:	60bb      	str	r3, [r7, #8]
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	60bb      	str	r3, [r7, #8]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68ba      	ldr	r2, [r7, #8]
 8008fc2:	609a      	str	r2, [r3, #8]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3714      	adds	r7, #20
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bc80      	pop	{r7}
 8008fde:	4770      	bx	lr
 8008fe0:	40012c00 	.word	0x40012c00
 8008fe4:	40013400 	.word	0x40013400
 8008fe8:	40000400 	.word	0x40000400
 8008fec:	40000800 	.word	0x40000800
 8008ff0:	40000c00 	.word	0x40000c00

08008ff4 <HAL_TIMEx_CommutCallback>:
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	bc80      	pop	{r7}
 8009004:	4770      	bx	lr

08009006 <HAL_TIMEx_BreakCallback>:
 8009006:	b480      	push	{r7}
 8009008:	b083      	sub	sp, #12
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
 800900e:	bf00      	nop
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	bc80      	pop	{r7}
 8009016:	4770      	bx	lr

08009018 <HAL_UART_Init>:
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <HAL_UART_Init+0x12>
 8009026:	2301      	movs	r3, #1
 8009028:	e042      	b.n	80090b0 <HAL_UART_Init+0x98>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	d106      	bne.n	8009044 <HAL_UART_Init+0x2c>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7fc ffbe 	bl	8005fc0 <HAL_UART_MspInit>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2224      	movs	r2, #36	@ 0x24
 8009048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	68da      	ldr	r2, [r3, #12]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800905a:	60da      	str	r2, [r3, #12]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fdb7 	bl	8009bd0 <UART_SetConfig>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	691a      	ldr	r2, [r3, #16]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009070:	611a      	str	r2, [r3, #16]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	695a      	ldr	r2, [r3, #20]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009080:	615a      	str	r2, [r3, #20]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68da      	ldr	r2, [r3, #12]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009090:	60da      	str	r2, [r3, #12]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	645a      	str	r2, [r3, #68]	@ 0x44
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80090ae:	2300      	movs	r3, #0
 80090b0:	4618      	mov	r0, r3
 80090b2:	3708      	adds	r7, #8
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <HAL_UART_Transmit>:
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08a      	sub	sp, #40	@ 0x28
 80090bc:	af02      	add	r7, sp, #8
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	603b      	str	r3, [r7, #0]
 80090c4:	4613      	mov	r3, r2
 80090c6:	80fb      	strh	r3, [r7, #6]
 80090c8:	2300      	movs	r3, #0
 80090ca:	617b      	str	r3, [r7, #20]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	2b20      	cmp	r3, #32
 80090d6:	d175      	bne.n	80091c4 <HAL_UART_Transmit+0x10c>
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d002      	beq.n	80090e4 <HAL_UART_Transmit+0x2c>
 80090de:	88fb      	ldrh	r3, [r7, #6]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d101      	bne.n	80090e8 <HAL_UART_Transmit+0x30>
 80090e4:	2301      	movs	r3, #1
 80090e6:	e06e      	b.n	80091c6 <HAL_UART_Transmit+0x10e>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	645a      	str	r2, [r3, #68]	@ 0x44
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2221      	movs	r2, #33	@ 0x21
 80090f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090f6:	f7fd faad 	bl	8006654 <HAL_GetTick>
 80090fa:	6178      	str	r0, [r7, #20]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	88fa      	ldrh	r2, [r7, #6]
 8009100:	849a      	strh	r2, [r3, #36]	@ 0x24
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	88fa      	ldrh	r2, [r7, #6]
 8009106:	84da      	strh	r2, [r3, #38]	@ 0x26
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009110:	d108      	bne.n	8009124 <HAL_UART_Transmit+0x6c>
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	691b      	ldr	r3, [r3, #16]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d104      	bne.n	8009124 <HAL_UART_Transmit+0x6c>
 800911a:	2300      	movs	r3, #0
 800911c:	61fb      	str	r3, [r7, #28]
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	61bb      	str	r3, [r7, #24]
 8009122:	e003      	b.n	800912c <HAL_UART_Transmit+0x74>
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	61fb      	str	r3, [r7, #28]
 8009128:	2300      	movs	r3, #0
 800912a:	61bb      	str	r3, [r7, #24]
 800912c:	e02e      	b.n	800918c <HAL_UART_Transmit+0xd4>
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	2200      	movs	r2, #0
 8009136:	2180      	movs	r1, #128	@ 0x80
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f000 fb1c 	bl	8009776 <UART_WaitOnFlagUntilTimeout>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d005      	beq.n	8009150 <HAL_UART_Transmit+0x98>
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2220      	movs	r2, #32
 8009148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800914c:	2303      	movs	r3, #3
 800914e:	e03a      	b.n	80091c6 <HAL_UART_Transmit+0x10e>
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10b      	bne.n	800916e <HAL_UART_Transmit+0xb6>
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	881b      	ldrh	r3, [r3, #0]
 800915a:	461a      	mov	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009164:	605a      	str	r2, [r3, #4]
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	3302      	adds	r3, #2
 800916a:	61bb      	str	r3, [r7, #24]
 800916c:	e007      	b.n	800917e <HAL_UART_Transmit+0xc6>
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	781a      	ldrb	r2, [r3, #0]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	605a      	str	r2, [r3, #4]
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	3301      	adds	r3, #1
 800917c:	61fb      	str	r3, [r7, #28]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009182:	b29b      	uxth	r3, r3
 8009184:	3b01      	subs	r3, #1
 8009186:	b29a      	uxth	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	84da      	strh	r2, [r3, #38]	@ 0x26
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009190:	b29b      	uxth	r3, r3
 8009192:	2b00      	cmp	r3, #0
 8009194:	d1cb      	bne.n	800912e <HAL_UART_Transmit+0x76>
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2200      	movs	r2, #0
 800919e:	2140      	movs	r1, #64	@ 0x40
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f000 fae8 	bl	8009776 <UART_WaitOnFlagUntilTimeout>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d005      	beq.n	80091b8 <HAL_UART_Transmit+0x100>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2220      	movs	r2, #32
 80091b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091b4:	2303      	movs	r3, #3
 80091b6:	e006      	b.n	80091c6 <HAL_UART_Transmit+0x10e>
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2220      	movs	r2, #32
 80091bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091c0:	2300      	movs	r3, #0
 80091c2:	e000      	b.n	80091c6 <HAL_UART_Transmit+0x10e>
 80091c4:	2302      	movs	r3, #2
 80091c6:	4618      	mov	r0, r3
 80091c8:	3720      	adds	r7, #32
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <HAL_UART_Receive_IT>:
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b084      	sub	sp, #16
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	60f8      	str	r0, [r7, #12]
 80091d6:	60b9      	str	r1, [r7, #8]
 80091d8:	4613      	mov	r3, r2
 80091da:	80fb      	strh	r3, [r7, #6]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b20      	cmp	r3, #32
 80091e6:	d112      	bne.n	800920e <HAL_UART_Receive_IT+0x40>
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d002      	beq.n	80091f4 <HAL_UART_Receive_IT+0x26>
 80091ee:	88fb      	ldrh	r3, [r7, #6]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_UART_Receive_IT+0x2a>
 80091f4:	2301      	movs	r3, #1
 80091f6:	e00b      	b.n	8009210 <HAL_UART_Receive_IT+0x42>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80091fe:	88fb      	ldrh	r3, [r7, #6]
 8009200:	461a      	mov	r2, r3
 8009202:	68b9      	ldr	r1, [r7, #8]
 8009204:	68f8      	ldr	r0, [r7, #12]
 8009206:	f000 fb0f 	bl	8009828 <UART_Start_Receive_IT>
 800920a:	4603      	mov	r3, r0
 800920c:	e000      	b.n	8009210 <HAL_UART_Receive_IT+0x42>
 800920e:	2302      	movs	r3, #2
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <HAL_UART_IRQHandler>:
 8009218:	b580      	push	{r7, lr}
 800921a:	b0ba      	sub	sp, #232	@ 0xe8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800923e:	2300      	movs	r3, #0
 8009240:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009244:	2300      	movs	r3, #0
 8009246:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800924a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800924e:	f003 030f 	and.w	r3, r3, #15
 8009252:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009256:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800925a:	2b00      	cmp	r3, #0
 800925c:	d10f      	bne.n	800927e <HAL_UART_IRQHandler+0x66>
 800925e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009262:	f003 0320 	and.w	r3, r3, #32
 8009266:	2b00      	cmp	r3, #0
 8009268:	d009      	beq.n	800927e <HAL_UART_IRQHandler+0x66>
 800926a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	d003      	beq.n	800927e <HAL_UART_IRQHandler+0x66>
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 fbec 	bl	8009a54 <UART_Receive_IT>
 800927c:	e25b      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
 800927e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 80de 	beq.w	8009444 <HAL_UART_IRQHandler+0x22c>
 8009288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800928c:	f003 0301 	and.w	r3, r3, #1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d106      	bne.n	80092a2 <HAL_UART_IRQHandler+0x8a>
 8009294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009298:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 80d1 	beq.w	8009444 <HAL_UART_IRQHandler+0x22c>
 80092a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00b      	beq.n	80092c6 <HAL_UART_IRQHandler+0xae>
 80092ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d005      	beq.n	80092c6 <HAL_UART_IRQHandler+0xae>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092be:	f043 0201 	orr.w	r2, r3, #1
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80092c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00b      	beq.n	80092ea <HAL_UART_IRQHandler+0xd2>
 80092d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d005      	beq.n	80092ea <HAL_UART_IRQHandler+0xd2>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092e2:	f043 0202 	orr.w	r2, r3, #2
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80092ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092ee:	f003 0302 	and.w	r3, r3, #2
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00b      	beq.n	800930e <HAL_UART_IRQHandler+0xf6>
 80092f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d005      	beq.n	800930e <HAL_UART_IRQHandler+0xf6>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009306:	f043 0204 	orr.w	r2, r3, #4
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	645a      	str	r2, [r3, #68]	@ 0x44
 800930e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009312:	f003 0308 	and.w	r3, r3, #8
 8009316:	2b00      	cmp	r3, #0
 8009318:	d011      	beq.n	800933e <HAL_UART_IRQHandler+0x126>
 800931a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800931e:	f003 0320 	and.w	r3, r3, #32
 8009322:	2b00      	cmp	r3, #0
 8009324:	d105      	bne.n	8009332 <HAL_UART_IRQHandler+0x11a>
 8009326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b00      	cmp	r3, #0
 8009330:	d005      	beq.n	800933e <HAL_UART_IRQHandler+0x126>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	f043 0208 	orr.w	r2, r3, #8
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	645a      	str	r2, [r3, #68]	@ 0x44
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 81f2 	beq.w	800972c <HAL_UART_IRQHandler+0x514>
 8009348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800934c:	f003 0320 	and.w	r3, r3, #32
 8009350:	2b00      	cmp	r3, #0
 8009352:	d008      	beq.n	8009366 <HAL_UART_IRQHandler+0x14e>
 8009354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009358:	f003 0320 	and.w	r3, r3, #32
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <HAL_UART_IRQHandler+0x14e>
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fb77 	bl	8009a54 <UART_Receive_IT>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009370:	2b00      	cmp	r3, #0
 8009372:	bf14      	ite	ne
 8009374:	2301      	movne	r3, #1
 8009376:	2300      	moveq	r3, #0
 8009378:	b2db      	uxtb	r3, r3
 800937a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009382:	f003 0308 	and.w	r3, r3, #8
 8009386:	2b00      	cmp	r3, #0
 8009388:	d103      	bne.n	8009392 <HAL_UART_IRQHandler+0x17a>
 800938a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800938e:	2b00      	cmp	r3, #0
 8009390:	d04f      	beq.n	8009432 <HAL_UART_IRQHandler+0x21a>
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fa81 	bl	800989a <UART_EndRxTransfer>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	695b      	ldr	r3, [r3, #20]
 800939e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d041      	beq.n	800942a <HAL_UART_IRQHandler+0x212>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3314      	adds	r3, #20
 80093ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3314      	adds	r3, #20
 80093ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80093d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80093d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80093da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80093de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80093e2:	e841 2300 	strex	r3, r2, [r1]
 80093e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80093ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1d9      	bne.n	80093a6 <HAL_UART_IRQHandler+0x18e>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d013      	beq.n	8009422 <HAL_UART_IRQHandler+0x20a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fe:	4a7e      	ldr	r2, [pc, #504]	@ (80095f8 <HAL_UART_IRQHandler+0x3e0>)
 8009400:	635a      	str	r2, [r3, #52]	@ 0x34
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009406:	4618      	mov	r0, r3
 8009408:	f7fd fa9a 	bl	8006940 <HAL_DMA_Abort_IT>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d016      	beq.n	8009440 <HAL_UART_IRQHandler+0x228>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800941c:	4610      	mov	r0, r2
 800941e:	4798      	blx	r3
 8009420:	e00e      	b.n	8009440 <HAL_UART_IRQHandler+0x228>
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f993 	bl	800974e <HAL_UART_ErrorCallback>
 8009428:	e00a      	b.n	8009440 <HAL_UART_IRQHandler+0x228>
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 f98f 	bl	800974e <HAL_UART_ErrorCallback>
 8009430:	e006      	b.n	8009440 <HAL_UART_IRQHandler+0x228>
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f98b 	bl	800974e <HAL_UART_ErrorCallback>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	645a      	str	r2, [r3, #68]	@ 0x44
 800943e:	e175      	b.n	800972c <HAL_UART_IRQHandler+0x514>
 8009440:	bf00      	nop
 8009442:	e173      	b.n	800972c <HAL_UART_IRQHandler+0x514>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009448:	2b01      	cmp	r3, #1
 800944a:	f040 814f 	bne.w	80096ec <HAL_UART_IRQHandler+0x4d4>
 800944e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009452:	f003 0310 	and.w	r3, r3, #16
 8009456:	2b00      	cmp	r3, #0
 8009458:	f000 8148 	beq.w	80096ec <HAL_UART_IRQHandler+0x4d4>
 800945c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009460:	f003 0310 	and.w	r3, r3, #16
 8009464:	2b00      	cmp	r3, #0
 8009466:	f000 8141 	beq.w	80096ec <HAL_UART_IRQHandler+0x4d4>
 800946a:	2300      	movs	r3, #0
 800946c:	60bb      	str	r3, [r7, #8]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	60bb      	str	r3, [r7, #8]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	60bb      	str	r3, [r7, #8]
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 80b6 	beq.w	80095fc <HAL_UART_IRQHandler+0x3e4>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 800949c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 8145 	beq.w	8009730 <HAL_UART_IRQHandler+0x518>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094ae:	429a      	cmp	r2, r3
 80094b0:	f080 813e 	bcs.w	8009730 <HAL_UART_IRQHandler+0x518>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	2b20      	cmp	r3, #32
 80094c4:	f000 8088 	beq.w	80095d8 <HAL_UART_IRQHandler+0x3c0>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	330c      	adds	r3, #12
 80094ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80094e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	330c      	adds	r3, #12
 80094f0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80094f4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80094f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80094fc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009500:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009504:	e841 2300 	strex	r3, r2, [r1]
 8009508:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800950c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1d9      	bne.n	80094c8 <HAL_UART_IRQHandler+0x2b0>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3314      	adds	r3, #20
 800951a:	677b      	str	r3, [r7, #116]	@ 0x74
 800951c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800951e:	e853 3f00 	ldrex	r3, [r3]
 8009522:	673b      	str	r3, [r7, #112]	@ 0x70
 8009524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009526:	f023 0301 	bic.w	r3, r3, #1
 800952a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3314      	adds	r3, #20
 8009534:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009538:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800953c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800953e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009540:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009544:	e841 2300 	strex	r3, r2, [r1]
 8009548:	67bb      	str	r3, [r7, #120]	@ 0x78
 800954a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800954c:	2b00      	cmp	r3, #0
 800954e:	d1e1      	bne.n	8009514 <HAL_UART_IRQHandler+0x2fc>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	3314      	adds	r3, #20
 8009556:	663b      	str	r3, [r7, #96]	@ 0x60
 8009558:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800955a:	e853 3f00 	ldrex	r3, [r3]
 800955e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009560:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	3314      	adds	r3, #20
 8009570:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009574:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009576:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009578:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800957a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800957c:	e841 2300 	strex	r3, r2, [r1]
 8009580:	667b      	str	r3, [r7, #100]	@ 0x64
 8009582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1e3      	bne.n	8009550 <HAL_UART_IRQHandler+0x338>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2220      	movs	r2, #32
 800958c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	631a      	str	r2, [r3, #48]	@ 0x30
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	330c      	adds	r3, #12
 800959c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800959e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095a0:	e853 3f00 	ldrex	r3, [r3]
 80095a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095a8:	f023 0310 	bic.w	r3, r3, #16
 80095ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	330c      	adds	r3, #12
 80095b6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80095ba:	65ba      	str	r2, [r7, #88]	@ 0x58
 80095bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80095be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80095c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095c2:	e841 2300 	strex	r3, r2, [r1]
 80095c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e3      	bne.n	8009596 <HAL_UART_IRQHandler+0x37e>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7fd f979 	bl	80068ca <HAL_DMA_Abort>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2202      	movs	r2, #2
 80095dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	1ad3      	subs	r3, r2, r3
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	4619      	mov	r1, r3
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 f8b6 	bl	8009760 <HAL_UARTEx_RxEventCallback>
 80095f4:	e09c      	b.n	8009730 <HAL_UART_IRQHandler+0x518>
 80095f6:	bf00      	nop
 80095f8:	0800995f 	.word	0x0800995f
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009604:	b29b      	uxth	r3, r3
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009610:	b29b      	uxth	r3, r3
 8009612:	2b00      	cmp	r3, #0
 8009614:	f000 808e 	beq.w	8009734 <HAL_UART_IRQHandler+0x51c>
 8009618:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 8089 	beq.w	8009734 <HAL_UART_IRQHandler+0x51c>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	330c      	adds	r3, #12
 8009628:	63bb      	str	r3, [r7, #56]	@ 0x38
 800962a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962c:	e853 3f00 	ldrex	r3, [r3]
 8009630:	637b      	str	r3, [r7, #52]	@ 0x34
 8009632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009634:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009638:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	330c      	adds	r3, #12
 8009642:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009646:	647a      	str	r2, [r7, #68]	@ 0x44
 8009648:	643b      	str	r3, [r7, #64]	@ 0x40
 800964a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800964c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800964e:	e841 2300 	strex	r3, r2, [r1]
 8009652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1e3      	bne.n	8009622 <HAL_UART_IRQHandler+0x40a>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3314      	adds	r3, #20
 8009660:	627b      	str	r3, [r7, #36]	@ 0x24
 8009662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009664:	e853 3f00 	ldrex	r3, [r3]
 8009668:	623b      	str	r3, [r7, #32]
 800966a:	6a3b      	ldr	r3, [r7, #32]
 800966c:	f023 0301 	bic.w	r3, r3, #1
 8009670:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	3314      	adds	r3, #20
 800967a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800967e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009686:	e841 2300 	strex	r3, r2, [r1]
 800968a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800968c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1e3      	bne.n	800965a <HAL_UART_IRQHandler+0x442>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2220      	movs	r2, #32
 8009696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	631a      	str	r2, [r3, #48]	@ 0x30
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	330c      	adds	r3, #12
 80096a6:	613b      	str	r3, [r7, #16]
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	e853 3f00 	ldrex	r3, [r3]
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f023 0310 	bic.w	r3, r3, #16
 80096b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	330c      	adds	r3, #12
 80096c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80096c4:	61fa      	str	r2, [r7, #28]
 80096c6:	61bb      	str	r3, [r7, #24]
 80096c8:	69b9      	ldr	r1, [r7, #24]
 80096ca:	69fa      	ldr	r2, [r7, #28]
 80096cc:	e841 2300 	strex	r3, r2, [r1]
 80096d0:	617b      	str	r3, [r7, #20]
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d1e3      	bne.n	80096a0 <HAL_UART_IRQHandler+0x488>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2202      	movs	r2, #2
 80096dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80096de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 f83b 	bl	8009760 <HAL_UARTEx_RxEventCallback>
 80096ea:	e023      	b.n	8009734 <HAL_UART_IRQHandler+0x51c>
 80096ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d009      	beq.n	800970c <HAL_UART_IRQHandler+0x4f4>
 80096f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009700:	2b00      	cmp	r3, #0
 8009702:	d003      	beq.n	800970c <HAL_UART_IRQHandler+0x4f4>
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 f93e 	bl	8009986 <UART_Transmit_IT>
 800970a:	e014      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
 800970c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00e      	beq.n	8009736 <HAL_UART_IRQHandler+0x51e>
 8009718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800971c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009720:	2b00      	cmp	r3, #0
 8009722:	d008      	beq.n	8009736 <HAL_UART_IRQHandler+0x51e>
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 f97d 	bl	8009a24 <UART_EndTransmit_IT>
 800972a:	e004      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
 800972c:	bf00      	nop
 800972e:	e002      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
 8009730:	bf00      	nop
 8009732:	e000      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
 8009734:	bf00      	nop
 8009736:	37e8      	adds	r7, #232	@ 0xe8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <HAL_UART_TxCpltCallback>:
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	bc80      	pop	{r7}
 800974c:	4770      	bx	lr

0800974e <HAL_UART_ErrorCallback>:
 800974e:	b480      	push	{r7}
 8009750:	b083      	sub	sp, #12
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
 8009756:	bf00      	nop
 8009758:	370c      	adds	r7, #12
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr

08009760 <HAL_UARTEx_RxEventCallback>:
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	460b      	mov	r3, r1
 800976a:	807b      	strh	r3, [r7, #2]
 800976c:	bf00      	nop
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr

08009776 <UART_WaitOnFlagUntilTimeout>:
 8009776:	b580      	push	{r7, lr}
 8009778:	b086      	sub	sp, #24
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	603b      	str	r3, [r7, #0]
 8009782:	4613      	mov	r3, r2
 8009784:	71fb      	strb	r3, [r7, #7]
 8009786:	e03b      	b.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009788:	6a3b      	ldr	r3, [r7, #32]
 800978a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800978e:	d037      	beq.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009790:	f7fc ff60 	bl	8006654 <HAL_GetTick>
 8009794:	4602      	mov	r2, r0
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	1ad3      	subs	r3, r2, r3
 800979a:	6a3a      	ldr	r2, [r7, #32]
 800979c:	429a      	cmp	r2, r3
 800979e:	d302      	bcc.n	80097a6 <UART_WaitOnFlagUntilTimeout+0x30>
 80097a0:	6a3b      	ldr	r3, [r7, #32]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d101      	bne.n	80097aa <UART_WaitOnFlagUntilTimeout+0x34>
 80097a6:	2303      	movs	r3, #3
 80097a8:	e03a      	b.n	8009820 <UART_WaitOnFlagUntilTimeout+0xaa>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	f003 0304 	and.w	r3, r3, #4
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d023      	beq.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b80      	cmp	r3, #128	@ 0x80
 80097bc:	d020      	beq.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	2b40      	cmp	r3, #64	@ 0x40
 80097c2:	d01d      	beq.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0308 	and.w	r3, r3, #8
 80097ce:	2b08      	cmp	r3, #8
 80097d0:	d116      	bne.n	8009800 <UART_WaitOnFlagUntilTimeout+0x8a>
 80097d2:	2300      	movs	r3, #0
 80097d4:	617b      	str	r3, [r7, #20]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	617b      	str	r3, [r7, #20]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	617b      	str	r3, [r7, #20]
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	68f8      	ldr	r0, [r7, #12]
 80097ea:	f000 f856 	bl	800989a <UART_EndRxTransfer>
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2208      	movs	r2, #8
 80097f2:	645a      	str	r2, [r3, #68]	@ 0x44
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097fc:	2301      	movs	r3, #1
 80097fe:	e00f      	b.n	8009820 <UART_WaitOnFlagUntilTimeout+0xaa>
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	4013      	ands	r3, r2
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	429a      	cmp	r2, r3
 800980e:	bf0c      	ite	eq
 8009810:	2301      	moveq	r3, #1
 8009812:	2300      	movne	r3, #0
 8009814:	b2db      	uxtb	r3, r3
 8009816:	461a      	mov	r2, r3
 8009818:	79fb      	ldrb	r3, [r7, #7]
 800981a:	429a      	cmp	r2, r3
 800981c:	d0b4      	beq.n	8009788 <UART_WaitOnFlagUntilTimeout+0x12>
 800981e:	2300      	movs	r3, #0
 8009820:	4618      	mov	r0, r3
 8009822:	3718      	adds	r7, #24
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <UART_Start_Receive_IT>:
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	60b9      	str	r1, [r7, #8]
 8009832:	4613      	mov	r3, r2
 8009834:	80fb      	strh	r3, [r7, #6]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	629a      	str	r2, [r3, #40]	@ 0x28
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	88fa      	ldrh	r2, [r7, #6]
 8009840:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	88fa      	ldrh	r2, [r7, #6]
 8009846:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	2200      	movs	r2, #0
 800984c:	645a      	str	r2, [r3, #68]	@ 0x44
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2222      	movs	r2, #34	@ 0x22
 8009852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d007      	beq.n	800986e <UART_Start_Receive_IT+0x46>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68da      	ldr	r2, [r3, #12]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800986c:	60da      	str	r2, [r3, #12]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	695a      	ldr	r2, [r3, #20]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f042 0201 	orr.w	r2, r2, #1
 800987c:	615a      	str	r2, [r3, #20]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68da      	ldr	r2, [r3, #12]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f042 0220 	orr.w	r2, r2, #32
 800988c:	60da      	str	r2, [r3, #12]
 800988e:	2300      	movs	r3, #0
 8009890:	4618      	mov	r0, r3
 8009892:	3714      	adds	r7, #20
 8009894:	46bd      	mov	sp, r7
 8009896:	bc80      	pop	{r7}
 8009898:	4770      	bx	lr

0800989a <UART_EndRxTransfer>:
 800989a:	b480      	push	{r7}
 800989c:	b095      	sub	sp, #84	@ 0x54
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	330c      	adds	r3, #12
 80098a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80098aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ac:	e853 3f00 	ldrex	r3, [r3]
 80098b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80098b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	330c      	adds	r3, #12
 80098c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80098c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098ca:	e841 2300 	strex	r3, r2, [r1]
 80098ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d1e5      	bne.n	80098a2 <UART_EndRxTransfer+0x8>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3314      	adds	r3, #20
 80098dc:	623b      	str	r3, [r7, #32]
 80098de:	6a3b      	ldr	r3, [r7, #32]
 80098e0:	e853 3f00 	ldrex	r3, [r3]
 80098e4:	61fb      	str	r3, [r7, #28]
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	f023 0301 	bic.w	r3, r3, #1
 80098ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	3314      	adds	r3, #20
 80098f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80098fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	627b      	str	r3, [r7, #36]	@ 0x24
 8009904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e5      	bne.n	80098d6 <UART_EndRxTransfer+0x3c>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800990e:	2b01      	cmp	r3, #1
 8009910:	d119      	bne.n	8009946 <UART_EndRxTransfer+0xac>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	330c      	adds	r3, #12
 8009918:	60fb      	str	r3, [r7, #12]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	e853 3f00 	ldrex	r3, [r3]
 8009920:	60bb      	str	r3, [r7, #8]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	f023 0310 	bic.w	r3, r3, #16
 8009928:	647b      	str	r3, [r7, #68]	@ 0x44
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	330c      	adds	r3, #12
 8009930:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009932:	61ba      	str	r2, [r7, #24]
 8009934:	617b      	str	r3, [r7, #20]
 8009936:	6979      	ldr	r1, [r7, #20]
 8009938:	69ba      	ldr	r2, [r7, #24]
 800993a:	e841 2300 	strex	r3, r2, [r1]
 800993e:	613b      	str	r3, [r7, #16]
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1e5      	bne.n	8009912 <UART_EndRxTransfer+0x78>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2220      	movs	r2, #32
 800994a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	631a      	str	r2, [r3, #48]	@ 0x30
 8009954:	bf00      	nop
 8009956:	3754      	adds	r7, #84	@ 0x54
 8009958:	46bd      	mov	sp, r7
 800995a:	bc80      	pop	{r7}
 800995c:	4770      	bx	lr

0800995e <UART_DMAAbortOnError>:
 800995e:	b580      	push	{r7, lr}
 8009960:	b084      	sub	sp, #16
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800996a:	60fb      	str	r3, [r7, #12]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2200      	movs	r2, #0
 8009970:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2200      	movs	r2, #0
 8009976:	84da      	strh	r2, [r3, #38]	@ 0x26
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f7ff fee8 	bl	800974e <HAL_UART_ErrorCallback>
 800997e:	bf00      	nop
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <UART_Transmit_IT>:
 8009986:	b480      	push	{r7}
 8009988:	b085      	sub	sp, #20
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009994:	b2db      	uxtb	r3, r3
 8009996:	2b21      	cmp	r3, #33	@ 0x21
 8009998:	d13e      	bne.n	8009a18 <UART_Transmit_IT+0x92>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099a2:	d114      	bne.n	80099ce <UART_Transmit_IT+0x48>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	691b      	ldr	r3, [r3, #16]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d110      	bne.n	80099ce <UART_Transmit_IT+0x48>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a1b      	ldr	r3, [r3, #32]
 80099b0:	60fb      	str	r3, [r7, #12]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	881b      	ldrh	r3, [r3, #0]
 80099b6:	461a      	mov	r2, r3
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099c0:	605a      	str	r2, [r3, #4]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	1c9a      	adds	r2, r3, #2
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	621a      	str	r2, [r3, #32]
 80099cc:	e008      	b.n	80099e0 <UART_Transmit_IT+0x5a>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a1b      	ldr	r3, [r3, #32]
 80099d2:	1c59      	adds	r1, r3, #1
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	6211      	str	r1, [r2, #32]
 80099d8:	781a      	ldrb	r2, [r3, #0]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	605a      	str	r2, [r3, #4]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80099e4:	b29b      	uxth	r3, r3
 80099e6:	3b01      	subs	r3, #1
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	4619      	mov	r1, r3
 80099ee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d10f      	bne.n	8009a14 <UART_Transmit_IT+0x8e>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	68da      	ldr	r2, [r3, #12]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009a02:	60da      	str	r2, [r3, #12]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68da      	ldr	r2, [r3, #12]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a12:	60da      	str	r2, [r3, #12]
 8009a14:	2300      	movs	r3, #0
 8009a16:	e000      	b.n	8009a1a <UART_Transmit_IT+0x94>
 8009a18:	2302      	movs	r3, #2
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3714      	adds	r7, #20
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bc80      	pop	{r7}
 8009a22:	4770      	bx	lr

08009a24 <UART_EndTransmit_IT>:
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68da      	ldr	r2, [r3, #12]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a3a:	60da      	str	r2, [r3, #12]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f7ff fe79 	bl	800973c <HAL_UART_TxCpltCallback>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <UART_Receive_IT>:
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08c      	sub	sp, #48	@ 0x30
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	2b22      	cmp	r3, #34	@ 0x22
 8009a66:	f040 80ae 	bne.w	8009bc6 <UART_Receive_IT+0x172>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a72:	d117      	bne.n	8009aa4 <UART_Receive_IT+0x50>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d113      	bne.n	8009aa4 <UART_Receive_IT+0x50>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a92:	b29a      	uxth	r2, r3
 8009a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a96:	801a      	strh	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9c:	1c9a      	adds	r2, r3, #2
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009aa2:	e026      	b.n	8009af2 <UART_Receive_IT+0x9e>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009aaa:	2300      	movs	r3, #0
 8009aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ab6:	d007      	beq.n	8009ac8 <UART_Receive_IT+0x74>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10a      	bne.n	8009ad6 <UART_Receive_IT+0x82>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d106      	bne.n	8009ad6 <UART_Receive_IT+0x82>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	b2da      	uxtb	r2, r3
 8009ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad2:	701a      	strb	r2, [r3, #0]
 8009ad4:	e008      	b.n	8009ae8 <UART_Receive_IT+0x94>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ae2:	b2da      	uxtb	r2, r3
 8009ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae6:	701a      	strb	r2, [r3, #0]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aec:	1c5a      	adds	r2, r3, #1
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	3b01      	subs	r3, #1
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	4619      	mov	r1, r3
 8009b00:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d15d      	bne.n	8009bc2 <UART_Receive_IT+0x16e>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68da      	ldr	r2, [r3, #12]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f022 0220 	bic.w	r2, r2, #32
 8009b14:	60da      	str	r2, [r3, #12]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	68da      	ldr	r2, [r3, #12]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009b24:	60da      	str	r2, [r3, #12]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	695a      	ldr	r2, [r3, #20]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f022 0201 	bic.w	r2, r2, #1
 8009b34:	615a      	str	r2, [r3, #20]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2220      	movs	r2, #32
 8009b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	635a      	str	r2, [r3, #52]	@ 0x34
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d135      	bne.n	8009bb8 <UART_Receive_IT+0x164>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	330c      	adds	r3, #12
 8009b58:	617b      	str	r3, [r7, #20]
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	e853 3f00 	ldrex	r3, [r3]
 8009b60:	613b      	str	r3, [r7, #16]
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	f023 0310 	bic.w	r3, r3, #16
 8009b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	330c      	adds	r3, #12
 8009b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b72:	623a      	str	r2, [r7, #32]
 8009b74:	61fb      	str	r3, [r7, #28]
 8009b76:	69f9      	ldr	r1, [r7, #28]
 8009b78:	6a3a      	ldr	r2, [r7, #32]
 8009b7a:	e841 2300 	strex	r3, r2, [r1]
 8009b7e:	61bb      	str	r3, [r7, #24]
 8009b80:	69bb      	ldr	r3, [r7, #24]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1e5      	bne.n	8009b52 <UART_Receive_IT+0xfe>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f003 0310 	and.w	r3, r3, #16
 8009b90:	2b10      	cmp	r3, #16
 8009b92:	d10a      	bne.n	8009baa <UART_Receive_IT+0x156>
 8009b94:	2300      	movs	r3, #0
 8009b96:	60fb      	str	r3, [r7, #12]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	685b      	ldr	r3, [r3, #4]
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f7ff fdd5 	bl	8009760 <HAL_UARTEx_RxEventCallback>
 8009bb6:	e002      	b.n	8009bbe <UART_Receive_IT+0x16a>
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f7fb fec9 	bl	8005950 <HAL_UART_RxCpltCallback>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	e002      	b.n	8009bc8 <UART_Receive_IT+0x174>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	e000      	b.n	8009bc8 <UART_Receive_IT+0x174>
 8009bc6:	2302      	movs	r3, #2
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3730      	adds	r7, #48	@ 0x30
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <UART_SetConfig>:
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	691b      	ldr	r3, [r3, #16]
 8009bde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68da      	ldr	r2, [r3, #12]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	430a      	orrs	r2, r1
 8009bec:	611a      	str	r2, [r3, #16]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	689a      	ldr	r2, [r3, #8]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	60bb      	str	r3, [r7, #8]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009c0a:	f023 030c 	bic.w	r3, r3, #12
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	6812      	ldr	r2, [r2, #0]
 8009c12:	68b9      	ldr	r1, [r7, #8]
 8009c14:	430b      	orrs	r3, r1
 8009c16:	60d3      	str	r3, [r2, #12]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	699a      	ldr	r2, [r3, #24]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	430a      	orrs	r2, r1
 8009c2c:	615a      	str	r2, [r3, #20]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a2c      	ldr	r2, [pc, #176]	@ (8009ce4 <UART_SetConfig+0x114>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d103      	bne.n	8009c40 <UART_SetConfig+0x70>
 8009c38:	f7fe f9ea 	bl	8008010 <HAL_RCC_GetPCLK2Freq>
 8009c3c:	60f8      	str	r0, [r7, #12]
 8009c3e:	e002      	b.n	8009c46 <UART_SetConfig+0x76>
 8009c40:	f7fe f9d2 	bl	8007fe8 <HAL_RCC_GetPCLK1Freq>
 8009c44:	60f8      	str	r0, [r7, #12]
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	4613      	mov	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	4413      	add	r3, r2
 8009c4e:	009a      	lsls	r2, r3, #2
 8009c50:	441a      	add	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c5c:	4a22      	ldr	r2, [pc, #136]	@ (8009ce8 <UART_SetConfig+0x118>)
 8009c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c62:	095b      	lsrs	r3, r3, #5
 8009c64:	0119      	lsls	r1, r3, #4
 8009c66:	68fa      	ldr	r2, [r7, #12]
 8009c68:	4613      	mov	r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	4413      	add	r3, r2
 8009c6e:	009a      	lsls	r2, r3, #2
 8009c70:	441a      	add	r2, r3
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8009c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce8 <UART_SetConfig+0x118>)
 8009c7e:	fba3 0302 	umull	r0, r3, r3, r2
 8009c82:	095b      	lsrs	r3, r3, #5
 8009c84:	2064      	movs	r0, #100	@ 0x64
 8009c86:	fb00 f303 	mul.w	r3, r0, r3
 8009c8a:	1ad3      	subs	r3, r2, r3
 8009c8c:	011b      	lsls	r3, r3, #4
 8009c8e:	3332      	adds	r3, #50	@ 0x32
 8009c90:	4a15      	ldr	r2, [pc, #84]	@ (8009ce8 <UART_SetConfig+0x118>)
 8009c92:	fba2 2303 	umull	r2, r3, r2, r3
 8009c96:	095b      	lsrs	r3, r3, #5
 8009c98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009c9c:	4419      	add	r1, r3
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	4613      	mov	r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	4413      	add	r3, r2
 8009ca6:	009a      	lsls	r2, r3, #2
 8009ca8:	441a      	add	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8009cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ce8 <UART_SetConfig+0x118>)
 8009cb6:	fba3 0302 	umull	r0, r3, r3, r2
 8009cba:	095b      	lsrs	r3, r3, #5
 8009cbc:	2064      	movs	r0, #100	@ 0x64
 8009cbe:	fb00 f303 	mul.w	r3, r0, r3
 8009cc2:	1ad3      	subs	r3, r2, r3
 8009cc4:	011b      	lsls	r3, r3, #4
 8009cc6:	3332      	adds	r3, #50	@ 0x32
 8009cc8:	4a07      	ldr	r2, [pc, #28]	@ (8009ce8 <UART_SetConfig+0x118>)
 8009cca:	fba2 2303 	umull	r2, r3, r2, r3
 8009cce:	095b      	lsrs	r3, r3, #5
 8009cd0:	f003 020f 	and.w	r2, r3, #15
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	440a      	add	r2, r1
 8009cda:	609a      	str	r2, [r3, #8]
 8009cdc:	bf00      	nop
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	40013800 	.word	0x40013800
 8009ce8:	51eb851f 	.word	0x51eb851f

08009cec <memcmp>:
 8009cec:	b510      	push	{r4, lr}
 8009cee:	3901      	subs	r1, #1
 8009cf0:	4402      	add	r2, r0
 8009cf2:	4290      	cmp	r0, r2
 8009cf4:	d101      	bne.n	8009cfa <memcmp+0xe>
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	e005      	b.n	8009d06 <memcmp+0x1a>
 8009cfa:	7803      	ldrb	r3, [r0, #0]
 8009cfc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009d00:	42a3      	cmp	r3, r4
 8009d02:	d001      	beq.n	8009d08 <memcmp+0x1c>
 8009d04:	1b18      	subs	r0, r3, r4
 8009d06:	bd10      	pop	{r4, pc}
 8009d08:	3001      	adds	r0, #1
 8009d0a:	e7f2      	b.n	8009cf2 <memcmp+0x6>

08009d0c <memset>:
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	4402      	add	r2, r0
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d100      	bne.n	8009d16 <memset+0xa>
 8009d14:	4770      	bx	lr
 8009d16:	f803 1b01 	strb.w	r1, [r3], #1
 8009d1a:	e7f9      	b.n	8009d10 <memset+0x4>

08009d1c <__errno>:
 8009d1c:	4b01      	ldr	r3, [pc, #4]	@ (8009d24 <__errno+0x8>)
 8009d1e:	6818      	ldr	r0, [r3, #0]
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	20000044 	.word	0x20000044

08009d28 <__libc_init_array>:
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	2600      	movs	r6, #0
 8009d2c:	4d0c      	ldr	r5, [pc, #48]	@ (8009d60 <__libc_init_array+0x38>)
 8009d2e:	4c0d      	ldr	r4, [pc, #52]	@ (8009d64 <__libc_init_array+0x3c>)
 8009d30:	1b64      	subs	r4, r4, r5
 8009d32:	10a4      	asrs	r4, r4, #2
 8009d34:	42a6      	cmp	r6, r4
 8009d36:	d109      	bne.n	8009d4c <__libc_init_array+0x24>
 8009d38:	f000 fd94 	bl	800a864 <_init>
 8009d3c:	2600      	movs	r6, #0
 8009d3e:	4d0a      	ldr	r5, [pc, #40]	@ (8009d68 <__libc_init_array+0x40>)
 8009d40:	4c0a      	ldr	r4, [pc, #40]	@ (8009d6c <__libc_init_array+0x44>)
 8009d42:	1b64      	subs	r4, r4, r5
 8009d44:	10a4      	asrs	r4, r4, #2
 8009d46:	42a6      	cmp	r6, r4
 8009d48:	d105      	bne.n	8009d56 <__libc_init_array+0x2e>
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d50:	4798      	blx	r3
 8009d52:	3601      	adds	r6, #1
 8009d54:	e7ee      	b.n	8009d34 <__libc_init_array+0xc>
 8009d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d5a:	4798      	blx	r3
 8009d5c:	3601      	adds	r6, #1
 8009d5e:	e7f2      	b.n	8009d46 <__libc_init_array+0x1e>
 8009d60:	0800b5a0 	.word	0x0800b5a0
 8009d64:	0800b5a0 	.word	0x0800b5a0
 8009d68:	0800b5a0 	.word	0x0800b5a0
 8009d6c:	0800b5a4 	.word	0x0800b5a4

08009d70 <memcpy>:
 8009d70:	440a      	add	r2, r1
 8009d72:	4291      	cmp	r1, r2
 8009d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d78:	d100      	bne.n	8009d7c <memcpy+0xc>
 8009d7a:	4770      	bx	lr
 8009d7c:	b510      	push	{r4, lr}
 8009d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d82:	4291      	cmp	r1, r2
 8009d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d88:	d1f9      	bne.n	8009d7e <memcpy+0xe>
 8009d8a:	bd10      	pop	{r4, pc}

08009d8c <asin>:
 8009d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d8e:	4604      	mov	r4, r0
 8009d90:	460d      	mov	r5, r1
 8009d92:	f000 f831 	bl	8009df8 <__ieee754_asin>
 8009d96:	4622      	mov	r2, r4
 8009d98:	4606      	mov	r6, r0
 8009d9a:	460f      	mov	r7, r1
 8009d9c:	462b      	mov	r3, r5
 8009d9e:	4620      	mov	r0, r4
 8009da0:	4629      	mov	r1, r5
 8009da2:	f7f6 fe97 	bl	8000ad4 <__aeabi_dcmpun>
 8009da6:	b988      	cbnz	r0, 8009dcc <asin+0x40>
 8009da8:	4620      	mov	r0, r4
 8009daa:	4629      	mov	r1, r5
 8009dac:	f000 f818 	bl	8009de0 <fabs>
 8009db0:	2200      	movs	r2, #0
 8009db2:	4b08      	ldr	r3, [pc, #32]	@ (8009dd4 <asin+0x48>)
 8009db4:	f7f6 fe84 	bl	8000ac0 <__aeabi_dcmpgt>
 8009db8:	b140      	cbz	r0, 8009dcc <asin+0x40>
 8009dba:	f7ff ffaf 	bl	8009d1c <__errno>
 8009dbe:	2321      	movs	r3, #33	@ 0x21
 8009dc0:	6003      	str	r3, [r0, #0]
 8009dc2:	4805      	ldr	r0, [pc, #20]	@ (8009dd8 <asin+0x4c>)
 8009dc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009dc8:	f000 b80e 	b.w	8009de8 <nan>
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	3ff00000 	.word	0x3ff00000
 8009dd8:	0800b520 	.word	0x0800b520

08009ddc <atan2>:
 8009ddc:	f000 ba08 	b.w	800a1f0 <__ieee754_atan2>

08009de0 <fabs>:
 8009de0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009de4:	4619      	mov	r1, r3
 8009de6:	4770      	bx	lr

08009de8 <nan>:
 8009de8:	2000      	movs	r0, #0
 8009dea:	4901      	ldr	r1, [pc, #4]	@ (8009df0 <nan+0x8>)
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	7ff80000 	.word	0x7ff80000
 8009df4:	00000000 	.word	0x00000000

08009df8 <__ieee754_asin>:
 8009df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dfc:	4bc4      	ldr	r3, [pc, #784]	@ (800a110 <__ieee754_asin+0x318>)
 8009dfe:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009e02:	b087      	sub	sp, #28
 8009e04:	429e      	cmp	r6, r3
 8009e06:	4604      	mov	r4, r0
 8009e08:	460d      	mov	r5, r1
 8009e0a:	9101      	str	r1, [sp, #4]
 8009e0c:	d929      	bls.n	8009e62 <__ieee754_asin+0x6a>
 8009e0e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8009e12:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009e16:	4306      	orrs	r6, r0
 8009e18:	d114      	bne.n	8009e44 <__ieee754_asin+0x4c>
 8009e1a:	a3a3      	add	r3, pc, #652	@ (adr r3, 800a0a8 <__ieee754_asin+0x2b0>)
 8009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e20:	f7f6 fbbe 	bl	80005a0 <__aeabi_dmul>
 8009e24:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a0b0 <__ieee754_asin+0x2b8>)
 8009e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2a:	4606      	mov	r6, r0
 8009e2c:	460f      	mov	r7, r1
 8009e2e:	4620      	mov	r0, r4
 8009e30:	4629      	mov	r1, r5
 8009e32:	f7f6 fbb5 	bl	80005a0 <__aeabi_dmul>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	4639      	mov	r1, r7
 8009e3e:	f7f6 f9f9 	bl	8000234 <__adddf3>
 8009e42:	e007      	b.n	8009e54 <__ieee754_asin+0x5c>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	f7f6 f9f2 	bl	8000230 <__aeabi_dsub>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	460b      	mov	r3, r1
 8009e50:	f7f6 fcd0 	bl	80007f4 <__aeabi_ddiv>
 8009e54:	4604      	mov	r4, r0
 8009e56:	460d      	mov	r5, r1
 8009e58:	4620      	mov	r0, r4
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	b007      	add	sp, #28
 8009e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e62:	4bac      	ldr	r3, [pc, #688]	@ (800a114 <__ieee754_asin+0x31c>)
 8009e64:	429e      	cmp	r6, r3
 8009e66:	d80e      	bhi.n	8009e86 <__ieee754_asin+0x8e>
 8009e68:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8009e6c:	f080 80ab 	bcs.w	8009fc6 <__ieee754_asin+0x1ce>
 8009e70:	a391      	add	r3, pc, #580	@ (adr r3, 800a0b8 <__ieee754_asin+0x2c0>)
 8009e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e76:	f7f6 f9dd 	bl	8000234 <__adddf3>
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	4ba6      	ldr	r3, [pc, #664]	@ (800a118 <__ieee754_asin+0x320>)
 8009e7e:	f7f6 fe1f 	bl	8000ac0 <__aeabi_dcmpgt>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d1e8      	bne.n	8009e58 <__ieee754_asin+0x60>
 8009e86:	4620      	mov	r0, r4
 8009e88:	4629      	mov	r1, r5
 8009e8a:	f7ff ffa9 	bl	8009de0 <fabs>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	460b      	mov	r3, r1
 8009e92:	2000      	movs	r0, #0
 8009e94:	49a0      	ldr	r1, [pc, #640]	@ (800a118 <__ieee754_asin+0x320>)
 8009e96:	f7f6 f9cb 	bl	8000230 <__aeabi_dsub>
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	4b9f      	ldr	r3, [pc, #636]	@ (800a11c <__ieee754_asin+0x324>)
 8009e9e:	f7f6 fb7f 	bl	80005a0 <__aeabi_dmul>
 8009ea2:	a387      	add	r3, pc, #540	@ (adr r3, 800a0c0 <__ieee754_asin+0x2c8>)
 8009ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	460d      	mov	r5, r1
 8009eac:	f7f6 fb78 	bl	80005a0 <__aeabi_dmul>
 8009eb0:	a385      	add	r3, pc, #532	@ (adr r3, 800a0c8 <__ieee754_asin+0x2d0>)
 8009eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb6:	f7f6 f9bd 	bl	8000234 <__adddf3>
 8009eba:	4622      	mov	r2, r4
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	f7f6 fb6f 	bl	80005a0 <__aeabi_dmul>
 8009ec2:	a383      	add	r3, pc, #524	@ (adr r3, 800a0d0 <__ieee754_asin+0x2d8>)
 8009ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec8:	f7f6 f9b2 	bl	8000230 <__aeabi_dsub>
 8009ecc:	4622      	mov	r2, r4
 8009ece:	462b      	mov	r3, r5
 8009ed0:	f7f6 fb66 	bl	80005a0 <__aeabi_dmul>
 8009ed4:	a380      	add	r3, pc, #512	@ (adr r3, 800a0d8 <__ieee754_asin+0x2e0>)
 8009ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eda:	f7f6 f9ab 	bl	8000234 <__adddf3>
 8009ede:	4622      	mov	r2, r4
 8009ee0:	462b      	mov	r3, r5
 8009ee2:	f7f6 fb5d 	bl	80005a0 <__aeabi_dmul>
 8009ee6:	a37e      	add	r3, pc, #504	@ (adr r3, 800a0e0 <__ieee754_asin+0x2e8>)
 8009ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eec:	f7f6 f9a0 	bl	8000230 <__aeabi_dsub>
 8009ef0:	4622      	mov	r2, r4
 8009ef2:	462b      	mov	r3, r5
 8009ef4:	f7f6 fb54 	bl	80005a0 <__aeabi_dmul>
 8009ef8:	a37b      	add	r3, pc, #492	@ (adr r3, 800a0e8 <__ieee754_asin+0x2f0>)
 8009efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efe:	f7f6 f999 	bl	8000234 <__adddf3>
 8009f02:	4622      	mov	r2, r4
 8009f04:	462b      	mov	r3, r5
 8009f06:	f7f6 fb4b 	bl	80005a0 <__aeabi_dmul>
 8009f0a:	a379      	add	r3, pc, #484	@ (adr r3, 800a0f0 <__ieee754_asin+0x2f8>)
 8009f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f14:	4620      	mov	r0, r4
 8009f16:	4629      	mov	r1, r5
 8009f18:	f7f6 fb42 	bl	80005a0 <__aeabi_dmul>
 8009f1c:	a376      	add	r3, pc, #472	@ (adr r3, 800a0f8 <__ieee754_asin+0x300>)
 8009f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f22:	f7f6 f985 	bl	8000230 <__aeabi_dsub>
 8009f26:	4622      	mov	r2, r4
 8009f28:	462b      	mov	r3, r5
 8009f2a:	f7f6 fb39 	bl	80005a0 <__aeabi_dmul>
 8009f2e:	a374      	add	r3, pc, #464	@ (adr r3, 800a100 <__ieee754_asin+0x308>)
 8009f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f34:	f7f6 f97e 	bl	8000234 <__adddf3>
 8009f38:	4622      	mov	r2, r4
 8009f3a:	462b      	mov	r3, r5
 8009f3c:	f7f6 fb30 	bl	80005a0 <__aeabi_dmul>
 8009f40:	a371      	add	r3, pc, #452	@ (adr r3, 800a108 <__ieee754_asin+0x310>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7f6 f973 	bl	8000230 <__aeabi_dsub>
 8009f4a:	4622      	mov	r2, r4
 8009f4c:	462b      	mov	r3, r5
 8009f4e:	f7f6 fb27 	bl	80005a0 <__aeabi_dmul>
 8009f52:	4b71      	ldr	r3, [pc, #452]	@ (800a118 <__ieee754_asin+0x320>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	f7f6 f96d 	bl	8000234 <__adddf3>
 8009f5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f5e:	4620      	mov	r0, r4
 8009f60:	4629      	mov	r1, r5
 8009f62:	f000 fba9 	bl	800a6b8 <__ieee754_sqrt>
 8009f66:	4b6e      	ldr	r3, [pc, #440]	@ (800a120 <__ieee754_asin+0x328>)
 8009f68:	4682      	mov	sl, r0
 8009f6a:	429e      	cmp	r6, r3
 8009f6c:	468b      	mov	fp, r1
 8009f6e:	f240 80d9 	bls.w	800a124 <__ieee754_asin+0x32c>
 8009f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f7a:	f7f6 fc3b 	bl	80007f4 <__aeabi_ddiv>
 8009f7e:	4652      	mov	r2, sl
 8009f80:	465b      	mov	r3, fp
 8009f82:	f7f6 fb0d 	bl	80005a0 <__aeabi_dmul>
 8009f86:	4652      	mov	r2, sl
 8009f88:	465b      	mov	r3, fp
 8009f8a:	f7f6 f953 	bl	8000234 <__adddf3>
 8009f8e:	4602      	mov	r2, r0
 8009f90:	460b      	mov	r3, r1
 8009f92:	f7f6 f94f 	bl	8000234 <__adddf3>
 8009f96:	a346      	add	r3, pc, #280	@ (adr r3, 800a0b0 <__ieee754_asin+0x2b8>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	f7f6 f948 	bl	8000230 <__aeabi_dsub>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	a140      	add	r1, pc, #256	@ (adr r1, 800a0a8 <__ieee754_asin+0x2b0>)
 8009fa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009faa:	f7f6 f941 	bl	8000230 <__aeabi_dsub>
 8009fae:	9b01      	ldr	r3, [sp, #4]
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	bfdc      	itt	le
 8009fb6:	4602      	movle	r2, r0
 8009fb8:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8009fbc:	460d      	mov	r5, r1
 8009fbe:	bfdc      	itt	le
 8009fc0:	4614      	movle	r4, r2
 8009fc2:	461d      	movle	r5, r3
 8009fc4:	e748      	b.n	8009e58 <__ieee754_asin+0x60>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	460b      	mov	r3, r1
 8009fca:	f7f6 fae9 	bl	80005a0 <__aeabi_dmul>
 8009fce:	a33c      	add	r3, pc, #240	@ (adr r3, 800a0c0 <__ieee754_asin+0x2c8>)
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	4606      	mov	r6, r0
 8009fd6:	460f      	mov	r7, r1
 8009fd8:	f7f6 fae2 	bl	80005a0 <__aeabi_dmul>
 8009fdc:	a33a      	add	r3, pc, #232	@ (adr r3, 800a0c8 <__ieee754_asin+0x2d0>)
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	f7f6 f927 	bl	8000234 <__adddf3>
 8009fe6:	4632      	mov	r2, r6
 8009fe8:	463b      	mov	r3, r7
 8009fea:	f7f6 fad9 	bl	80005a0 <__aeabi_dmul>
 8009fee:	a338      	add	r3, pc, #224	@ (adr r3, 800a0d0 <__ieee754_asin+0x2d8>)
 8009ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff4:	f7f6 f91c 	bl	8000230 <__aeabi_dsub>
 8009ff8:	4632      	mov	r2, r6
 8009ffa:	463b      	mov	r3, r7
 8009ffc:	f7f6 fad0 	bl	80005a0 <__aeabi_dmul>
 800a000:	a335      	add	r3, pc, #212	@ (adr r3, 800a0d8 <__ieee754_asin+0x2e0>)
 800a002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a006:	f7f6 f915 	bl	8000234 <__adddf3>
 800a00a:	4632      	mov	r2, r6
 800a00c:	463b      	mov	r3, r7
 800a00e:	f7f6 fac7 	bl	80005a0 <__aeabi_dmul>
 800a012:	a333      	add	r3, pc, #204	@ (adr r3, 800a0e0 <__ieee754_asin+0x2e8>)
 800a014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a018:	f7f6 f90a 	bl	8000230 <__aeabi_dsub>
 800a01c:	4632      	mov	r2, r6
 800a01e:	463b      	mov	r3, r7
 800a020:	f7f6 fabe 	bl	80005a0 <__aeabi_dmul>
 800a024:	a330      	add	r3, pc, #192	@ (adr r3, 800a0e8 <__ieee754_asin+0x2f0>)
 800a026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02a:	f7f6 f903 	bl	8000234 <__adddf3>
 800a02e:	4632      	mov	r2, r6
 800a030:	463b      	mov	r3, r7
 800a032:	f7f6 fab5 	bl	80005a0 <__aeabi_dmul>
 800a036:	a32e      	add	r3, pc, #184	@ (adr r3, 800a0f0 <__ieee754_asin+0x2f8>)
 800a038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03c:	4680      	mov	r8, r0
 800a03e:	4689      	mov	r9, r1
 800a040:	4630      	mov	r0, r6
 800a042:	4639      	mov	r1, r7
 800a044:	f7f6 faac 	bl	80005a0 <__aeabi_dmul>
 800a048:	a32b      	add	r3, pc, #172	@ (adr r3, 800a0f8 <__ieee754_asin+0x300>)
 800a04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04e:	f7f6 f8ef 	bl	8000230 <__aeabi_dsub>
 800a052:	4632      	mov	r2, r6
 800a054:	463b      	mov	r3, r7
 800a056:	f7f6 faa3 	bl	80005a0 <__aeabi_dmul>
 800a05a:	a329      	add	r3, pc, #164	@ (adr r3, 800a100 <__ieee754_asin+0x308>)
 800a05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a060:	f7f6 f8e8 	bl	8000234 <__adddf3>
 800a064:	4632      	mov	r2, r6
 800a066:	463b      	mov	r3, r7
 800a068:	f7f6 fa9a 	bl	80005a0 <__aeabi_dmul>
 800a06c:	a326      	add	r3, pc, #152	@ (adr r3, 800a108 <__ieee754_asin+0x310>)
 800a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a072:	f7f6 f8dd 	bl	8000230 <__aeabi_dsub>
 800a076:	4632      	mov	r2, r6
 800a078:	463b      	mov	r3, r7
 800a07a:	f7f6 fa91 	bl	80005a0 <__aeabi_dmul>
 800a07e:	2200      	movs	r2, #0
 800a080:	4b25      	ldr	r3, [pc, #148]	@ (800a118 <__ieee754_asin+0x320>)
 800a082:	f7f6 f8d7 	bl	8000234 <__adddf3>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4640      	mov	r0, r8
 800a08c:	4649      	mov	r1, r9
 800a08e:	f7f6 fbb1 	bl	80007f4 <__aeabi_ddiv>
 800a092:	4622      	mov	r2, r4
 800a094:	462b      	mov	r3, r5
 800a096:	f7f6 fa83 	bl	80005a0 <__aeabi_dmul>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	4620      	mov	r0, r4
 800a0a0:	4629      	mov	r1, r5
 800a0a2:	e6cc      	b.n	8009e3e <__ieee754_asin+0x46>
 800a0a4:	f3af 8000 	nop.w
 800a0a8:	54442d18 	.word	0x54442d18
 800a0ac:	3ff921fb 	.word	0x3ff921fb
 800a0b0:	33145c07 	.word	0x33145c07
 800a0b4:	3c91a626 	.word	0x3c91a626
 800a0b8:	8800759c 	.word	0x8800759c
 800a0bc:	7e37e43c 	.word	0x7e37e43c
 800a0c0:	0dfdf709 	.word	0x0dfdf709
 800a0c4:	3f023de1 	.word	0x3f023de1
 800a0c8:	7501b288 	.word	0x7501b288
 800a0cc:	3f49efe0 	.word	0x3f49efe0
 800a0d0:	b5688f3b 	.word	0xb5688f3b
 800a0d4:	3fa48228 	.word	0x3fa48228
 800a0d8:	0e884455 	.word	0x0e884455
 800a0dc:	3fc9c155 	.word	0x3fc9c155
 800a0e0:	03eb6f7d 	.word	0x03eb6f7d
 800a0e4:	3fd4d612 	.word	0x3fd4d612
 800a0e8:	55555555 	.word	0x55555555
 800a0ec:	3fc55555 	.word	0x3fc55555
 800a0f0:	b12e9282 	.word	0xb12e9282
 800a0f4:	3fb3b8c5 	.word	0x3fb3b8c5
 800a0f8:	1b8d0159 	.word	0x1b8d0159
 800a0fc:	3fe6066c 	.word	0x3fe6066c
 800a100:	9c598ac8 	.word	0x9c598ac8
 800a104:	40002ae5 	.word	0x40002ae5
 800a108:	1c8a2d4b 	.word	0x1c8a2d4b
 800a10c:	40033a27 	.word	0x40033a27
 800a110:	3fefffff 	.word	0x3fefffff
 800a114:	3fdfffff 	.word	0x3fdfffff
 800a118:	3ff00000 	.word	0x3ff00000
 800a11c:	3fe00000 	.word	0x3fe00000
 800a120:	3fef3332 	.word	0x3fef3332
 800a124:	4602      	mov	r2, r0
 800a126:	460b      	mov	r3, r1
 800a128:	f7f6 f884 	bl	8000234 <__adddf3>
 800a12c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a130:	4606      	mov	r6, r0
 800a132:	460f      	mov	r7, r1
 800a134:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a138:	f7f6 fb5c 	bl	80007f4 <__aeabi_ddiv>
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	4630      	mov	r0, r6
 800a142:	4639      	mov	r1, r7
 800a144:	f7f6 fa2c 	bl	80005a0 <__aeabi_dmul>
 800a148:	f04f 0800 	mov.w	r8, #0
 800a14c:	4606      	mov	r6, r0
 800a14e:	460f      	mov	r7, r1
 800a150:	4642      	mov	r2, r8
 800a152:	465b      	mov	r3, fp
 800a154:	4640      	mov	r0, r8
 800a156:	4659      	mov	r1, fp
 800a158:	f7f6 fa22 	bl	80005a0 <__aeabi_dmul>
 800a15c:	4602      	mov	r2, r0
 800a15e:	460b      	mov	r3, r1
 800a160:	4620      	mov	r0, r4
 800a162:	4629      	mov	r1, r5
 800a164:	f7f6 f864 	bl	8000230 <__aeabi_dsub>
 800a168:	4642      	mov	r2, r8
 800a16a:	4604      	mov	r4, r0
 800a16c:	460d      	mov	r5, r1
 800a16e:	465b      	mov	r3, fp
 800a170:	4650      	mov	r0, sl
 800a172:	4659      	mov	r1, fp
 800a174:	f7f6 f85e 	bl	8000234 <__adddf3>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	4620      	mov	r0, r4
 800a17e:	4629      	mov	r1, r5
 800a180:	f7f6 fb38 	bl	80007f4 <__aeabi_ddiv>
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	f7f6 f854 	bl	8000234 <__adddf3>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	a113      	add	r1, pc, #76	@ (adr r1, 800a1e0 <__ieee754_asin+0x3e8>)
 800a192:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a196:	f7f6 f84b 	bl	8000230 <__aeabi_dsub>
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	4630      	mov	r0, r6
 800a1a0:	4639      	mov	r1, r7
 800a1a2:	f7f6 f845 	bl	8000230 <__aeabi_dsub>
 800a1a6:	4642      	mov	r2, r8
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	460d      	mov	r5, r1
 800a1ac:	465b      	mov	r3, fp
 800a1ae:	4640      	mov	r0, r8
 800a1b0:	4659      	mov	r1, fp
 800a1b2:	f7f6 f83f 	bl	8000234 <__adddf3>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	a10b      	add	r1, pc, #44	@ (adr r1, 800a1e8 <__ieee754_asin+0x3f0>)
 800a1bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1c0:	f7f6 f836 	bl	8000230 <__aeabi_dsub>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	f7f6 f830 	bl	8000230 <__aeabi_dsub>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	460b      	mov	r3, r1
 800a1d4:	a104      	add	r1, pc, #16	@ (adr r1, 800a1e8 <__ieee754_asin+0x3f0>)
 800a1d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1da:	e6e6      	b.n	8009faa <__ieee754_asin+0x1b2>
 800a1dc:	f3af 8000 	nop.w
 800a1e0:	33145c07 	.word	0x33145c07
 800a1e4:	3c91a626 	.word	0x3c91a626
 800a1e8:	54442d18 	.word	0x54442d18
 800a1ec:	3fe921fb 	.word	0x3fe921fb

0800a1f0 <__ieee754_atan2>:
 800a1f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f4:	4617      	mov	r7, r2
 800a1f6:	4690      	mov	r8, r2
 800a1f8:	4699      	mov	r9, r3
 800a1fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a1fe:	427b      	negs	r3, r7
 800a200:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800a388 <__ieee754_atan2+0x198>
 800a204:	433b      	orrs	r3, r7
 800a206:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a20a:	4553      	cmp	r3, sl
 800a20c:	4604      	mov	r4, r0
 800a20e:	460d      	mov	r5, r1
 800a210:	d809      	bhi.n	800a226 <__ieee754_atan2+0x36>
 800a212:	4246      	negs	r6, r0
 800a214:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a218:	4306      	orrs	r6, r0
 800a21a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800a21e:	4556      	cmp	r6, sl
 800a220:	468e      	mov	lr, r1
 800a222:	4683      	mov	fp, r0
 800a224:	d908      	bls.n	800a238 <__ieee754_atan2+0x48>
 800a226:	4642      	mov	r2, r8
 800a228:	464b      	mov	r3, r9
 800a22a:	4620      	mov	r0, r4
 800a22c:	4629      	mov	r1, r5
 800a22e:	f7f6 f801 	bl	8000234 <__adddf3>
 800a232:	4604      	mov	r4, r0
 800a234:	460d      	mov	r5, r1
 800a236:	e016      	b.n	800a266 <__ieee754_atan2+0x76>
 800a238:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800a23c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800a240:	433e      	orrs	r6, r7
 800a242:	d103      	bne.n	800a24c <__ieee754_atan2+0x5c>
 800a244:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a248:	f000 b8a6 	b.w	800a398 <atan>
 800a24c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800a250:	f006 0602 	and.w	r6, r6, #2
 800a254:	ea53 0b0b 	orrs.w	fp, r3, fp
 800a258:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800a25c:	d107      	bne.n	800a26e <__ieee754_atan2+0x7e>
 800a25e:	2e02      	cmp	r6, #2
 800a260:	d064      	beq.n	800a32c <__ieee754_atan2+0x13c>
 800a262:	2e03      	cmp	r6, #3
 800a264:	d066      	beq.n	800a334 <__ieee754_atan2+0x144>
 800a266:	4620      	mov	r0, r4
 800a268:	4629      	mov	r1, r5
 800a26a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26e:	4317      	orrs	r7, r2
 800a270:	d106      	bne.n	800a280 <__ieee754_atan2+0x90>
 800a272:	f1be 0f00 	cmp.w	lr, #0
 800a276:	da68      	bge.n	800a34a <__ieee754_atan2+0x15a>
 800a278:	a537      	add	r5, pc, #220	@ (adr r5, 800a358 <__ieee754_atan2+0x168>)
 800a27a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a27e:	e7f2      	b.n	800a266 <__ieee754_atan2+0x76>
 800a280:	4552      	cmp	r2, sl
 800a282:	d10f      	bne.n	800a2a4 <__ieee754_atan2+0xb4>
 800a284:	4293      	cmp	r3, r2
 800a286:	f106 36ff 	add.w	r6, r6, #4294967295
 800a28a:	d107      	bne.n	800a29c <__ieee754_atan2+0xac>
 800a28c:	2e02      	cmp	r6, #2
 800a28e:	d855      	bhi.n	800a33c <__ieee754_atan2+0x14c>
 800a290:	4b3e      	ldr	r3, [pc, #248]	@ (800a38c <__ieee754_atan2+0x19c>)
 800a292:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a296:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a29a:	e7e4      	b.n	800a266 <__ieee754_atan2+0x76>
 800a29c:	2e02      	cmp	r6, #2
 800a29e:	d851      	bhi.n	800a344 <__ieee754_atan2+0x154>
 800a2a0:	4b3b      	ldr	r3, [pc, #236]	@ (800a390 <__ieee754_atan2+0x1a0>)
 800a2a2:	e7f6      	b.n	800a292 <__ieee754_atan2+0xa2>
 800a2a4:	4553      	cmp	r3, sl
 800a2a6:	d0e4      	beq.n	800a272 <__ieee754_atan2+0x82>
 800a2a8:	1a9b      	subs	r3, r3, r2
 800a2aa:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a2ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a2b2:	da21      	bge.n	800a2f8 <__ieee754_atan2+0x108>
 800a2b4:	f1b9 0f00 	cmp.w	r9, #0
 800a2b8:	da01      	bge.n	800a2be <__ieee754_atan2+0xce>
 800a2ba:	323c      	adds	r2, #60	@ 0x3c
 800a2bc:	db20      	blt.n	800a300 <__ieee754_atan2+0x110>
 800a2be:	4642      	mov	r2, r8
 800a2c0:	464b      	mov	r3, r9
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	4629      	mov	r1, r5
 800a2c6:	f7f6 fa95 	bl	80007f4 <__aeabi_ddiv>
 800a2ca:	f7ff fd89 	bl	8009de0 <fabs>
 800a2ce:	f000 f863 	bl	800a398 <atan>
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	460d      	mov	r5, r1
 800a2d6:	2e01      	cmp	r6, #1
 800a2d8:	d015      	beq.n	800a306 <__ieee754_atan2+0x116>
 800a2da:	2e02      	cmp	r6, #2
 800a2dc:	d017      	beq.n	800a30e <__ieee754_atan2+0x11e>
 800a2de:	2e00      	cmp	r6, #0
 800a2e0:	d0c1      	beq.n	800a266 <__ieee754_atan2+0x76>
 800a2e2:	a31f      	add	r3, pc, #124	@ (adr r3, 800a360 <__ieee754_atan2+0x170>)
 800a2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	f7f5 ffa0 	bl	8000230 <__aeabi_dsub>
 800a2f0:	a31d      	add	r3, pc, #116	@ (adr r3, 800a368 <__ieee754_atan2+0x178>)
 800a2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f6:	e016      	b.n	800a326 <__ieee754_atan2+0x136>
 800a2f8:	a51d      	add	r5, pc, #116	@ (adr r5, 800a370 <__ieee754_atan2+0x180>)
 800a2fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a2fe:	e7ea      	b.n	800a2d6 <__ieee754_atan2+0xe6>
 800a300:	2400      	movs	r4, #0
 800a302:	2500      	movs	r5, #0
 800a304:	e7e7      	b.n	800a2d6 <__ieee754_atan2+0xe6>
 800a306:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800a30a:	461d      	mov	r5, r3
 800a30c:	e7ab      	b.n	800a266 <__ieee754_atan2+0x76>
 800a30e:	a314      	add	r3, pc, #80	@ (adr r3, 800a360 <__ieee754_atan2+0x170>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	4620      	mov	r0, r4
 800a316:	4629      	mov	r1, r5
 800a318:	f7f5 ff8a 	bl	8000230 <__aeabi_dsub>
 800a31c:	4602      	mov	r2, r0
 800a31e:	460b      	mov	r3, r1
 800a320:	a111      	add	r1, pc, #68	@ (adr r1, 800a368 <__ieee754_atan2+0x178>)
 800a322:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a326:	f7f5 ff83 	bl	8000230 <__aeabi_dsub>
 800a32a:	e782      	b.n	800a232 <__ieee754_atan2+0x42>
 800a32c:	a50e      	add	r5, pc, #56	@ (adr r5, 800a368 <__ieee754_atan2+0x178>)
 800a32e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a332:	e798      	b.n	800a266 <__ieee754_atan2+0x76>
 800a334:	a510      	add	r5, pc, #64	@ (adr r5, 800a378 <__ieee754_atan2+0x188>)
 800a336:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a33a:	e794      	b.n	800a266 <__ieee754_atan2+0x76>
 800a33c:	a510      	add	r5, pc, #64	@ (adr r5, 800a380 <__ieee754_atan2+0x190>)
 800a33e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a342:	e790      	b.n	800a266 <__ieee754_atan2+0x76>
 800a344:	2400      	movs	r4, #0
 800a346:	2500      	movs	r5, #0
 800a348:	e78d      	b.n	800a266 <__ieee754_atan2+0x76>
 800a34a:	a509      	add	r5, pc, #36	@ (adr r5, 800a370 <__ieee754_atan2+0x180>)
 800a34c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a350:	e789      	b.n	800a266 <__ieee754_atan2+0x76>
 800a352:	bf00      	nop
 800a354:	f3af 8000 	nop.w
 800a358:	54442d18 	.word	0x54442d18
 800a35c:	bff921fb 	.word	0xbff921fb
 800a360:	33145c07 	.word	0x33145c07
 800a364:	3ca1a626 	.word	0x3ca1a626
 800a368:	54442d18 	.word	0x54442d18
 800a36c:	400921fb 	.word	0x400921fb
 800a370:	54442d18 	.word	0x54442d18
 800a374:	3ff921fb 	.word	0x3ff921fb
 800a378:	54442d18 	.word	0x54442d18
 800a37c:	c00921fb 	.word	0xc00921fb
 800a380:	54442d18 	.word	0x54442d18
 800a384:	3fe921fb 	.word	0x3fe921fb
 800a388:	7ff00000 	.word	0x7ff00000
 800a38c:	0800b540 	.word	0x0800b540
 800a390:	0800b528 	.word	0x0800b528
 800a394:	00000000 	.word	0x00000000

0800a398 <atan>:
 800a398:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39c:	4bbc      	ldr	r3, [pc, #752]	@ (800a690 <atan+0x2f8>)
 800a39e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800a3a2:	429e      	cmp	r6, r3
 800a3a4:	4604      	mov	r4, r0
 800a3a6:	460d      	mov	r5, r1
 800a3a8:	468b      	mov	fp, r1
 800a3aa:	d918      	bls.n	800a3de <atan+0x46>
 800a3ac:	4bb9      	ldr	r3, [pc, #740]	@ (800a694 <atan+0x2fc>)
 800a3ae:	429e      	cmp	r6, r3
 800a3b0:	d801      	bhi.n	800a3b6 <atan+0x1e>
 800a3b2:	d109      	bne.n	800a3c8 <atan+0x30>
 800a3b4:	b140      	cbz	r0, 800a3c8 <atan+0x30>
 800a3b6:	4622      	mov	r2, r4
 800a3b8:	462b      	mov	r3, r5
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7f5 ff39 	bl	8000234 <__adddf3>
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	460d      	mov	r5, r1
 800a3c6:	e006      	b.n	800a3d6 <atan+0x3e>
 800a3c8:	f1bb 0f00 	cmp.w	fp, #0
 800a3cc:	f340 8123 	ble.w	800a616 <atan+0x27e>
 800a3d0:	a593      	add	r5, pc, #588	@ (adr r5, 800a620 <atan+0x288>)
 800a3d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	4629      	mov	r1, r5
 800a3da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3de:	4bae      	ldr	r3, [pc, #696]	@ (800a698 <atan+0x300>)
 800a3e0:	429e      	cmp	r6, r3
 800a3e2:	d811      	bhi.n	800a408 <atan+0x70>
 800a3e4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a3e8:	429e      	cmp	r6, r3
 800a3ea:	d80a      	bhi.n	800a402 <atan+0x6a>
 800a3ec:	a38e      	add	r3, pc, #568	@ (adr r3, 800a628 <atan+0x290>)
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	f7f5 ff1f 	bl	8000234 <__adddf3>
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	4ba8      	ldr	r3, [pc, #672]	@ (800a69c <atan+0x304>)
 800a3fa:	f7f6 fb61 	bl	8000ac0 <__aeabi_dcmpgt>
 800a3fe:	2800      	cmp	r0, #0
 800a400:	d1e9      	bne.n	800a3d6 <atan+0x3e>
 800a402:	f04f 3aff 	mov.w	sl, #4294967295
 800a406:	e027      	b.n	800a458 <atan+0xc0>
 800a408:	f7ff fcea 	bl	8009de0 <fabs>
 800a40c:	4ba4      	ldr	r3, [pc, #656]	@ (800a6a0 <atan+0x308>)
 800a40e:	4604      	mov	r4, r0
 800a410:	429e      	cmp	r6, r3
 800a412:	460d      	mov	r5, r1
 800a414:	f200 80b8 	bhi.w	800a588 <atan+0x1f0>
 800a418:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a41c:	429e      	cmp	r6, r3
 800a41e:	f200 809c 	bhi.w	800a55a <atan+0x1c2>
 800a422:	4602      	mov	r2, r0
 800a424:	460b      	mov	r3, r1
 800a426:	f7f5 ff05 	bl	8000234 <__adddf3>
 800a42a:	2200      	movs	r2, #0
 800a42c:	4b9b      	ldr	r3, [pc, #620]	@ (800a69c <atan+0x304>)
 800a42e:	f7f5 feff 	bl	8000230 <__aeabi_dsub>
 800a432:	2200      	movs	r2, #0
 800a434:	4606      	mov	r6, r0
 800a436:	460f      	mov	r7, r1
 800a438:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a43c:	4620      	mov	r0, r4
 800a43e:	4629      	mov	r1, r5
 800a440:	f7f5 fef8 	bl	8000234 <__adddf3>
 800a444:	4602      	mov	r2, r0
 800a446:	460b      	mov	r3, r1
 800a448:	4630      	mov	r0, r6
 800a44a:	4639      	mov	r1, r7
 800a44c:	f7f6 f9d2 	bl	80007f4 <__aeabi_ddiv>
 800a450:	f04f 0a00 	mov.w	sl, #0
 800a454:	4604      	mov	r4, r0
 800a456:	460d      	mov	r5, r1
 800a458:	4622      	mov	r2, r4
 800a45a:	462b      	mov	r3, r5
 800a45c:	4620      	mov	r0, r4
 800a45e:	4629      	mov	r1, r5
 800a460:	f7f6 f89e 	bl	80005a0 <__aeabi_dmul>
 800a464:	4602      	mov	r2, r0
 800a466:	460b      	mov	r3, r1
 800a468:	4680      	mov	r8, r0
 800a46a:	4689      	mov	r9, r1
 800a46c:	f7f6 f898 	bl	80005a0 <__aeabi_dmul>
 800a470:	a36f      	add	r3, pc, #444	@ (adr r3, 800a630 <atan+0x298>)
 800a472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a476:	4606      	mov	r6, r0
 800a478:	460f      	mov	r7, r1
 800a47a:	f7f6 f891 	bl	80005a0 <__aeabi_dmul>
 800a47e:	a36e      	add	r3, pc, #440	@ (adr r3, 800a638 <atan+0x2a0>)
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f7f5 fed6 	bl	8000234 <__adddf3>
 800a488:	4632      	mov	r2, r6
 800a48a:	463b      	mov	r3, r7
 800a48c:	f7f6 f888 	bl	80005a0 <__aeabi_dmul>
 800a490:	a36b      	add	r3, pc, #428	@ (adr r3, 800a640 <atan+0x2a8>)
 800a492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a496:	f7f5 fecd 	bl	8000234 <__adddf3>
 800a49a:	4632      	mov	r2, r6
 800a49c:	463b      	mov	r3, r7
 800a49e:	f7f6 f87f 	bl	80005a0 <__aeabi_dmul>
 800a4a2:	a369      	add	r3, pc, #420	@ (adr r3, 800a648 <atan+0x2b0>)
 800a4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a8:	f7f5 fec4 	bl	8000234 <__adddf3>
 800a4ac:	4632      	mov	r2, r6
 800a4ae:	463b      	mov	r3, r7
 800a4b0:	f7f6 f876 	bl	80005a0 <__aeabi_dmul>
 800a4b4:	a366      	add	r3, pc, #408	@ (adr r3, 800a650 <atan+0x2b8>)
 800a4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ba:	f7f5 febb 	bl	8000234 <__adddf3>
 800a4be:	4632      	mov	r2, r6
 800a4c0:	463b      	mov	r3, r7
 800a4c2:	f7f6 f86d 	bl	80005a0 <__aeabi_dmul>
 800a4c6:	a364      	add	r3, pc, #400	@ (adr r3, 800a658 <atan+0x2c0>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	f7f5 feb2 	bl	8000234 <__adddf3>
 800a4d0:	4642      	mov	r2, r8
 800a4d2:	464b      	mov	r3, r9
 800a4d4:	f7f6 f864 	bl	80005a0 <__aeabi_dmul>
 800a4d8:	a361      	add	r3, pc, #388	@ (adr r3, 800a660 <atan+0x2c8>)
 800a4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4de:	4680      	mov	r8, r0
 800a4e0:	4689      	mov	r9, r1
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	f7f6 f85b 	bl	80005a0 <__aeabi_dmul>
 800a4ea:	a35f      	add	r3, pc, #380	@ (adr r3, 800a668 <atan+0x2d0>)
 800a4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f0:	f7f5 fe9e 	bl	8000230 <__aeabi_dsub>
 800a4f4:	4632      	mov	r2, r6
 800a4f6:	463b      	mov	r3, r7
 800a4f8:	f7f6 f852 	bl	80005a0 <__aeabi_dmul>
 800a4fc:	a35c      	add	r3, pc, #368	@ (adr r3, 800a670 <atan+0x2d8>)
 800a4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a502:	f7f5 fe95 	bl	8000230 <__aeabi_dsub>
 800a506:	4632      	mov	r2, r6
 800a508:	463b      	mov	r3, r7
 800a50a:	f7f6 f849 	bl	80005a0 <__aeabi_dmul>
 800a50e:	a35a      	add	r3, pc, #360	@ (adr r3, 800a678 <atan+0x2e0>)
 800a510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a514:	f7f5 fe8c 	bl	8000230 <__aeabi_dsub>
 800a518:	4632      	mov	r2, r6
 800a51a:	463b      	mov	r3, r7
 800a51c:	f7f6 f840 	bl	80005a0 <__aeabi_dmul>
 800a520:	a357      	add	r3, pc, #348	@ (adr r3, 800a680 <atan+0x2e8>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	f7f5 fe83 	bl	8000230 <__aeabi_dsub>
 800a52a:	4632      	mov	r2, r6
 800a52c:	463b      	mov	r3, r7
 800a52e:	f7f6 f837 	bl	80005a0 <__aeabi_dmul>
 800a532:	4602      	mov	r2, r0
 800a534:	460b      	mov	r3, r1
 800a536:	4640      	mov	r0, r8
 800a538:	4649      	mov	r1, r9
 800a53a:	f7f5 fe7b 	bl	8000234 <__adddf3>
 800a53e:	4622      	mov	r2, r4
 800a540:	462b      	mov	r3, r5
 800a542:	f7f6 f82d 	bl	80005a0 <__aeabi_dmul>
 800a546:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a54a:	4602      	mov	r2, r0
 800a54c:	460b      	mov	r3, r1
 800a54e:	d144      	bne.n	800a5da <atan+0x242>
 800a550:	4620      	mov	r0, r4
 800a552:	4629      	mov	r1, r5
 800a554:	f7f5 fe6c 	bl	8000230 <__aeabi_dsub>
 800a558:	e733      	b.n	800a3c2 <atan+0x2a>
 800a55a:	2200      	movs	r2, #0
 800a55c:	4b4f      	ldr	r3, [pc, #316]	@ (800a69c <atan+0x304>)
 800a55e:	f7f5 fe67 	bl	8000230 <__aeabi_dsub>
 800a562:	2200      	movs	r2, #0
 800a564:	4606      	mov	r6, r0
 800a566:	460f      	mov	r7, r1
 800a568:	4620      	mov	r0, r4
 800a56a:	4629      	mov	r1, r5
 800a56c:	4b4b      	ldr	r3, [pc, #300]	@ (800a69c <atan+0x304>)
 800a56e:	f7f5 fe61 	bl	8000234 <__adddf3>
 800a572:	4602      	mov	r2, r0
 800a574:	460b      	mov	r3, r1
 800a576:	4630      	mov	r0, r6
 800a578:	4639      	mov	r1, r7
 800a57a:	f7f6 f93b 	bl	80007f4 <__aeabi_ddiv>
 800a57e:	f04f 0a01 	mov.w	sl, #1
 800a582:	4604      	mov	r4, r0
 800a584:	460d      	mov	r5, r1
 800a586:	e767      	b.n	800a458 <atan+0xc0>
 800a588:	4b46      	ldr	r3, [pc, #280]	@ (800a6a4 <atan+0x30c>)
 800a58a:	429e      	cmp	r6, r3
 800a58c:	d21a      	bcs.n	800a5c4 <atan+0x22c>
 800a58e:	2200      	movs	r2, #0
 800a590:	4b45      	ldr	r3, [pc, #276]	@ (800a6a8 <atan+0x310>)
 800a592:	f7f5 fe4d 	bl	8000230 <__aeabi_dsub>
 800a596:	2200      	movs	r2, #0
 800a598:	4606      	mov	r6, r0
 800a59a:	460f      	mov	r7, r1
 800a59c:	4620      	mov	r0, r4
 800a59e:	4629      	mov	r1, r5
 800a5a0:	4b41      	ldr	r3, [pc, #260]	@ (800a6a8 <atan+0x310>)
 800a5a2:	f7f5 fffd 	bl	80005a0 <__aeabi_dmul>
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	4b3c      	ldr	r3, [pc, #240]	@ (800a69c <atan+0x304>)
 800a5aa:	f7f5 fe43 	bl	8000234 <__adddf3>
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	4639      	mov	r1, r7
 800a5b6:	f7f6 f91d 	bl	80007f4 <__aeabi_ddiv>
 800a5ba:	f04f 0a02 	mov.w	sl, #2
 800a5be:	4604      	mov	r4, r0
 800a5c0:	460d      	mov	r5, r1
 800a5c2:	e749      	b.n	800a458 <atan+0xc0>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	2000      	movs	r0, #0
 800a5ca:	4938      	ldr	r1, [pc, #224]	@ (800a6ac <atan+0x314>)
 800a5cc:	f7f6 f912 	bl	80007f4 <__aeabi_ddiv>
 800a5d0:	f04f 0a03 	mov.w	sl, #3
 800a5d4:	4604      	mov	r4, r0
 800a5d6:	460d      	mov	r5, r1
 800a5d8:	e73e      	b.n	800a458 <atan+0xc0>
 800a5da:	4b35      	ldr	r3, [pc, #212]	@ (800a6b0 <atan+0x318>)
 800a5dc:	4e35      	ldr	r6, [pc, #212]	@ (800a6b4 <atan+0x31c>)
 800a5de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	f7f5 fe23 	bl	8000230 <__aeabi_dsub>
 800a5ea:	4622      	mov	r2, r4
 800a5ec:	462b      	mov	r3, r5
 800a5ee:	f7f5 fe1f 	bl	8000230 <__aeabi_dsub>
 800a5f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a5fe:	f7f5 fe17 	bl	8000230 <__aeabi_dsub>
 800a602:	f1bb 0f00 	cmp.w	fp, #0
 800a606:	4604      	mov	r4, r0
 800a608:	460d      	mov	r5, r1
 800a60a:	f6bf aee4 	bge.w	800a3d6 <atan+0x3e>
 800a60e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a612:	461d      	mov	r5, r3
 800a614:	e6df      	b.n	800a3d6 <atan+0x3e>
 800a616:	a51c      	add	r5, pc, #112	@ (adr r5, 800a688 <atan+0x2f0>)
 800a618:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a61c:	e6db      	b.n	800a3d6 <atan+0x3e>
 800a61e:	bf00      	nop
 800a620:	54442d18 	.word	0x54442d18
 800a624:	3ff921fb 	.word	0x3ff921fb
 800a628:	8800759c 	.word	0x8800759c
 800a62c:	7e37e43c 	.word	0x7e37e43c
 800a630:	e322da11 	.word	0xe322da11
 800a634:	3f90ad3a 	.word	0x3f90ad3a
 800a638:	24760deb 	.word	0x24760deb
 800a63c:	3fa97b4b 	.word	0x3fa97b4b
 800a640:	a0d03d51 	.word	0xa0d03d51
 800a644:	3fb10d66 	.word	0x3fb10d66
 800a648:	c54c206e 	.word	0xc54c206e
 800a64c:	3fb745cd 	.word	0x3fb745cd
 800a650:	920083ff 	.word	0x920083ff
 800a654:	3fc24924 	.word	0x3fc24924
 800a658:	5555550d 	.word	0x5555550d
 800a65c:	3fd55555 	.word	0x3fd55555
 800a660:	2c6a6c2f 	.word	0x2c6a6c2f
 800a664:	bfa2b444 	.word	0xbfa2b444
 800a668:	52defd9a 	.word	0x52defd9a
 800a66c:	3fadde2d 	.word	0x3fadde2d
 800a670:	af749a6d 	.word	0xaf749a6d
 800a674:	3fb3b0f2 	.word	0x3fb3b0f2
 800a678:	fe231671 	.word	0xfe231671
 800a67c:	3fbc71c6 	.word	0x3fbc71c6
 800a680:	9998ebc4 	.word	0x9998ebc4
 800a684:	3fc99999 	.word	0x3fc99999
 800a688:	54442d18 	.word	0x54442d18
 800a68c:	bff921fb 	.word	0xbff921fb
 800a690:	440fffff 	.word	0x440fffff
 800a694:	7ff00000 	.word	0x7ff00000
 800a698:	3fdbffff 	.word	0x3fdbffff
 800a69c:	3ff00000 	.word	0x3ff00000
 800a6a0:	3ff2ffff 	.word	0x3ff2ffff
 800a6a4:	40038000 	.word	0x40038000
 800a6a8:	3ff80000 	.word	0x3ff80000
 800a6ac:	bff00000 	.word	0xbff00000
 800a6b0:	0800b558 	.word	0x0800b558
 800a6b4:	0800b578 	.word	0x0800b578

0800a6b8 <__ieee754_sqrt>:
 800a6b8:	4a67      	ldr	r2, [pc, #412]	@ (800a858 <__ieee754_sqrt+0x1a0>)
 800a6ba:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6be:	438a      	bics	r2, r1
 800a6c0:	4606      	mov	r6, r0
 800a6c2:	460f      	mov	r7, r1
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	d10e      	bne.n	800a6e8 <__ieee754_sqrt+0x30>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	f7f5 ff68 	bl	80005a0 <__aeabi_dmul>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	460b      	mov	r3, r1
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	4639      	mov	r1, r7
 800a6d8:	f7f5 fdac 	bl	8000234 <__adddf3>
 800a6dc:	4606      	mov	r6, r0
 800a6de:	460f      	mov	r7, r1
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	4639      	mov	r1, r7
 800a6e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e8:	2900      	cmp	r1, #0
 800a6ea:	dc0c      	bgt.n	800a706 <__ieee754_sqrt+0x4e>
 800a6ec:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a6f0:	4302      	orrs	r2, r0
 800a6f2:	d0f5      	beq.n	800a6e0 <__ieee754_sqrt+0x28>
 800a6f4:	b189      	cbz	r1, 800a71a <__ieee754_sqrt+0x62>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	f7f5 fd9a 	bl	8000230 <__aeabi_dsub>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	460b      	mov	r3, r1
 800a700:	f7f6 f878 	bl	80007f4 <__aeabi_ddiv>
 800a704:	e7ea      	b.n	800a6dc <__ieee754_sqrt+0x24>
 800a706:	150a      	asrs	r2, r1, #20
 800a708:	d115      	bne.n	800a736 <__ieee754_sqrt+0x7e>
 800a70a:	2100      	movs	r1, #0
 800a70c:	e009      	b.n	800a722 <__ieee754_sqrt+0x6a>
 800a70e:	0ae3      	lsrs	r3, r4, #11
 800a710:	3a15      	subs	r2, #21
 800a712:	0564      	lsls	r4, r4, #21
 800a714:	2b00      	cmp	r3, #0
 800a716:	d0fa      	beq.n	800a70e <__ieee754_sqrt+0x56>
 800a718:	e7f7      	b.n	800a70a <__ieee754_sqrt+0x52>
 800a71a:	460a      	mov	r2, r1
 800a71c:	e7fa      	b.n	800a714 <__ieee754_sqrt+0x5c>
 800a71e:	005b      	lsls	r3, r3, #1
 800a720:	3101      	adds	r1, #1
 800a722:	02d8      	lsls	r0, r3, #11
 800a724:	d5fb      	bpl.n	800a71e <__ieee754_sqrt+0x66>
 800a726:	1e48      	subs	r0, r1, #1
 800a728:	1a12      	subs	r2, r2, r0
 800a72a:	f1c1 0020 	rsb	r0, r1, #32
 800a72e:	fa24 f000 	lsr.w	r0, r4, r0
 800a732:	4303      	orrs	r3, r0
 800a734:	408c      	lsls	r4, r1
 800a736:	2600      	movs	r6, #0
 800a738:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a73c:	2116      	movs	r1, #22
 800a73e:	07d2      	lsls	r2, r2, #31
 800a740:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a744:	4632      	mov	r2, r6
 800a746:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a74a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a74e:	bf5c      	itt	pl
 800a750:	005b      	lslpl	r3, r3, #1
 800a752:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a756:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a75a:	bf58      	it	pl
 800a75c:	0064      	lslpl	r4, r4, #1
 800a75e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a762:	107f      	asrs	r7, r7, #1
 800a764:	0064      	lsls	r4, r4, #1
 800a766:	1815      	adds	r5, r2, r0
 800a768:	429d      	cmp	r5, r3
 800a76a:	bfde      	ittt	le
 800a76c:	182a      	addle	r2, r5, r0
 800a76e:	1b5b      	suble	r3, r3, r5
 800a770:	1836      	addle	r6, r6, r0
 800a772:	0fe5      	lsrs	r5, r4, #31
 800a774:	3901      	subs	r1, #1
 800a776:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a77a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a77e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a782:	d1f0      	bne.n	800a766 <__ieee754_sqrt+0xae>
 800a784:	460d      	mov	r5, r1
 800a786:	f04f 0a20 	mov.w	sl, #32
 800a78a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a78e:	429a      	cmp	r2, r3
 800a790:	eb01 0c00 	add.w	ip, r1, r0
 800a794:	db02      	blt.n	800a79c <__ieee754_sqrt+0xe4>
 800a796:	d113      	bne.n	800a7c0 <__ieee754_sqrt+0x108>
 800a798:	45a4      	cmp	ip, r4
 800a79a:	d811      	bhi.n	800a7c0 <__ieee754_sqrt+0x108>
 800a79c:	f1bc 0f00 	cmp.w	ip, #0
 800a7a0:	eb0c 0100 	add.w	r1, ip, r0
 800a7a4:	da42      	bge.n	800a82c <__ieee754_sqrt+0x174>
 800a7a6:	2900      	cmp	r1, #0
 800a7a8:	db40      	blt.n	800a82c <__ieee754_sqrt+0x174>
 800a7aa:	f102 0e01 	add.w	lr, r2, #1
 800a7ae:	1a9b      	subs	r3, r3, r2
 800a7b0:	4672      	mov	r2, lr
 800a7b2:	45a4      	cmp	ip, r4
 800a7b4:	bf88      	it	hi
 800a7b6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a7ba:	eba4 040c 	sub.w	r4, r4, ip
 800a7be:	4405      	add	r5, r0
 800a7c0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a7c4:	f1ba 0a01 	subs.w	sl, sl, #1
 800a7c8:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a7cc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a7d0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a7d4:	d1db      	bne.n	800a78e <__ieee754_sqrt+0xd6>
 800a7d6:	431c      	orrs	r4, r3
 800a7d8:	d01a      	beq.n	800a810 <__ieee754_sqrt+0x158>
 800a7da:	4c20      	ldr	r4, [pc, #128]	@ (800a85c <__ieee754_sqrt+0x1a4>)
 800a7dc:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a860 <__ieee754_sqrt+0x1a8>
 800a7e0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a7e4:	e9db 2300 	ldrd	r2, r3, [fp]
 800a7e8:	f7f5 fd22 	bl	8000230 <__aeabi_dsub>
 800a7ec:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	460b      	mov	r3, r1
 800a7f4:	4640      	mov	r0, r8
 800a7f6:	4649      	mov	r1, r9
 800a7f8:	f7f6 f94e 	bl	8000a98 <__aeabi_dcmple>
 800a7fc:	b140      	cbz	r0, 800a810 <__ieee754_sqrt+0x158>
 800a7fe:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a802:	e9db 2300 	ldrd	r2, r3, [fp]
 800a806:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a80a:	d111      	bne.n	800a830 <__ieee754_sqrt+0x178>
 800a80c:	4655      	mov	r5, sl
 800a80e:	3601      	adds	r6, #1
 800a810:	1072      	asrs	r2, r6, #1
 800a812:	086b      	lsrs	r3, r5, #1
 800a814:	07f1      	lsls	r1, r6, #31
 800a816:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a81a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a81e:	bf48      	it	mi
 800a820:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a824:	4618      	mov	r0, r3
 800a826:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a82a:	e757      	b.n	800a6dc <__ieee754_sqrt+0x24>
 800a82c:	4696      	mov	lr, r2
 800a82e:	e7be      	b.n	800a7ae <__ieee754_sqrt+0xf6>
 800a830:	f7f5 fd00 	bl	8000234 <__adddf3>
 800a834:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4640      	mov	r0, r8
 800a83e:	4649      	mov	r1, r9
 800a840:	f7f6 f920 	bl	8000a84 <__aeabi_dcmplt>
 800a844:	b120      	cbz	r0, 800a850 <__ieee754_sqrt+0x198>
 800a846:	1ca8      	adds	r0, r5, #2
 800a848:	bf08      	it	eq
 800a84a:	3601      	addeq	r6, #1
 800a84c:	3502      	adds	r5, #2
 800a84e:	e7df      	b.n	800a810 <__ieee754_sqrt+0x158>
 800a850:	1c6b      	adds	r3, r5, #1
 800a852:	f023 0501 	bic.w	r5, r3, #1
 800a856:	e7db      	b.n	800a810 <__ieee754_sqrt+0x158>
 800a858:	7ff00000 	.word	0x7ff00000
 800a85c:	200000a0 	.word	0x200000a0
 800a860:	20000098 	.word	0x20000098

0800a864 <_init>:
 800a864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a866:	bf00      	nop
 800a868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a86a:	bc08      	pop	{r3}
 800a86c:	469e      	mov	lr, r3
 800a86e:	4770      	bx	lr

0800a870 <_fini>:
 800a870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a872:	bf00      	nop
 800a874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a876:	bc08      	pop	{r3}
 800a878:	469e      	mov	lr, r3
 800a87a:	4770      	bx	lr
