OPT_DESIGN_PATH=/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/work/@_opt
