# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:43 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 15:25:43 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:46 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 15:25:46 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:25:50 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:25:50 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:37:08 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:37:08 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 15:44:46 on Nov 29,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
quit sim
# unknown switch: sim
quit -sim
# End time: 15:49:01 on Nov 29,2021, Elapsed time: 0:04:15
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 15:49:05 on Nov 29,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:49:18 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 15:49:18 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:49:18 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 15:49:18 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 15:49:25 on Nov 29,2021, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:45 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 15:50:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:45 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 15:50:45 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:51 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 15:50:51 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:50:54 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 15:50:54 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 15:50:58 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
run
run
quit -sim
# End time: 15:59:39 on Nov 29,2021, Elapsed time: 0:08:41
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:48 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 15:59:48 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:51 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 15:59:51 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 15:59:57 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:04:09 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:04:09 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:04:11 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:04:12 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
quit -sim
# End time: 16:04:23 on Nov 29,2021, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:04:35 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 100 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
run
run
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 16:08:44 on Nov 29,2021, Elapsed time: 0:04:09
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:08:55 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:08:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:08:55 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:08:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:09:02 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 100 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 140 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 180 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
quit -sim
# End time: 16:14:09 on Nov 29,2021, Elapsed time: 0:05:07
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:14:21 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:14:22 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:14:24 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:14:24 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:14:35 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
quit -sim
# End time: 16:17:30 on Nov 29,2021, Elapsed time: 0:02:55
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:17:41 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:17:41 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:17:44 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:17:45 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:17:47 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
quit -sim
# End time: 16:24:15 on Nov 29,2021, Elapsed time: 0:06:28
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:24:21 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:24:21 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:24:21 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:24:22 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:24:30 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
quit -sim
# End time: 16:27:38 on Nov 29,2021, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:46 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:27:46 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:51 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:27:51 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:27:55 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
quit -sim
# End time: 16:33:56 on Nov 29,2021, Elapsed time: 0:06:01
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:34:06 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:34:06 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:34:06 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:34:07 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:34:07 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:34:07 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:34:10 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:34:10 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:34:16 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
quit -sim
# End time: 16:39:21 on Nov 29,2021, Elapsed time: 0:05:05
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:39:26 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:39:26 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:39:29 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:39:29 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:39:34 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 260 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 340 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 420 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 500 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
quit -sim
# End time: 16:46:03 on Nov 29,2021, Elapsed time: 0:06:29
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:46:08 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:46:09 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:46:11 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:46:11 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:46:15 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
quit -sim
# End time: 16:49:07 on Nov 29,2021, Elapsed time: 0:02:52
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:12 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:49:12 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:14 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:49:14 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:49:18 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
run
quit -sim
# End time: 16:55:05 on Nov 29,2021, Elapsed time: 0:05:47
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:55:11 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:55:11 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:55:14 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:55:14 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:55:18 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
quit -sim
# End time: 16:56:49 on Nov 29,2021, Elapsed time: 0:01:31
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:56:55 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:56:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:56:55 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:56:55 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:57:02 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
quit -sim
# End time: 16:57:23 on Nov 29,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:57:28 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:57:28 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:57:28 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:57:28 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:57:28 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 16:57:28 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:57:28 on Nov 29,2021
# vcom -reportprogress 300 -work work /home/larimore/cpre482x/lab3/CPRE482X-master/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 16:57:28 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 16:57:35 on Nov 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# End time: 17:56:56 on Nov 29,2021, Elapsed time: 0:59:21
# Errors: 0, Warnings: 2
