from litex_rs.axi_ram.core_ram import axi_ram
