02:45:53 **** Incremental Build of configuration Debug for project 10_FIR_Design ****
make -j16 all 
arm-none-eabi-gcc "../Src/main.c" -mcpu=cortex-m4 -std=gnu11 -g3 -DDEBUG -DARM_MATH_CM4 -D_FPU_PRESENT -DSTM32F401xE -DNUCLEO_F401RE -DSTM32 -DSTM32F401RETx -DSTM32F4 -c -I../Inc -I"C:/Users/user/Desktop/f401re documents/DSP/0_test/chip_headers/CMSIS/Device/ST/STM32F4xx/Include" -I"C:/Users/user/Desktop/f401re documents/DSP/0_test/chip_headers/CMSIS/Include" -I"C:/Users/user/Desktop/f401re documents/DSP/10_FIR_Design/chip_headers/CMSIS/DSP/Include" -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -fcyclomatic-complexity -MMD -MP -MF"Src/main.d" -MT"Src/main.o" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "Src/main.o"
arm-none-eabi-gcc "../Src/signals.c" -mcpu=cortex-m4 -std=gnu11 -g3 -DDEBUG -DARM_MATH_CM4 -D_FPU_PRESENT -DSTM32F401xE -DNUCLEO_F401RE -DSTM32 -DSTM32F401RETx -DSTM32F4 -c -I../Inc -I"C:/Users/user/Desktop/f401re documents/DSP/0_test/chip_headers/CMSIS/Device/ST/STM32F4xx/Include" -I"C:/Users/user/Desktop/f401re documents/DSP/0_test/chip_headers/CMSIS/Include" -I"C:/Users/user/Desktop/f401re documents/DSP/10_FIR_Design/chip_headers/CMSIS/DSP/Include" -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -fcyclomatic-complexity -MMD -MP -MF"Src/signals.d" -MT"Src/signals.o" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "Src/signals.o"
arm-none-eabi-gcc -o "10_FIR_Design.elf" @"objects.list"  -larm_cortexM4lf_math -mcpu=cortex-m4 -T"C:\Users\user\Desktop\f401re documents\DSP\10_FIR_Design\STM32F401RETX_FLASH.ld" --specs=nosys.specs -Wl,-Map="10_FIR_Design.map" -Wl,--gc-sections -static -L"C:\Users\user\Desktop\f401re documents\DSP\10_FIR_Design\chip_headers\CMSIS\Lib\GCC" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -u _printf_float -Wl,--start-group -lc -lm -Wl,--end-group
Finished building target: 10_FIR_Design.elf
 
arm-none-eabi-size  10_FIR_Design.elf 
arm-none-eabi-objdump -h -S 10_FIR_Design.elf  > "10_FIR_Design.list"
   text	   data	    bss	    dec	    hex	filename
  16740	   5268	  10724	  32732	   7fdc	10_FIR_Design.elf
Finished building: default.size.stdout
 
Finished building: 10_FIR_Design.list
 

02:45:54 Build Finished. 0 errors, 0 warnings. (took 498ms)

