# Terasic DE0-Nano
DE0-Nano was migrated from DE10-Nano.

## Used pins

Pin | Name | Description
--- | ---- | -----------
PIN_R8 | FPGA_CLK1_50 | system clock
PIN_E1 | KEY0 | system reset
PIN_J15 | KEY1 | clock enable
PIN_A15, A13, B13, A11, D1, F3, B1, L3 | LED0-LED7 | system output
PIN_M1, T8, B9, M15|SW0-SW3| number of the current register

## Board photo

![photo](/board/de0_nano/doc/photo.jpg)

## Board pinout

![pinout](/board/de0_nano/doc/pins.jpg)
![pinout](/board/de0_nano/doc/pins_.jpg)