

================================================================
== Vitis HLS Report for 'Example2'
================================================================
* Date:           Tue Dec 14 17:38:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        example2
* Solution:       xcvu9p-flgb2104-2-i (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    97345|   623105|  0.487 ms|  3.116 ms|  97346|  623106|     none|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+-------------+-----------+-----------+----------+----------+
        |                                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip   |          |
        |              Loop Name             |   min   |   max   |   Latency   |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------+---------+---------+-------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_7_1                    |    97344|   623104|  1521 ~ 9736|          -|          -|        64|        no|
        | + VITIS_LOOP_10_2                  |       72|       72|           10|          1|          1|        64|       yes|
        | + VITIS_LOOP_14_3                  |     1344|     5376|      21 ~ 84|          -|          -|        64|        no|
        |  ++ VITIS_LOOP_16_4                |       11|       74|           12|          1|          1|    1 ~ 64|       yes|
        | + VITIS_LOOP_24_5                  |       73|       73|           11|          1|          1|        64|       yes|
        | + VITIS_LOOP_30_6_VITIS_LOOP_32_7  |        0|     4120|           27|          1|          1|  0 ~ 4095|       yes|
        | + VITIS_LOOP_39_8                  |        5|       68|            6|          1|          1|    1 ~ 64|       yes|
        +------------------------------------+---------+---------+-------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1112|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        6|    14|     2417|     2774|    -|
|Memory               |        0|     -|       64|       66|    -|
|Multiplexer          |        -|     -|        -|      652|    -|
|Register             |        -|     -|     2055|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|    14|     4536|     4956|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  246|  424|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U3       |fdiv_32ns_32ns_32_10_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |frsqrt_32ns_32ns_32_11_full_dsp_1_U4   |frsqrt_32ns_32ns_32_11_full_dsp_1   |        0|   9|  287|  312|    0|
    |gmem0_m_axi_U                          |gmem0_m_axi                         |        2|   0|  512|  580|    0|
    |gmem1_m_axi_U                          |gmem1_m_axi                         |        2|   0|  512|  580|    0|
    |gmem2_m_axi_U                          |gmem2_m_axi                         |        2|   0|  512|  580|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        6|  14| 2417| 2774|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |buffer_U         |buffer         |        0|  32|  33|    0|    64|   32|     1|         2048|
    |squared_norms_U  |squared_norms  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  64|  66|    0|   128|   64|     2|         4096|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_897_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln10_2_fu_892_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln10_fu_513_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_542_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln14_fu_589_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_618_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln16_fu_659_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_669_p2                   |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_702_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln30_1_fu_778_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln30_fu_743_p2                   |         +|   0|  0|  77|          70|           1|
    |add_ln32_fu_823_p2                   |         +|   0|  0|  71|          64|           1|
    |add_ln34_1_fu_836_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln34_fu_817_p2                   |         +|   0|  0|  69|          62|          62|
    |add_ln39_fu_929_p2                   |         +|   0|  0|  71|          64|           1|
    |add_ln7_fu_946_p2                    |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next13_fu_940_p2          |         +|   0|  0|  15|           8|           2|
    |indvars_iv_next4_fu_495_p2           |         +|   0|  0|  14|           7|           1|
    |sub_ln16_fu_579_p2                   |         -|   0|  0|  15|           8|           7|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4                         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter8    |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state51_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state52_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state57_pp2_stage0_iter10   |       and|   0|  0|   2|           1|           1|
    |ap_block_state61_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state68_pp3_stage0_iter9    |       and|   0|  0|   2|           1|           1|
    |ap_block_state79_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state80_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state85_pp3_stage0_iter26   |       and|   0|  0|   2|           1|           1|
    |ap_block_state93_io                  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state26_pp1_iter4_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state27_pp1_iter5_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state33_pp1_iter11_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_519_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln14_fu_595_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln16_fu_648_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln24_fu_675_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln30_fu_749_p2                  |      icmp|   0|  0|  30|          70|          70|
    |icmp_ln32_1_fu_764_p2                |      icmp|   0|  0|  26|          58|           1|
    |icmp_ln32_fu_489_p2                  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln39_fu_923_p2                  |      icmp|   0|  0|  29|          64|           7|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_00001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_784_p3              |    select|   0|  0|   7|           1|           7|
    |select_ln30_fu_770_p3                |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1112|         980|         696|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  169|         38|    1|         38|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter11    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter10    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter26    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter5     |    9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_359_p4  |    9|          2|    7|         14|
    |ap_phi_mux_k_phi_fu_415_p4  |    9|          2|    7|         14|
    |buffer_address0             |   26|          5|    6|         30|
    |gmem0_ARADDR                |   20|          4|   64|        256|
    |gmem0_ARLEN                 |   14|          3|   32|         96|
    |gmem0_blk_n_AR              |    9|          2|    1|          2|
    |gmem0_blk_n_AW              |    9|          2|    1|          2|
    |gmem0_blk_n_B               |    9|          2|    1|          2|
    |gmem0_blk_n_R               |    9|          2|    1|          2|
    |gmem0_blk_n_W               |    9|          2|    1|          2|
    |gmem1_blk_n_AW              |    9|          2|    1|          2|
    |gmem1_blk_n_B               |    9|          2|    1|          2|
    |gmem1_blk_n_W               |    9|          2|    1|          2|
    |gmem2_blk_n_AW              |    9|          2|    1|          2|
    |gmem2_blk_n_B               |    9|          2|    1|          2|
    |gmem2_blk_n_W               |    9|          2|    1|          2|
    |grp_fu_441_opcode           |   14|          3|    2|          6|
    |grp_fu_441_p0               |   14|          3|   32|         96|
    |grp_fu_445_p0               |   26|          5|   32|        160|
    |grp_fu_445_p1               |   20|          4|   32|        128|
    |i_reg_343                   |    9|          2|    7|         14|
    |indvar_flatten_reg_400      |    9|          2|   70|        140|
    |indvars_iv12_reg_319        |    9|          2|    8|         16|
    |indvars_iv18_reg_331        |    9|          2|    7|         14|
    |j_1_reg_367                 |    9|          2|    7|         14|
    |j_3_reg_431                 |    9|          2|   64|        128|
    |j_4_reg_422                 |    9|          2|   64|        128|
    |j_reg_355                   |    9|          2|    7|         14|
    |k_1_reg_389                 |    9|          2|    7|         14|
    |k_2_reg_379                 |    9|          2|    7|         14|
    |k_reg_411                   |    9|          2|    7|         14|
    |reg_471                     |    9|          2|   32|         64|
    |squared_norms_address0      |   20|          4|    6|         24|
    |squared_norms_address1      |   14|          3|    6|         18|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  652|        142|  535|       1496|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |A_read_reg_962                 |  64|   0|   64|          0|
    |Q_read_reg_957                 |  64|   0|   64|          0|
    |R_read_reg_952                 |  64|   0|   64|          0|
    |add_ln10_reg_1005              |   7|   0|    7|          0|
    |add_ln14_reg_1031              |   7|   0|    7|          0|
    |add_ln34_reg_1139              |  62|   0|   62|          0|
    |add_ln7_reg_1201               |   7|   0|    7|          0|
    |ap_CS_fsm                      |  37|   0|   37|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5        |   1|   0|    1|          0|
    |factor_mid2_reg_1166           |  32|   0|   32|          0|
    |gmem0_addr_1_read_reg_1070     |  32|   0|   32|          0|
    |gmem0_addr_1_reg_1039          |  64|   0|   64|          0|
    |gmem0_addr_2_read_reg_1161     |  32|   0|   32|          0|
    |gmem0_addr_2_reg_1154          |  64|   0|   64|          0|
    |gmem0_addr_read_reg_1020       |  32|   0|   32|          0|
    |gmem0_addr_reg_1014            |  64|   0|   64|          0|
    |gmem1_addr_reg_1104            |  64|   0|   64|          0|
    |gmem2_addr_reg_1176            |  64|   0|   64|          0|
    |i_reg_343                      |   7|   0|    7|          0|
    |icmp_ln10_reg_1010             |   1|   0|    1|          0|
    |icmp_ln16_reg_1055             |   1|   0|    1|          0|
    |icmp_ln24_reg_1090             |   1|   0|    1|          0|
    |icmp_ln30_reg_1120             |   1|   0|    1|          0|
    |icmp_ln39_reg_1182             |   1|   0|    1|          0|
    |indvar_flatten_reg_400         |  70|   0|   70|          0|
    |indvars_iv12_reg_319           |   8|   0|    8|          0|
    |indvars_iv18_reg_331           |   7|   0|    7|          0|
    |indvars_iv_next13_reg_1196     |   8|   0|    8|          0|
    |indvars_iv_next4_reg_978       |   7|   0|    7|          0|
    |j_1_reg_367                    |   7|   0|    7|          0|
    |j_3_reg_431                    |  64|   0|   64|          0|
    |j_4_reg_422                    |  64|   0|   64|          0|
    |j_reg_355                      |   7|   0|    7|          0|
    |k_1_reg_389                    |   7|   0|    7|          0|
    |k_2_reg_379                    |   7|   0|    7|          0|
    |k_reg_411                      |   7|   0|    7|          0|
    |norm_reg_1080                  |  32|   0|   32|          0|
    |reg_460                        |  32|   0|   32|          0|
    |reg_466                        |  32|   0|   32|          0|
    |reg_471                        |  32|   0|   32|          0|
    |reg_480                        |  32|   0|   32|          0|
    |select_ln30_1_reg_1124         |   7|   0|    7|          0|
    |squared_norms_addr_1_reg_1059  |   6|   0|    6|          0|
    |squared_norms_load_2_reg_1149  |  32|   0|   32|          0|
    |trunc_ln12_reg_995             |   6|   0|    6|          0|
    |trunc_ln26_reg_1099            |   6|   0|    6|          0|
    |trunc_ln32_reg_969             |   6|   0|    6|          0|
    |zext_ln14_reg_1025             |   7|   0|   32|         25|
    |zext_ln30_reg_1110             |   6|   0|   70|         64|
    |zext_ln32_1_reg_989            |   7|   0|   64|         57|
    |zext_ln32_reg_983              |   7|   0|   64|         57|
    |gmem0_addr_2_read_reg_1161     |  64|  32|   32|          0|
    |gmem0_addr_2_reg_1154          |  64|  32|   64|          0|
    |icmp_ln10_reg_1010             |  64|  32|    1|          0|
    |icmp_ln16_reg_1055             |  64|  32|    1|          0|
    |icmp_ln24_reg_1090             |  64|  32|    1|          0|
    |icmp_ln30_reg_1120             |  64|  32|    1|          0|
    |icmp_ln39_reg_1182             |  64|  32|    1|          0|
    |j_reg_355                      |  64|  32|    7|          0|
    |squared_norms_addr_1_reg_1059  |  64|  32|    6|          0|
    |squared_norms_load_2_reg_1149  |  64|  32|   32|          0|
    |trunc_ln26_reg_1099            |  64|  32|    6|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2055| 352| 1706|        203|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      Example2|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      Example2|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      Example2|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

