
Loading design for application trce from file lab48_modn_impl1.ncd.
Design name: count
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Dec 10 21:26:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab48_modn_impl1.twr -gui lab48_modn_impl1.ncd lab48_modn_impl1.prf 
Design file:     lab48_modn_impl1.ncd
Preference file: lab48_modn_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            626 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.809ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[4]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[3]

   Delay:               5.586ns  (11.5% logic, 88.5% route), 2 logic levels.

 Constraint Details:

      5.586ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_15 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 33.809ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.467     R32C18C.F0 to    R32C13C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.586   (11.5% logic, 88.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C13C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.809ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[2]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[1]

   Delay:               5.586ns  (11.5% logic, 88.5% route), 2 logic levels.

 Constraint Details:

      5.586ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_16 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 33.809ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.467     R32C18C.F0 to    R32C13B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.586   (11.5% logic, 88.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C13B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[0]  (to clk_25m_c +)

   Delay:               5.577ns  (11.5% logic, 88.5% route), 2 logic levels.

 Constraint Details:

      5.577ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_22 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 33.818ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.458     R32C18C.F0 to    R32C12A.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.577   (11.5% logic, 88.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C12A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[12]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[11]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_11 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C15A.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C15A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[10]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[9]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_12 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C14C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C14C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[14]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[13]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_10 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C15B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C15B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[8]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[7]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_13 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C14B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C14B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[6]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[5]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_14 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C14A.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C14A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[16]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[15]

   Delay:               5.272ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      5.272ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_9 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.123ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     1.153     R32C18C.F0 to    R32C15C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    5.272   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C15C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[20]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[19]

   Delay:               4.958ns  (13.0% logic, 87.0% route), 2 logic levels.

 Constraint Details:

      4.958ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_7 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.437ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     3.475  IOL_L12A.INFF to     R32C18C.C0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260     R32C18C.C0 to     R32C18C.F0 I_debouncer/SLICE_28
ROUTE        17     0.839     R32C18C.F0 to    R32C16B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.958   (13.0% logic, 87.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to    R32C16B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

Report:  161.525MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  161.525 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_28.Q0   Loads: 8
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 626 paths, 2 nets, and 208 connections (93.27% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Dec 10 21:26:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab48_modn_impl1.twr -gui lab48_modn_impl1.ncd lab48_modn_impl1.prf 
Design file:     lab48_modn_impl1.ncd
Preference file: lab48_modn_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            626 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_22 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C12A.CLK to     R32C12A.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     0.057     R32C12A.Q0 to     R32C12A.D0 I_debouncer/R_debounce_cnt[0]
CTOF_DEL    ---     0.059     R32C12A.D0 to     R32C12A.F0 I_debouncer/SLICE_22
ROUTE         1     0.000     R32C12A.F0 to    R32C12A.DI0 I_debouncer/R_debounce_cnt_i[0] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C12A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C12A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R[0]  (from clk_key +)
   Destination:    FF         Data in        R[0]  (to clk_key +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_24 to SLICE_24 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R20C2B.CLK to      R20C2B.Q0 SLICE_24 (from clk_key)
ROUTE         4     0.057      R20C2B.Q0 to      R20C2B.D0 led_c[0]
CTOF_DEL    ---     0.059      R20C2B.D0 to      R20C2B.F0 SLICE_24
ROUTE         1     0.000      R20C2B.F0 to     R20C2B.DI0 led_c_i[0] (to clk_key)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I_debouncer/SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.564     R32C18C.Q0 to     R20C2B.CLK clk_key
                  --------
                    0.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I_debouncer/SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.564     R32C18C.Q0 to     R20C2B.CLK clk_key
                  --------
                    0.564   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[20]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[20]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_7 to I_debouncer/SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_7 to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C16B.CLK to     R32C16B.Q1 I_debouncer/SLICE_7 (from clk_25m_c)
ROUTE         1     0.150     R32C16B.Q1 to     R32C16B.B1 I_debouncer/R_debounce_cnt[20]
CTOF_DEL    ---     0.059     R32C16B.B1 to     R32C16B.F1 I_debouncer/SLICE_7
ROUTE         1     0.000     R32C16B.F1 to    R32C16B.DI1 I_debouncer/un1_r_debounce_cnt[12] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[28]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[28]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_3 to I_debouncer/SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_3 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C17C.CLK to     R32C17C.Q1 I_debouncer/SLICE_3 (from clk_25m_c)
ROUTE         1     0.150     R32C17C.Q1 to     R32C17C.B1 I_debouncer/R_debounce_cnt[28]
CTOF_DEL    ---     0.059     R32C17C.B1 to     R32C17C.F1 I_debouncer/SLICE_3
ROUTE         1     0.000     R32C17C.F1 to    R32C17C.DI1 I_debouncer/un1_r_debounce_cnt[4] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[24]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[24]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_5 to I_debouncer/SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_5 to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C17A.CLK to     R32C17A.Q1 I_debouncer/SLICE_5 (from clk_25m_c)
ROUTE         1     0.150     R32C17A.Q1 to     R32C17A.B1 I_debouncer/R_debounce_cnt[24]
CTOF_DEL    ---     0.059     R32C17A.B1 to     R32C17A.F1 I_debouncer/SLICE_5
ROUTE         1     0.000     R32C17A.F1 to    R32C17A.DI1 I_debouncer/un1_r_debounce_cnt[8] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[10]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[10]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_12 to I_debouncer/SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_12 to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C14C.CLK to     R32C14C.Q1 I_debouncer/SLICE_12 (from clk_25m_c)
ROUTE         1     0.150     R32C14C.Q1 to     R32C14C.B1 I_debouncer/R_debounce_cnt[10]
CTOF_DEL    ---     0.059     R32C14C.B1 to     R32C14C.F1 I_debouncer/SLICE_12
ROUTE         1     0.000     R32C14C.F1 to    R32C14C.DI1 I_debouncer/un1_r_debounce_cnt[22] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C14C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C14C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[26]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[26]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_4 to I_debouncer/SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_4 to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C17B.CLK to     R32C17B.Q1 I_debouncer/SLICE_4 (from clk_25m_c)
ROUTE         1     0.150     R32C17B.Q1 to     R32C17B.B1 I_debouncer/R_debounce_cnt[26]
CTOF_DEL    ---     0.059     R32C17B.B1 to     R32C17B.F1 I_debouncer/SLICE_4
ROUTE         1     0.000     R32C17B.F1 to    R32C17B.DI1 I_debouncer/un1_r_debounce_cnt[6] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C17B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[30]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[30]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_2 to I_debouncer/SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_2 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C18A.CLK to     R32C18A.Q1 I_debouncer/SLICE_2 (from clk_25m_c)
ROUTE         1     0.150     R32C18A.Q1 to     R32C18A.B1 I_debouncer/R_debounce_cnt[30]
CTOF_DEL    ---     0.059     R32C18A.B1 to     R32C18A.F1 I_debouncer/SLICE_2
ROUTE         1     0.000     R32C18A.F1 to    R32C18A.DI1 I_debouncer/un1_r_debounce_cnt[2] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C18A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C18A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[18]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[18]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_8 to I_debouncer/SLICE_8 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_8 to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C16A.CLK to     R32C16A.Q1 I_debouncer/SLICE_8 (from clk_25m_c)
ROUTE         1     0.150     R32C16A.Q1 to     R32C16A.B1 I_debouncer/R_debounce_cnt[18]
CTOF_DEL    ---     0.059     R32C16A.B1 to     R32C16A.F1 I_debouncer/SLICE_8
ROUTE         1     0.000     R32C16A.F1 to    R32C16A.DI1 I_debouncer/un1_r_debounce_cnt[14] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[22]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[22]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_6 to I_debouncer/SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_6 to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R32C16C.CLK to     R32C16C.Q1 I_debouncer/SLICE_6 (from clk_25m_c)
ROUTE         1     0.150     R32C16C.Q1 to     R32C16C.B1 I_debouncer/R_debounce_cnt[22]
CTOF_DEL    ---     0.059     R32C16C.B1 to     R32C16C.F1 I_debouncer/SLICE_6
ROUTE         1     0.000     R32C16C.F1 to    R32C16C.DI1 I_debouncer/un1_r_debounce_cnt[10] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to    R32C16C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_28.Q0   Loads: 8
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 626 paths, 2 nets, and 208 connections (93.27% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

