`timescale 1 ps / 1ps
module module_0 (
    output logic [id_1 : id_1] id_2,
    output logic id_3,
    input [1 : id_2] id_4,
    output id_5,
    input logic [id_3 : id_2] id_6,
    input id_7,
    input logic [1 : id_4] id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input logic [id_2 : id_12] id_13,
    input logic [id_12 : id_6] id_14,
    input id_15,
    input logic [1 : id_13] id_16,
    input id_17,
    input logic id_18,
    input logic [id_5 : 1] id_19,
    output id_20 = id_10,
    input [1 : id_1] id_21,
    output id_22,
    output id_23,
    input id_24,
    output id_25,
    input id_26,
    output id_27,
    input id_28,
    output id_29,
    output id_30,
    input logic [1 : id_7] id_31,
    output [id_26 : 1] id_32,
    output id_33,
    input logic [id_24 : id_12] id_34
);
  id_35 id_36 (
      .id_33(id_19),
      .id_4 (id_7)
  );
  logic id_37;
endmodule
