#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Apr 29 15:38:06 2018
# Process ID: 13108
# Current directory: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_5_0_synth_1
# Command line: vivado.exe -log design_1_sha256_hasher_5_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256_hasher_5_0.tcl
# Log file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_5_0_synth_1/design_1_sha256_hasher_5_0.vds
# Journal file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_5_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sha256_hasher_5_0.tcl -notrace
Command: synth_design -top design_1_sha256_hasher_5_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 358.098 ; gain = 80.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256_hasher_5_0' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_5_0/synth/design_1_sha256_hasher_5_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sha256_hasher_v1_0' declared at 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0.vhd:5' bound to instance 'U0' of component 'sha256_hasher_v1_0' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_5_0/synth/design_1_sha256_hasher_5_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'sha256_hasher_v1_0' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sha256_hasher_v1_0_S00_AXI' declared at 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:11' bound to instance 'sha256_hasher_v1_0_S00_AXI_inst' of component 'sha256_hasher_v1_0_S00_AXI' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sha256_hasher_v1_0_S00_AXI' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sha256' (1#1) [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:40]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:375]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1053]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1269]
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1306]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:1052]
INFO: [Synth 8-256] done synthesizing module 'sha256_hasher_v1_0_S00_AXI' (2#1) [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'sha256_hasher_v1_0' (3#1) [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/hdl/sha256_hasher_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256_hasher_5_0' (4#1) [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_5_0/synth/design_1_sha256_hasher_5_0.vhd:82]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 438.254 ; gain = 160.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 438.254 ; gain = 160.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 772.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 772.137 ; gain = 494.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 772.137 ; gain = 494.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 772.137 ; gain = 494.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_iteration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[62]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element h0_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h1_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h2_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h3_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h4_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h5_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h6_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h7_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 772.137 ; gain = 494.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 137   
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 57    
	   4 Input     32 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sha256_hasher_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element h0_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h1_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h2_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h3_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h4_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h5_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h6_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element h7_reg was removed.  [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ipshared/e54b/src/sha256.vhd:67]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_hasher_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sha256_hasher_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_hasher_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[31]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[30]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[29]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[28]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[27]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[26]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[25]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[24]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[23]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[22]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[21]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[20]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[19]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[18]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[17]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[16]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[15]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[14]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[13]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[12]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[11]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[10]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[9]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[8]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module sha256_hasher_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sha256      | constants[0] | 64x32         | LUT            | 
|sha256      | constants[0] | 64x32         | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   104|
|2     |LUT1   |     5|
|3     |LUT2   |   328|
|4     |LUT3   |   382|
|5     |LUT4   |    98|
|6     |LUT5   |   190|
|7     |LUT6   |  2968|
|8     |MUXF7  |  1216|
|9     |MUXF8  |   384|
|10    |FDCE   |   159|
|11    |FDPE   |   136|
|12    |FDRE   |  4400|
|13    |FDSE   |    13|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           | 10383|
|2     |  U0                                |sha256_hasher_v1_0         | 10383|
|3     |    sha256_hasher_v1_0_S00_AXI_inst |sha256_hasher_v1_0_S00_AXI | 10379|
|4     |      hasher0                       |sha256                     |  7110|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 901.539 ; gain = 290.160
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 901.539 ; gain = 624.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

120 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 901.539 ; gain = 624.043
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_5_0_synth_1/design_1_sha256_hasher_5_0.dcp' has been generated.
WARNING: [Coretcl 2-1488] Problem adding IP cache entry: Directory already exists: u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.cache/ip/2017.1/5c487561edc1c11f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/design_1_sha256_hasher_5_0_synth_1/design_1_sha256_hasher_5_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 901.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 29 15:39:54 2018...
