Fitter Status : Successful - Sun Apr 30 20:05:33 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course-project
Top-level Entity Name : course-project
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 23 %
    Combinational ALUTs : 1,977 / 12,480 ( 16 % )
    Dedicated logic registers : 1,881 / 12,480 ( 15 % )
Total registers : 1881
Total pins : 64 / 343 ( 19 % )
Total virtual pins : 0
Total block memory bits : 155,648 / 419,328 ( 37 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
