                                        
                                 PrimeTime (R)
                                        
               Version K-2015.12-SP1 for linux64 - Jan 14, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

set power_enable_analysis TRUE
TRUE
set power_analysis_mode averaged
averaged
#####################################################################
#       link design
#####################################################################
set search_path         "../../pt_syn/nc45  ."
../../pt_syn/nc45  .
set link_library   "/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb"
/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
read_verilog		eth_core_netlist.v
1
current_design		eth_core
Loading verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v'
Loading db file '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Information: Renamed scalar net 'ctrl_wd[7]' to 'ctrl_wd[7]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
Information: Renamed scalar net 'ctrl_wd[6]' to 'ctrl_wd[6]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
Information: Renamed scalar net 'ctrl_wd[5]' to 'ctrl_wd[5]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
Information: Renamed scalar net 'ctrl_wd[4]' to 'ctrl_wd[4]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
Information: Renamed scalar net 'ctrl_wd[3]' to 'ctrl_wd[3]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
Information: Renamed scalar net 'ctrl_wd[0]' to 'ctrl_wd[0]1' in design 'CRC_block_I_clks_AXI_clks_to_rtl__2'. (DBR-020)
{"eth_core"}
link
Linking design eth_core...
Warning: Unable to resolve reference to 'dma_controller_tx_I_clks_AXI_clks_to_rtl_' in 'eth_core'. (LNK-005)
Warning: Unable to resolve reference to 'CRC_block_I_clks_AXI_clks_to_rtl__2' in 'eth_core'. (LNK-005)
Warning: Unable to resolve reference to 'CRC_block_I_clks_AXI_clks_to_rtl__1' in 'eth_core'. (LNK-005)
Warning: Unable to resolve reference to 'CRC_block_I_clks_AXI_clks_to_rtl__0' in 'eth_core'. (LNK-005)
Warning: Unable to resolve reference to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' in 'eth_core'. (LNK-005)
Information: Creating black box for tx_core/axi_master/AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_... (LNK-043)
Information: Creating black box for tx_core/dma_reg_tx/dma_controller_tx_I_clks_AXI_clks_to_rtl_... (LNK-043)
Information: Creating black box for tx_core/tx_crc/crcpkt0/CRC_block_I_clks_AXI_clks_to_rtl__2... (LNK-043)
Information: Creating black box for tx_core/tx_crc/crcpkt1/CRC_block_I_clks_AXI_clks_to_rtl__1... (LNK-043)
Information: Creating black box for tx_core/tx_crc/crcpkt2/CRC_block_I_clks_AXI_clks_to_rtl__0... (LNK-043)
Information: Removing 5 unneeded designs..... (LNK-034)
Warning: Module 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' in file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v' is not used in the current design .  (LNK-039)
Warning: Module 'dma_controller_tx_I_clks_AXI_clks_to_rtl_' in file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v' is not used in the current design .  (LNK-039)
Warning: Module 'CRC_block_I_clks_AXI_clks_to_rtl__0' in file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v' is not used in the current design .  (LNK-039)
Warning: Module 'CRC_block_I_clks_AXI_clks_to_rtl__2' in file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v' is not used in the current design .  (LNK-039)
Warning: Module 'CRC_block_I_clks_AXI_clks_to_rtl__1' in file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/pt_power/pt_syn/nc45/eth_core_netlist.v' is not used in the current design .  (LNK-039)
Information: 8 (25.81%) library cells are unused in library gscl45nm..... (LNK-045)
Information: total 8 library cells are unused (LNK-046)
Design 'eth_core' was successfully linked.
Information: There are 5126 leaf cells, ports, hiers and 5757 nets in the design (LNK-047)
1
#####################################################################
#       set transition time / annotate parasitics
#####################################################################
read_sdc ../../pt_syn/nc45/eth_core_netlist.sdc

Reading SDC version 2.0...
1
1
#set_disable_timing [get_lib_pins ssc_core_typ/*/G]
#####################################################################
#       check/update/report timing 
#####################################################################
check_timing
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Warning: There are 366 endpoints which are not constrained for maximum delay.

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Warning: There are 366 register clock pins with no clock.

Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
update_timing
1
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : eth_core
Version: K-2015.12-SP1
Date   : Fri Nov 11 15:45:43 2016
****************************************


  Startpoint: tx_core/tx_rs/cnt128_d_reg[5]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_core/tx_rs/cnt128_d_reg[5]/CLK (DFFSR)               0.00       0.00 r
  tx_core/tx_rs/cnt128_d_reg[5]/Q (DFFSR)                 0.11       0.11 r
  U3929/Y (INVX1)                                         0.02       0.13 f
  U3930/Y (INVX1)                                         0.03       0.16 r
  U2127/Y (OR2X2)                                         0.04       0.20 r
  U2128/Y (INVX1)                                         0.01       0.21 f
  U2139/Y (AND2X2)                                        0.04       0.25 f
  U2140/Y (INVX1)                                        -0.00       0.25 r
  U2175/Y (NOR3X1)                                        0.03       0.28 f
  U3989/Y (MUX2X1)                                        0.04       0.32 r
  U2034/Y (NAND3X1)                                       0.02       0.34 f
  U1642/Y (BUFX2)                                         0.03       0.37 f
  U1638/Y (AND2X2)                                        0.03       0.41 f
  U1639/Y (INVX1)                                        -0.00       0.40 r
  U1576/Y (NAND2X1)                                       0.01       0.42 f
  U1575/Y (AOI21X1)                                       0.04       0.45 r
  U1632/Y (INVX1)                                         0.02       0.48 f
  U4011/Y (NOR3X1)                                        0.03       0.51 r
  U2390/Y (AND2X2)                                        0.03       0.54 r
  U2391/Y (INVX1)                                         0.02       0.56 f
  U1591/Y (AOI21X1)                                       0.03       0.59 r
  U1648/Y (INVX1)                                         0.02       0.61 f
  U4015/Y (AND2X2)                                        0.04       0.65 f
  U1549/Y (INVX8)                                         0.02       0.68 r
  U4076/Y (MUX2X1)                                        0.08       0.76 r
  U4095/YS (FAX1)                                         0.10       0.85 r
  U1573/Y (AND2X2)                                        0.03       0.89 r
  U1651/Y (INVX1)                                         0.02       0.90 f
  U2032/Y (OAI21X1)                                       0.03       0.93 r
  U2030/Y (XOR2X1)                                        0.04       0.97 f
  U1631/Y (AND2X2)                                        0.04       1.01 f
  U1683/Y (INVX1)                                         0.00       1.01 r
  U2029/Y (NOR3X1)                                        0.02       1.02 f
  U2156/Y (AND2X2)                                        0.05       1.07 f
  U1593/Y (INVX1)                                         0.02       1.09 r
  U4104/Y (AND2X2)                                        0.03       1.12 r
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/D (DFFSR)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  clock reconvergence pessimism                           0.00       3.20
  clock uncertainty                                      -0.25       2.95
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK (DFFSR)             2.95 r
  library setup time                                     -0.08       2.87
  data required time                                                 2.87
  ------------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -1.12
  ------------------------------------------------------------------------------
  slack (MET)                                                        1.75


1
#####################################################################
#       read switching activity file
#####################################################################
read_vcd "/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/tb/mac_core.vcd" -strip_path "ethernet_tb/tx"
Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: The power model is different from the delay model in the library.  (PLIB-161)
Information: Reading file mac_core.vcd to annotate toggle rates on the design...
Warning: Partial mapping of VCD vector tx_core/axi_slave/w_ach_cur_state[1:0] encountered, which may cause incorrect annotation. (PWR-981)
Warning: Partial mapping of VCD vector tx_core/axi_slave/w_rspch_cur_state[1:0] encountered, which may cause incorrect annotation. (PWR-981)
Warning: Partial mapping of VCD vector pfifo_ctrl0[7:0] encountered, which may cause incorrect annotation. (PWR-981)
Warning: Partial mapping of VCD vector ctrl_wd[7:0] encountered, which may cause incorrect annotation. (PWR-981)
Warning: Partial mapping of VCD vector tx_core/QOS_selector/qos/queue_gnt_q[2:0] encountered, which may cause incorrect annotation. (PWR-981)

======================================================================
Summary:
Total number of nets = 5655
Number of annotated nets = 1184 (20.94%)
Total number of leaf cells = 3856
Number of fully annotated leaf cells = 18 (0.47%)
======================================================================

1
#####################################################################
#       check/update/report power 
#####################################################################
check_power
Information: Checking 'out_of_table_range'.
Warning: There are 6615 out_of_range ramps.
Warning: There are 3879 out_of_range loads.
Information: Checking 'missing_table'.
Information: Checking 'missing_function'.
Warning: There are 5 library cells without function.
0
update_power
Warning: The hierarchical cell 'tx_core/dma_reg_tx' is an empty cell (PWR-278)
Warning: The hierarchical cell 'tx_core/tx_crc/crcpkt0' is an empty cell (PWR-278)
Warning: The hierarchical cell 'tx_core/tx_crc/crcpkt2' is an empty cell (PWR-278)
Warning: The hierarchical cell 'tx_core/tx_crc/crcpkt1' is an empty cell (PWR-278)
Warning: The hierarchical cell 'tx_core/axi_master' is an empty cell (PWR-278)
Information: Running switching activity propagation with 4 threads!
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
report_power  > vcd.rpt
quit

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 601.54 MB
CPU usage for this session: 3 seconds 
Elapsed time for this session: 2 seconds
Diagnostics summary: 21 warnings, 13 informationals

Thank you for using pt_shell!
