--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.304 ns
From           : keyboard_in[3]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 20.596 ns
From           : led_ctrl:output_control|assert_signal:assert4|output
To             : led_14[4]
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.559 ns
From           : keyboard_in[0]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : N/A
Required Time  : None
Actual Time    : 22.39 MHz ( period = 44.656 ns )
From           : reg_32:IRlatch_MW|dflipflop:\G1:23:d|output
To             : reg_32:PC_set_val|dflipflop:\G1:1:d|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : reg_32:IRlatch_FD|dflipflop:\G1:20:d|output
To             : led_ctrl:output_control|assert_signal:assert1|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 6903

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 6903

--------------------------------------------------------------------------------------

