<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: SSP Public Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_s_p___public___macros.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SSP Public Macros<div class="ingroups"><a class="el" href="group___s_s_p.html">SSP</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6333b5eaf9d5301431fc0399c0d417d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td></tr>
<tr class="separator:ga6333b5eaf9d5301431fc0399c0d417d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ad38295445819979f55503eed5c177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a></td></tr>
<tr class="separator:ga04ad38295445819979f55503eed5c177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64aec37a92ca6c14c23af6fc0052ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td></tr>
<tr class="separator:gaf64aec37a92ca6c14c23af6fc0052ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e10eccdb2b293607764028aab1b98a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a></td></tr>
<tr class="separator:ga1e10eccdb2b293607764028aab1b98a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bc4b92810caa934b2d7116390098c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gac6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a></td></tr>
<tr class="separator:gac6bc4b92810caa934b2d7116390098c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9cbd4f4b8169253d26f4d40cdc414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td></tr>
<tr class="separator:ga3c9cbd4f4b8169253d26f4d40cdc414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238b6583278a25eba784cc4084ecd87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga238b6583278a25eba784cc4084ecd87f">SSP_DATABIT_4</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(4)</td></tr>
<tr class="separator:ga238b6583278a25eba784cc4084ecd87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab22a8bc9a3fdbf77451c0a71970f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaaab22a8bc9a3fdbf77451c0a71970f29">SSP_DATABIT_5</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(5)</td></tr>
<tr class="separator:gaaab22a8bc9a3fdbf77451c0a71970f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab15bd61146f368a6eae98cb47586aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaab15bd61146f368a6eae98cb47586aa9">SSP_DATABIT_6</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(6)</td></tr>
<tr class="separator:gaab15bd61146f368a6eae98cb47586aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e347ea7a0a898ff97b6ca200aa5cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga22e347ea7a0a898ff97b6ca200aa5cd0">SSP_DATABIT_7</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(7)</td></tr>
<tr class="separator:ga22e347ea7a0a898ff97b6ca200aa5cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5351b3c8a625149e6ff44bf96c0c71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gad5351b3c8a625149e6ff44bf96c0c71b">SSP_DATABIT_8</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(8)</td></tr>
<tr class="separator:gad5351b3c8a625149e6ff44bf96c0c71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63076fc45604c634c7935aa8310d9a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga63076fc45604c634c7935aa8310d9a4d">SSP_DATABIT_9</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(9)</td></tr>
<tr class="separator:ga63076fc45604c634c7935aa8310d9a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8220666e083d725cb5ca12863e3398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga8e8220666e083d725cb5ca12863e3398">SSP_DATABIT_10</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(10)</td></tr>
<tr class="separator:ga8e8220666e083d725cb5ca12863e3398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c54d482586fe521fc51fe2f660d92db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga4c54d482586fe521fc51fe2f660d92db">SSP_DATABIT_11</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(11)</td></tr>
<tr class="separator:ga4c54d482586fe521fc51fe2f660d92db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cef3d2aa9a028b4e648abca8a20ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga60cef3d2aa9a028b4e648abca8a20ea6">SSP_DATABIT_12</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(12)</td></tr>
<tr class="separator:ga60cef3d2aa9a028b4e648abca8a20ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7696139bcc6ffbea4c7633db5691bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga6e7696139bcc6ffbea4c7633db5691bc">SSP_DATABIT_13</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(13)</td></tr>
<tr class="separator:ga6e7696139bcc6ffbea4c7633db5691bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23092c43aa47e79b5c540e1c8bcfb43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga23092c43aa47e79b5c540e1c8bcfb43f">SSP_DATABIT_14</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(14)</td></tr>
<tr class="separator:ga23092c43aa47e79b5c540e1c8bcfb43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb96efb2ad42b6804003beb416bf513f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gafb96efb2ad42b6804003beb416bf513f">SSP_DATABIT_15</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(15)</td></tr>
<tr class="separator:gafb96efb2ad42b6804003beb416bf513f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5285b118c9dc1a7f2ce6c4caa3b962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga8a5285b118c9dc1a7f2ce6c4caa3b962">SSP_DATABIT_16</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(16)</td></tr>
<tr class="separator:ga8a5285b118c9dc1a7f2ce6c4caa3b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60b1441f3ecdb03755304c320d89337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gae60b1441f3ecdb03755304c320d89337">SSP_FRAME_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a></td></tr>
<tr class="separator:gae60b1441f3ecdb03755304c320d89337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8028fc65d645b5c0ac06863bc8cd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gacc8028fc65d645b5c0ac06863bc8cd9c">SSP_FRAME_TI</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a></td></tr>
<tr class="separator:gacc8028fc65d645b5c0ac06863bc8cd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab908ae3d749411618396107e2e0c635e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gab908ae3d749411618396107e2e0c635e">SSP_FRAME_MICROWIRE</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a></td></tr>
<tr class="separator:gab908ae3d749411618396107e2e0c635e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3e00bb8249856e4ace28ea931bb177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gadb3e00bb8249856e4ace28ea931bb177">SSP_STAT_TXFIFO_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaa56cadbf2604cf3d9706f3583be99f63">SSP_SR_TFE</a></td></tr>
<tr class="separator:gadb3e00bb8249856e4ace28ea931bb177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a88c97aaba7a01be0842d099cf7958c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga9a88c97aaba7a01be0842d099cf7958c">SSP_STAT_TXFIFO_NOTFULL</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gabde0199183f2a747cd039c66d40cf534">SSP_SR_TNF</a></td></tr>
<tr class="separator:ga9a88c97aaba7a01be0842d099cf7958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0ac9bf74e9d93e0a60a225ada68504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga3b0ac9bf74e9d93e0a60a225ada68504">SSP_STAT_RXFIFO_NOTEMPTY</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga67740be98d73a50bf341ca3e2c25da6e">SSP_SR_RNE</a></td></tr>
<tr class="separator:ga3b0ac9bf74e9d93e0a60a225ada68504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ae92a4672cd13f9e3c4b1330384d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga12ae92a4672cd13f9e3c4b1330384d0e">SSP_STAT_RXFIFO_FULL</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gacb3442f8b9ec2dbb3be63f154cc58940">SSP_SR_RFF</a></td></tr>
<tr class="separator:ga12ae92a4672cd13f9e3c4b1330384d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618e52f34a11a7e9414d18a2e56be63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga618e52f34a11a7e9414d18a2e56be63c">SSP_STAT_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gac57c889d98458cfbde35f0ab63b499c2">SSP_SR_BSY</a></td></tr>
<tr class="separator:ga618e52f34a11a7e9414d18a2e56be63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db87dea06af8ba8368be4dcccfd97d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga7db87dea06af8ba8368be4dcccfd97d3">SSP_INTCFG_ROR</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaa004d331d2d6bf2fc123de80d6e18a95">SSP_IMSC_ROR</a></td></tr>
<tr class="separator:ga7db87dea06af8ba8368be4dcccfd97d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4716c2b633cc0698f6e515ffb7abedbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga4716c2b633cc0698f6e515ffb7abedbd">SSP_INTCFG_RT</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0396910287899ff6ab730425a8a332c7">SSP_IMSC_RT</a></td></tr>
<tr class="separator:ga4716c2b633cc0698f6e515ffb7abedbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c9695e3dde083db7f54d6715c5573c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga20c9695e3dde083db7f54d6715c5573c">SSP_INTCFG_RX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga9f4d1fa05f49655cc6e5548b11dfe092">SSP_IMSC_RX</a></td></tr>
<tr class="separator:ga20c9695e3dde083db7f54d6715c5573c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12314c10c13b5663431e2f3d794d8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga12314c10c13b5663431e2f3d794d8e6d">SSP_INTCFG_TX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0e1c817c6d276a0fd17b0c4d21668818">SSP_IMSC_TX</a></td></tr>
<tr class="separator:ga12314c10c13b5663431e2f3d794d8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849060f3ae22fc69e37410b1607c6d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga849060f3ae22fc69e37410b1607c6d49">SSP_INTSTAT_ROR</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga5ab078b780d3ab049afbc4bf1d548164">SSP_MIS_ROR</a></td></tr>
<tr class="separator:ga849060f3ae22fc69e37410b1607c6d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7fec10a4c64bd3391c91c832e040c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaec7fec10a4c64bd3391c91c832e040c5">SSP_INTSTAT_RT</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gac656007811dd29f2448a6a534aee04a3">SSP_MIS_RT</a></td></tr>
<tr class="separator:gaec7fec10a4c64bd3391c91c832e040c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf36c76c863756c8bfda4057637cc034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gacf36c76c863756c8bfda4057637cc034">SSP_INTSTAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaae1efd94a8b66679f1793a3c5458a777">SSP_MIS_RX</a></td></tr>
<tr class="separator:gacf36c76c863756c8bfda4057637cc034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c22817987e49834f2280f48c7b3c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga76c22817987e49834f2280f48c7b3c64">SSP_INTSTAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga1db3ebd72dfe222733297a3fb5ca37af">SSP_MIS_TX</a></td></tr>
<tr class="separator:ga76c22817987e49834f2280f48c7b3c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee0d65700b9a2ef6e508755bfacb32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gafee0d65700b9a2ef6e508755bfacb32e">SSP_INTSTAT_RAW_ROR</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0556e3aaa7aefef2c8ed76e1efbf277c">SSP_RIS_ROR</a></td></tr>
<tr class="separator:gafee0d65700b9a2ef6e508755bfacb32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d981043c996b7721a7c729d0c065df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaa7d981043c996b7721a7c729d0c065df">SSP_INTSTAT_RAW_RT</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaf3ca75688f2b02dc4df0c1812d246baf">SSP_RIS_RT</a></td></tr>
<tr class="separator:gaa7d981043c996b7721a7c729d0c065df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52e1a3479fa4d119a298302ca1a3e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaf52e1a3479fa4d119a298302ca1a3e9e">SSP_INTSTAT_RAW_RX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gad5b9b44272a78e2dcfa4f11b560a1ac5">SSP_RIS_RX</a></td></tr>
<tr class="separator:gaf52e1a3479fa4d119a298302ca1a3e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e392f2778d7ad3ddc710006ce16c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga45e392f2778d7ad3ddc710006ce16c96">SSP_INTSTAT_RAW_TX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaf2019e37460395bc0ee5fe12cd6e2226">SSP_RIS_TX</a></td></tr>
<tr class="separator:ga45e392f2778d7ad3ddc710006ce16c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79665cc09989a9730abb6b5452df1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gab79665cc09989a9730abb6b5452df1d7">SSP_INTCLR_ROR</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga12339c82c252077d3c53bad546a68c75">SSP_ICR_ROR</a></td></tr>
<tr class="separator:gab79665cc09989a9730abb6b5452df1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b024118d27e68540e8e403b897ed75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga36b024118d27e68540e8e403b897ed75">SSP_INTCLR_RT</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga6917b6687bd6c914134afe3d86b10fb0">SSP_ICR_RT</a></td></tr>
<tr class="separator:ga36b024118d27e68540e8e403b897ed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442c2b693b567292aaa17bdba6789094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga442c2b693b567292aaa17bdba6789094">SSP_DMA_TX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0508ccc6f92325452fb24fa4d7a4c202">SSP_DMA_RXDMA_EN</a></td></tr>
<tr class="separator:ga442c2b693b567292aaa17bdba6789094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac294ff35d73ad16084bd157fec3bcfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gac294ff35d73ad16084bd157fec3bcfc6">SSP_DMA_RX</a>&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaafe065e1865ad37d436c5f000f9653ab">SSP_DMA_TXDMA_EN</a></td></tr>
<tr class="separator:gac294ff35d73ad16084bd157fec3bcfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dbb53cd4d651137a9826f1cee0156b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga50dbb53cd4d651137a9826f1cee0156b">SSP_STAT_DONE</a>&#160;&#160;&#160;(1UL&lt;&lt;8)</td></tr>
<tr class="separator:ga50dbb53cd4d651137a9826f1cee0156b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fadaf52886e10c84c3461b43c216de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga6fadaf52886e10c84c3461b43c216de4">SSP_STAT_ERROR</a>&#160;&#160;&#160;(1UL&lt;&lt;9)</td></tr>
<tr class="separator:ga6fadaf52886e10c84c3461b43c216de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6333b5eaf9d5301431fc0399c0d417d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_FIRST&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP configuration parameter definesClock phase control bit </p>

</div>
</div>
<a class="anchor" id="ga04ad38295445819979f55503eed5c177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_SECOND&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf64aec37a92ca6c14c23af6fc0052ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_HI&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock polarity control bit </p>

</div>
</div>
<a class="anchor" id="ga1e10eccdb2b293607764028aab1b98a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_LO&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga8e8220666e083d725cb5ca12863e3398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_10&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 10 </p>

</div>
</div>
<a class="anchor" id="ga4c54d482586fe521fc51fe2f660d92db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_11&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 11 </p>

</div>
</div>
<a class="anchor" id="ga60cef3d2aa9a028b4e648abca8a20ea6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_12&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 12 </p>

</div>
</div>
<a class="anchor" id="ga6e7696139bcc6ffbea4c7633db5691bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_13&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 13 </p>

</div>
</div>
<a class="anchor" id="ga23092c43aa47e79b5c540e1c8bcfb43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_14&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 14 </p>

</div>
</div>
<a class="anchor" id="gafb96efb2ad42b6804003beb416bf513f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_15&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 15 </p>

</div>
</div>
<a class="anchor" id="ga8a5285b118c9dc1a7f2ce6c4caa3b962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_16&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 16 </p>

</div>
</div>
<a class="anchor" id="ga238b6583278a25eba784cc4084ecd87f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_4&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP data bit number defines Databit number = 4 </p>

</div>
</div>
<a class="anchor" id="gaaab22a8bc9a3fdbf77451c0a71970f29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_5&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 5 </p>

</div>
</div>
<a class="anchor" id="gaab15bd61146f368a6eae98cb47586aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_6&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 6 </p>

</div>
</div>
<a class="anchor" id="ga22e347ea7a0a898ff97b6ca200aa5cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_7&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 7 </p>

</div>
</div>
<a class="anchor" id="gad5351b3c8a625149e6ff44bf96c0c71b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_8&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 8 </p>

</div>
</div>
<a class="anchor" id="ga63076fc45604c634c7935aa8310d9a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_9&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Databit number = 9 </p>

</div>
</div>
<a class="anchor" id="gac294ff35d73ad16084bd157fec3bcfc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_RX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaafe065e1865ad37d436c5f000f9653ab">SSP_DMA_TXDMA_EN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP bit for enabling TX DMA </p>

</div>
</div>
<a class="anchor" id="ga442c2b693b567292aaa17bdba6789094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_TX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0508ccc6f92325452fb24fa4d7a4c202">SSP_DMA_RXDMA_EN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP DMA definesSSP bit for enabling RX DMA </p>

</div>
</div>
<a class="anchor" id="gab908ae3d749411618396107e2e0c635e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_MICROWIRE&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>National Micro-wire mode </p>

</div>
</div>
<a class="anchor" id="gae60b1441f3ecdb03755304c320d89337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_SPI&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Frame Format definition Motorola SPI mode </p>

</div>
</div>
<a class="anchor" id="gacc8028fc65d645b5c0ac06863bc8cd9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_TI&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TI synchronous serial mode </p>

</div>
</div>
<a class="anchor" id="ga7db87dea06af8ba8368be4dcccfd97d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_ROR&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaa004d331d2d6bf2fc123de80d6e18a95">SSP_IMSC_ROR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Interrupt Configuration definesReceive Overrun </p>

</div>
</div>
<a class="anchor" id="ga4716c2b633cc0698f6e515ffb7abedbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_RT&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0396910287899ff6ab730425a8a332c7">SSP_IMSC_RT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="ga20c9695e3dde083db7f54d6715c5573c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_RX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga9f4d1fa05f49655cc6e5548b11dfe092">SSP_IMSC_RX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="ga12314c10c13b5663431e2f3d794d8e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_TX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0e1c817c6d276a0fd17b0c4d21668818">SSP_IMSC_TX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="gab79665cc09989a9730abb6b5452df1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCLR_ROR&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga12339c82c252077d3c53bad546a68c75">SSP_ICR_ROR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Interrupt Clear defines Writing a 1 to this bit clears the "frame was received when
RxFIFO was full" interrupt </p>

</div>
</div>
<a class="anchor" id="ga36b024118d27e68540e8e403b897ed75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCLR_RT&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga6917b6687bd6c914134afe3d86b10fb0">SSP_ICR_RT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writing a 1 to this bit clears the "Rx FIFO was not empty and
has not been read for a timeout period" interrupt </p>

</div>
</div>
<a class="anchor" id="gafee0d65700b9a2ef6e508755bfacb32e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_ROR&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga0556e3aaa7aefef2c8ed76e1efbf277c">SSP_RIS_ROR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Raw Interrupt Status definesReceive Overrun </p>

</div>
</div>
<a class="anchor" id="gaa7d981043c996b7721a7c729d0c065df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_RT&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaf3ca75688f2b02dc4df0c1812d246baf">SSP_RIS_RT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="gaf52e1a3479fa4d119a298302ca1a3e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_RX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gad5b9b44272a78e2dcfa4f11b560a1ac5">SSP_RIS_RX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="ga45e392f2778d7ad3ddc710006ce16c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_TX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaf2019e37460395bc0ee5fe12cd6e2226">SSP_RIS_TX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="ga849060f3ae22fc69e37410b1607c6d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_ROR&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga5ab078b780d3ab049afbc4bf1d548164">SSP_MIS_ROR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Configured Interrupt Status definesReceive Overrun </p>

</div>
</div>
<a class="anchor" id="gaec7fec10a4c64bd3391c91c832e040c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RT&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gac656007811dd29f2448a6a534aee04a3">SSP_MIS_RT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="gacf36c76c863756c8bfda4057637cc034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaae1efd94a8b66679f1793a3c5458a777">SSP_MIS_RX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="ga76c22817987e49834f2280f48c7b3c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_TX&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga1db3ebd72dfe222733297a3fb5ca37af">SSP_MIS_TX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="ga3c9cbd4f4b8169253d26f4d40cdc414d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MASTER_MODE&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac6bc4b92810caa934b2d7116390098c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SLAVE_MODE&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP master mode enable </p>

</div>
</div>
<a class="anchor" id="ga618e52f34a11a7e9414d18a2e56be63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_BUSY&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gac57c889d98458cfbde35f0ab63b499c2">SSP_SR_BSY</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status SSP Busy bit </p>

</div>
</div>
<a class="anchor" id="ga50dbb53cd4d651137a9826f1cee0156b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_DONE&#160;&#160;&#160;(1UL&lt;&lt;8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Done </p>

</div>
</div>
<a class="anchor" id="ga6fadaf52886e10c84c3461b43c216de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_ERROR&#160;&#160;&#160;(1UL&lt;&lt;9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error </p>

</div>
</div>
<a class="anchor" id="ga12ae92a4672cd13f9e3c4b1330384d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_RXFIFO_FULL&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gacb3442f8b9ec2dbb3be63f154cc58940">SSP_SR_RFF</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status RX FIFO full bit </p>

</div>
</div>
<a class="anchor" id="ga3b0ac9bf74e9d93e0a60a225ada68504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_RXFIFO_NOTEMPTY&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#ga67740be98d73a50bf341ca3e2c25da6e">SSP_SR_RNE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status RX FIFO not empty bit </p>

</div>
</div>
<a class="anchor" id="gadb3e00bb8249856e4ace28ea931bb177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_TXFIFO_EMPTY&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gaa56cadbf2604cf3d9706f3583be99f63">SSP_SR_TFE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Status definesSSP status TX FIFO Empty bit </p>

</div>
</div>
<a class="anchor" id="ga9a88c97aaba7a01be0842d099cf7958c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_TXFIFO_NOTFULL&#160;&#160;&#160;<a class="el" href="group___s_s_p___private___macros.html#gabde0199183f2a747cd039c66d40cf534">SSP_SR_TNF</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status TX FIFO not full bit </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Sep 9 2013 22:09:01 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
