# tests/real_test.yaml â€” 100% CLEAN UTF-8 VERSION
ibis_version: "6.0"
file_name: test.ibs
file_rev: "0"
date: "November 17, 2025"
source: "Netlist generated by Grok"
notes: |
  I really wouldn't try to use this driver. It's really bad.
  You can put blank lines in any of these sections.
disclaimer: |
  This file is only for demonstration purposes. It describes a really crummy driver.
copyright: "Missouri S&T EMC Lab"

spice_type: hspice
iterate: 1
cleanup: 0

global_defaults:
  temp_range: { typ: 27, min: 100, max: 0 }
  voltage_range: { typ: 3.3, min: 3.0, max: 3.6 }
  sim_time: 6e-9
  vil: { typ: 0, min: 0, max: 0 }
  vih: { typ: 3.3, min: 3.0, max: 3.6 }
  r_load: 50
  pin_parasitics:
    R_pkg: { typ: 2.0e-3, min: 1.0e-3, max: 4.0e-3 }
    L_pkg: { typ: 0.2e-9, min: 0.1e-9, max: 0.4e-9 }
    C_pkg: { typ: 2.0e-12, min: 1.0e-12, max: 4.0e-12 }

models:
  - name: driver
    type: I/O
    enable: "oe"
    polarity: "Non-Inverting"
    modelFile: hspice.mod
    modelFileMin: hspice.mod
    modelFileMax: hspice.mod
    rising_waveforms:
      - R_fixture: 50
        V_fixture: 0
      - R_fixture: 50
        V_fixture: 3.3
    falling_waveforms:
      - R_fixture: 50
        V_fixture: 0
      - R_fixture: 50
        V_fixture: 3.3

  - name: dummy
    type: Input
    nomodel: true

components:
  - component: MCM Driver 1
    manufacturer: MegaFLOPS Inc.
    spiceFile: tests/io_buf.sp
    pList:
      - pinName: out
        signalName: out
        modelName: driver
        inputPin: in
        enablePin: oe
      - pinName: in
        signalName: in
        modelName: dummy
      - pinName: oe
        signalName: oe
        modelName: dummy
      - pinName: vdd
        signalName: vdd
        modelName: POWER
      - pinName: vss
        signalName: vss
        modelName: GND