
---------- Begin Simulation Statistics ----------
final_tick                                   34293500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32459                       # Simulator instruction rate (inst/s)
host_mem_usage                                4363024                       # Number of bytes of host memory used
host_op_rate                                    63076                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.77                       # Real time elapsed on the host
host_tick_rate                               44628080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       24939                       # Number of instructions simulated
sim_ops                                         48468                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    34293500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9066                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1104                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8598                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1970                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9066                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7096                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10620                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          939                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     31325                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17258                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1205                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5591                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2576                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25863                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                24939                       # Number of instructions committed
system.cpu.commit.committedOps                  48468                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        39237                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.235263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.320524                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26876     68.50%     68.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2578      6.57%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1939      4.94%     80.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2640      6.73%     86.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          988      2.52%     89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          674      1.72%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          600      1.53%     92.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          366      0.93%     93.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2576      6.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        39237                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2607                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  420                       # Number of function calls committed.
system.cpu.commit.int_insts                     46412                       # Number of committed integer instructions.
system.cpu.commit.loads                          5792                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          145      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            37230     76.81%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     77.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              126      0.26%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             26      0.05%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.77%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             180      0.37%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             268      0.55%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            406      0.84%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.38%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5644     11.64%     92.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3304      6.82%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          148      0.31%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          427      0.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             48468                       # Class of committed instruction
system.cpu.commit.refs                           9523                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       24939                       # Number of Instructions Simulated
system.cpu.committedOps                         48468                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.750231                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.750231                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12491                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  85651                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    17305                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     11604                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1216                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   875                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7649                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4507                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.fetch.Branches                       10620                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5752                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   515                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          46586                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           712                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.154838                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              19128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2738                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.679215                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              43491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.098181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.323006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    29589     68.03%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      889      2.04%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      482      1.11%     71.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      776      1.78%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      713      1.64%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      688      1.58%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      713      1.64%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      627      1.44%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     9014     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                43491                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5106                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2139                       # number of floating regfile writes
system.cpu.idleCycles                           25097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1593                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6760                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.929827                       # Inst execution rate
system.cpu.iew.exec_refs                        12156                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4506                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3550                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9082                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                97                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5559                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               74433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2439                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 63775                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   996                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1216                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1002                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3288                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1826                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1491                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     68188                       # num instructions consuming a value
system.cpu.iew.wb_count                         62561                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641462                       # average fanout of values written-back
system.cpu.iew.wb_producers                     43740                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.912127                       # insts written-back per cycle
system.cpu.iew.wb_sent                          63078                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    86575                       # number of integer regfile reads
system.cpu.int_regfile_writes                   49223                       # number of integer regfile writes
system.cpu.ipc                               0.363606                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.363606                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               609      0.92%      0.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51015     77.05%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   131      0.20%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.04%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.57%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  201      0.30%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  290      0.44%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 413      0.62%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.28%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7967     12.03%     92.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4279      6.46%     98.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             250      0.38%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            462      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  66214                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2870                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5760                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2713                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3649                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1100                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016613                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     943     85.73%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      1.82%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      1.18%     88.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.09%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     73      6.64%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    27      2.45%     97.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      0.64%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      1.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  63835                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             171668                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59848                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             96739                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      74371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     66214                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  62                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               409                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         43491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.522476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.407731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27621     63.51%     63.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2579      5.93%     69.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2004      4.61%     74.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1744      4.01%     78.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2335      5.37%     83.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1983      4.56%     87.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2601      5.98%     93.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1458      3.35%     97.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1166      2.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           43491                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.965388                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5875                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               148                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               28                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9082                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5559                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27561                       # number of misc regfile reads
system.cpu.numCycles                            68588                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    5089                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 53536                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    248                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    17985                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                201738                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  81486                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               89071                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11709                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5871                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1216                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6227                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    35519                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5722                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           116679                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1265                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2301                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             39                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       110992                       # The number of ROB reads
system.cpu.rob.rob_writes                      153073                       # The number of ROB writes
system.cpu.timesIdled                             282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           81                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           115                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               764                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002618                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051131                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     762     99.74%     99.74% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 764                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1334500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2785750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1280250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         979777509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         444165804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1423943313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    979777509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        979777509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1866243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1866243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1866243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        979777509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        444165804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1425809556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023760750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         82                       # Number of write requests accepted
system.mem_ctrls.readBursts                       764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       82                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7388000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21713000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9670.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28420.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      51                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   82                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.852071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.558130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.954368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     31.95%     31.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     24.26%     56.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     15.38%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      9.47%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.96%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.78%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.96%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.78%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      9.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     188.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.587646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.868117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1425.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       123.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1425.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      34281500                       # Total gap between requests
system.mem_ctrls.avgGap                      40521.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 981643751.731377720833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 444165804.015338182449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 123172029.684925720096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           82                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14424500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7288500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    292011000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27423.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30623.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3561109.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2698920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         15086190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           464640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           21843945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.970417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1044000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     32209500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2756040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             240120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         13454850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1838400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           21614730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.286497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4662500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     28591000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        34293500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5084                       # number of overall hits
system.cpu.icache.overall_hits::total            5084                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          667                       # number of overall misses
system.cpu.icache.overall_misses::total           667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37271500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37271500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37271500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37271500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.115980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.115980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.115980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.115980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55879.310345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55879.310345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55879.310345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55879.310345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.091462                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.091462                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.091462                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.091462                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59134.980989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59134.980989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59134.980989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59134.980989                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5084                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37271500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37271500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.115980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.115980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55879.310345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55879.310345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.091462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.091462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59134.980989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59134.980989                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           267.462119                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.666667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   267.462119                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.522387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.522387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             23529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            23529                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9780                       # number of overall hits
system.cpu.dcache.overall_hits::total            9780                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          389                       # number of overall misses
system.cpu.dcache.overall_misses::total           389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23011499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23011499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23011499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23011499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59155.524422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59155.524422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59155.524422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59155.524422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          323                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14830500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14830500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62313.025210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62313.025210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62313.025210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62313.025210                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58704.198473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58704.198473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7501500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7501500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65230.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65230.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7630999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7630999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60086.606299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60086.606299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59585.365854                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59585.365854                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34293500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           151.496321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  17                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   151.496321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.295891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.295891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.460938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             40914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            40914                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  226906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188047                       # Simulator instruction rate (inst/s)
host_mem_usage                                4364048                       # Number of bytes of host memory used
host_op_rate                                   375514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.63                       # Real time elapsed on the host
host_tick_rate                               73276502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      494279                       # Number of instructions simulated
sim_ops                                        987057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000193                       # Number of seconds simulated
sim_ticks                                   192612500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                52729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               134                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             52434                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              288                       # Number of indirect misses.
system.cpu.branchPred.lookups                   52983                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     251                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    260140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   207774                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               134                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      52523                       # Number of branches committed
system.cpu.commit.bw_lim_events                106697                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2889                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               469340                       # Number of instructions committed
system.cpu.commit.committedOps                 938589                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       384734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.439579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.507426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       237599     61.76%     61.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          494      0.13%     61.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38302      9.96%     71.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          202      0.05%     71.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          681      0.18%     72.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            6      0.00%     72.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          716      0.19%     72.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           37      0.01%     72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       106697     27.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       384734                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  203                       # Number of function calls committed.
system.cpu.commit.int_insts                    938387                       # Number of committed integer instructions.
system.cpu.commit.loads                        208157                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           626200     66.72%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208157     22.18%     88.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         104232     11.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            938589                       # Class of committed instruction
system.cpu.commit.refs                         312389                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      469340                       # Number of Instructions Simulated
system.cpu.committedOps                        938589                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.820780                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.820780                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                140142                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 942341                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    93078                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    146817                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    144                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5044                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      208517                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             7                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      104309                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       52983                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    104820                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        280133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    13                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         472255                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.137538                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             104948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              52692                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.225920                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             385225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.451905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.121552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   226455     58.79%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      165      0.04%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1509      0.39%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       82      0.02%     59.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52918     13.74%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      307      0.08%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    50982     13.23%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      449      0.12%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    52358     13.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               385225                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    52594                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.443297                       # Inst execution rate
system.cpu.iew.exec_refs                       313657                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     104309                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1032                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                208721                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               104546                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              941396                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                209348                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               292                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                941219                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12700                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    144                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12835                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           155924                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          563                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          314                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           51                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    897800                       # num instructions consuming a value
system.cpu.iew.wb_count                        940251                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.866873                       # average fanout of values written-back
system.cpu.iew.wb_producers                    778279                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.440784                       # insts written-back per cycle
system.cpu.iew.wb_sent                         940270                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1411347                       # number of integer regfile reads
system.cpu.int_regfile_writes                  783142                       # number of integer regfile writes
system.cpu.ipc                               1.218353                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.218353                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                627736     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               209446     22.25%     88.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104336     11.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 941518                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       37411                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039735                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37175     99.37%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    235      0.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 978929                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2305679                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       940251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            944215                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     941394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    941518                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                14                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        385225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.444073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.153745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              128028     33.23%     33.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12983      3.37%     36.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               47551     12.34%     48.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83440     21.66%     70.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46967     12.19%     82.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12179      3.16%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               45507     11.81%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7252      1.88%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1318      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          385225                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.444073                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      104820                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             74326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9675                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               208721                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              104546                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  522773                       # number of misc regfile reads
system.cpu.numCycles                           385225                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   14787                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                989285                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    946                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    94720                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 110989                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    66                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2195555                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 941837                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              992315                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    150114                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12262                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    144                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                125460                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3014                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1412181                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26828                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1219515                       # The number of ROB reads
system.cpu.rob.rob_writes                     1883375                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          251                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3020                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3548                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       243072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       243072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  243136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3549                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8520500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18706500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         227072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             227136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            332273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1178905834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1179238108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       332273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           332273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83400610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83400610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83400610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           332273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1178905834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1262638718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000031460750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        251                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    99                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26830750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                88443250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8165.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26915.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  251                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    792.402878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   685.662533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.909235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      3.96%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     11.51%     17.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      0.36%     18.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      5.76%     24.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      4.68%     28.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37     13.31%     42.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      6.47%     48.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143     51.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.888889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.298622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.301508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             3     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             2     22.22%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1     11.11%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 210304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  227136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1091.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1179.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     192595500                       # Total gap between requests
system.mem_ctrls.avgGap                      50683.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.data       210304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.data 1091850217.405412435532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47847361.931338831782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.data         3549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          251                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.data     88443250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    303390250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24920.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1208726.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9696120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         84014010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          114017745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.954027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7662250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    178450250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13765920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             391500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         85694370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          118683225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.176131                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3965250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    182147250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       192612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       104819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           104819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       104819                       # number of overall hits
system.cpu.icache.overall_hits::total          104819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       114000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       114000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       114000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       114000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       104820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       104820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       104820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       104820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       114000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       114000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       114000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       114000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        50500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        50500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        50500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        50500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst          inf                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst          inf                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       104819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          104819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       114000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       114000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       104820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       104820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       114000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       114000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        50500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        50500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst          inf                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total          inf                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.999800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.999800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.869140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.869140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            419281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           419281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       153186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           153186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       153186                       # number of overall hits
system.cpu.dcache.overall_hits::total          153186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3639                       # number of overall misses
system.cpu.dcache.overall_misses::total          3639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    204163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    204163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    204163000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    204163000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       156825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       156825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       156825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       156825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023204                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56104.149492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56104.149492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56104.149492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56104.149492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35089                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               888                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.514640                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.dcache.writebacks::total               251                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           90                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    198628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    198628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    198628000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    198628000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022630                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55967.314737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55967.314737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55967.314737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55967.314737                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    204112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    204112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56105.552501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56105.552501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    198578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    198578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55968.996618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55968.996618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       104231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        51000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        51000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        51000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        51000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        50000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        50000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        50000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    192612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.411458                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.420666                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.411458                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            630847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           630847                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  230009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               36048417                       # Simulator instruction rate (inst/s)
host_mem_usage                                4365072                       # Number of bytes of host memory used
host_op_rate                                 71610878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                              224435524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      494850                       # Number of instructions simulated
sim_ops                                        988243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     3103000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  574                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               473                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 75                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             574                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                     617                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      42                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       866                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      530                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               123                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        150                       # Number of branches committed
system.cpu.commit.bw_lim_events                    36                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2363                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  571                       # Number of instructions committed
system.cpu.commit.committedOps                   1186                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         2438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.486464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.435389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         2069     84.86%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          104      4.27%     89.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           68      2.79%     91.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           67      2.75%     94.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           46      1.89%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           23      0.94%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           17      0.70%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            8      0.33%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           36      1.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         2438                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   13                       # Number of function calls committed.
system.cpu.commit.int_insts                      1182                       # Number of committed integer instructions.
system.cpu.commit.loads                           156                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              912     76.90%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             156     13.15%     90.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            115      9.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1186                       # Class of committed instruction
system.cpu.commit.refs                            271                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         571                       # Number of Instructions Simulated
system.cpu.committedOps                          1186                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.868651                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.868651                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   840                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   4392                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1266                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       558                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    124                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    72                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         262                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         182                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                         617                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       312                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    75                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           2239                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles             7                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     248                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.099420                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                117                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.360780                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               2860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.709091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.109293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     2118     74.06%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       38      1.33%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       49      1.71%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       21      0.73%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       40      1.40%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       34      1.19%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       28      0.98%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       65      2.27%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      467     16.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 2860                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            3346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      259                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.410732                       # Inst execution rate
system.cpu.iew.exec_refs                          444                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        182                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     630                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   423                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  322                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                3530                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   262                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               171                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2549                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    124                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               27                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          270                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          209                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              4                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      2311                       # num instructions consuming a value
system.cpu.iew.wb_count                          2479                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.724362                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1674                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.399452                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2506                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2760                       # number of integer regfile reads
system.cpu.int_regfile_writes                    2004                       # number of integer regfile writes
system.cpu.ipc                               0.092008                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.092008                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                46      1.70%      1.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  2181     80.39%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  284     10.47%     92.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 202      7.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2713                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          30                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011058                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      26     86.67%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      3     10.00%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2697                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               8346                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2479                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              5895                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       3467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2713                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  63                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                23                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          2860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.948601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.891185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                2095     73.25%     73.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 179      6.26%     79.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 117      4.09%     83.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  84      2.94%     86.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 110      3.85%     90.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 121      4.23%     94.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  95      3.32%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  39      1.36%     99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  20      0.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            2860                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.437158                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         315                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             6                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                68                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  423                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 322                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1235                       # number of misc regfile reads
system.cpu.numCycles                             6206                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     662                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1237                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     48                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1313                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  9301                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   4055                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                4150                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       569                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    124                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    57                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2945                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             5193                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            135                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       192                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         5951                       # The number of ROB reads
system.cpu.rob.rob_writes                        7507                       # The number of ROB writes
system.cpu.timesIdled                              42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 89                       # Transaction distribution
system.membus.trans_dist::WritebackClean           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict               34                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                91                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      91    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  91                       # Request fanout histogram
system.membus.reqLayer2.occupancy              312500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             307750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             182500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  91                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1196261682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         680631647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1876893329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1196261682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1196261682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1196261682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        680631647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1876893329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000373964750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          91                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         35                       # Number of write requests accepted
system.mem_ctrls.readBursts                        91                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       35                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       620000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2307500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6888.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25638.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       73                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    91                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   35                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           15                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.733333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.481798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.959661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            5     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2     13.33%     46.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      6.67%     53.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      6.67%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5     33.33%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      6.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           15                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    351.749911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1957.271570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   5760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1856.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       701.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1876.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3127000                       # Total gap between requests
system.mem_ctrls.avgGap                      24817.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         3776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1216886883.660973072052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 639381243.957460522652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 701256848.211408257484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           59                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           35                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1482000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       825500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4475981500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25118.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25796.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 127885185.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               107100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                45540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              406980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1415310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            2141970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.290042                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              235620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          1415310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            1722735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.183693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3103000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         3103000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          217                       # number of overall hits
system.cpu.icache.overall_hits::total             217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            95                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4927500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4927500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4927500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4927500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.304487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.304487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.304487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.304487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51868.421053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51868.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51868.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51868.421053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.icache.writebacks::total                35                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3336500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3336500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.189103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.189103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.189103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.189103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56550.847458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56550.847458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56550.847458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56550.847458                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4927500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4927500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.304487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.304487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51868.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51868.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.189103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.189103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56550.847458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56550.847458                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.369967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              110245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.174950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.369967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.899160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.899160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1306                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          289                       # number of overall hits
system.cpu.dcache.overall_hits::total             289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           50                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           50                       # number of overall misses
system.cpu.dcache.overall_misses::total            50                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2713500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2713500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2713500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2713500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          339                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.147493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.147493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.147493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.147493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        54270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        54270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        54270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        54270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1979500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1979500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1979500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1979500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.094395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.094395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61859.375000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61859.375000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61859.375000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61859.375000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.209821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.209821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54074.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54074.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1810500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1810500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.129464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.129464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62431.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62431.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       169000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       169000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56333.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3103000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            279.481685                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              1390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             1390                       # Number of data accesses

---------- End Simulation Statistics   ----------
