// Seed: 426390730
module module_0;
  wire id_1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  genvar id_9;
  wire id_10;
  wire id_11;
  wire id_12 = ~1;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4
);
  wire id_6;
  xor primCall (id_0, id_1, id_2, id_4, id_6);
  module_0 modCall_1 ();
endmodule
