static int T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nT_3 * V_2 ;\r\nint V_3 ;\r\nint V_4 ;\r\nint V_5 , V_6 ;\r\nint V_7 ;\r\nint V_8 = 0 ;\r\nV_3 = F_2 ( & V_9 ) ;\r\nif ( V_3 ) {\r\nF_3 ( L_1 ,\r\nV_10 ) ;\r\nreturn V_3 ;\r\n}\r\nV_3 = F_4 ( & V_11 ) ;\r\nif ( ! V_3 )\r\nV_12 = 1 ;\r\nV_3 = - V_13 ;\r\nfor ( V_2 = V_14 ; V_2 -> V_15 ; V_2 ++ ) {\r\nF_5 ( L_2 , V_16 ,\r\nV_2 -> V_15 ) ;\r\nfor ( V_5 = 0 ; V_5 < F_6 ( V_2 -> V_5 ) ; V_5 ++ ) {\r\nV_4 = V_2 -> V_5 [ V_5 ] ;\r\nif ( ! V_4 )\r\ncontinue;\r\nV_7 = F_7 ( V_4 ) ;\r\nif ( V_7 == 0xff ) {\r\nF_5 ( L_3 ,\r\nV_16 , V_4 ) ;\r\ncontinue;\r\n}\r\nF_8 ( V_2 -> V_17 , V_4 ) ;\r\nV_6 = F_7 ( V_4 + 1 ) ;\r\nif ( ( V_6 & V_2 -> V_18 ) == V_2 -> V_19 ) {\r\nF_5 ( L_4 ,\r\nV_16 , V_2 -> V_15 ,\r\nV_6 & ~ V_2 -> V_18 ) ;\r\nif ( V_20 ) {\r\nmemset ( & V_1 , 0 , sizeof( T_2 ) ) ;\r\nV_1 . V_4 = V_4 ;\r\nV_1 . V_21 = V_22 . V_21 ;\r\nV_1 . V_23 = V_22 . V_23 ;\r\nV_1 . V_24 = V_22 . V_24 ;\r\nif ( V_1 . V_21 < 0x2000 ) {\r\nF_9 ( L_5 ,\r\nV_10 ) ;\r\nV_2 -> V_25 ( V_2 , & V_1 ) ;\r\n} else\r\nV_2 -> V_26 ( V_2 , & V_1 ) ;\r\nif ( F_10 ( & V_1 ) >= 0 )\r\nV_3 = 0 ;\r\n}\r\nif ( V_3 ) {\r\nF_5 ( L_6 ,\r\nV_10 ) ;\r\nmemset ( & V_1 , 0 , sizeof( T_2 ) ) ;\r\nV_1 . V_4 = V_4 ;\r\nV_1 . V_21 = V_27 [ V_8 ] ;\r\nV_1 . V_23 = V_23 [ V_8 ] ;\r\nV_1 . V_24 = V_24 [ V_8 ] ;\r\nif ( V_27 [ V_8 ] < 0x2000 ) {\r\nV_2 -> V_25 ( V_2 , & V_1 ) ;\r\n} else\r\nV_2 -> V_26 ( V_2 , & V_1 ) ;\r\nif ( F_10 ( & V_1 ) >= 0 )\r\nV_3 = 0 ;\r\n}\r\nV_8 ++ ;\r\n} else {\r\nF_5 ( L_7 ,\r\nV_16 , V_6 ) ;\r\n}\r\n}\r\n}\r\nif ( V_3 ) {\r\nF_11 ( & V_9 ) ;\r\nF_12 ( & V_11 ) ;\r\nV_12 = 0 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic void T_4 F_13 ( void )\r\n{\r\nint V_8 ;\r\nfor ( V_8 = 0 ; V_8 < F_6 ( V_28 ) ; V_8 ++ ) {\r\nif ( V_28 [ V_8 ] )\r\nF_14 ( V_28 [ V_8 ] ) ;\r\n}\r\nF_11 ( & V_9 ) ;\r\nif ( V_12 )\r\nF_12 ( & V_11 ) ;\r\nV_12 = 0 ;\r\n}\r\nstatic int T_1 F_10 ( T_2 * V_1 )\r\n{\r\nstruct V_29 * V_30 ;\r\nstruct V_31 * V_32 ;\r\nvoid * V_3 ;\r\nint V_33 , V_34 ;\r\nfor ( V_34 = 0 ; V_34 < F_6 ( V_28 ) ; V_34 ++ ) {\r\nif ( ! V_28 [ V_34 ] )\r\nbreak;\r\n}\r\nif ( V_34 == F_6 ( V_28 ) ) {\r\nF_3 ( L_8 ,\r\nV_16 ) ;\r\nreturn - V_35 ;\r\n}\r\nF_9 ( L_9 ,\r\nV_10 , V_1 -> V_4 ) ;\r\nif ( ( F_15 ( V_1 ) ) == - 1 )\r\nreturn - 1 ;\r\nF_9 ( L_10 , V_10 ) ;\r\nV_30 = F_16 ( sizeof( struct V_31 ) ) ;\r\nif ( V_30 == NULL ) {\r\nF_3 ( L_11 ,\r\nV_16 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_32 = F_17 ( V_30 ) ;\r\nV_32 -> V_36 = V_30 ;\r\nF_18 ( & V_32 -> V_37 ) ;\r\nV_28 [ V_34 ] = V_32 ;\r\nV_32 -> V_38 = V_34 ;\r\nV_32 -> V_27 . V_4 = V_1 -> V_4 ;\r\nV_32 -> V_27 . V_21 = V_1 -> V_21 ;\r\nV_32 -> V_27 . V_24 = V_1 -> V_24 ;\r\nV_32 -> V_27 . V_39 = V_40 ;\r\nV_32 -> V_27 . V_23 = V_1 -> V_23 ;\r\nV_32 -> V_27 . V_41 = 32 ;\r\nV_3 = F_19 ( V_32 -> V_27 . V_21 , V_32 -> V_27 . V_39 , V_10 ) ;\r\nif ( ! V_3 ) {\r\nF_20 ( L_12 ,\r\nV_16 , V_32 -> V_27 . V_21 ) ;\r\nV_33 = - V_13 ;\r\ngoto V_42;\r\n}\r\nF_21 ( & V_32 -> V_43 ) ;\r\nV_32 -> V_43 . V_44 . V_45 = V_46 | V_47 | V_48 | V_49 |\r\nV_50 | V_51 | V_52 | ( V_53 << 8 ) ;\r\nV_32 -> V_43 . V_54 . V_45 = V_55 ;\r\nF_22 ( & V_32 -> V_43 ) ;\r\nV_32 -> V_56 . V_57 = 14384 ;\r\nV_32 -> V_58 . V_57 = 14384 ;\r\nV_32 -> V_56 . V_59 =\r\nF_23 ( NULL , V_32 -> V_56 . V_57 ,\r\n& V_32 -> V_60 , V_61 ) ;\r\nif ( V_32 -> V_56 . V_59 == NULL ) {\r\nV_33 = - V_35 ;\r\ngoto V_62;\r\n}\r\nV_32 -> V_58 . V_59 =\r\nF_23 ( NULL , V_32 -> V_58 . V_57 ,\r\n& V_32 -> V_63 , V_61 ) ;\r\nif ( V_32 -> V_58 . V_59 == NULL ) {\r\nV_33 = - V_35 ;\r\ngoto V_64;\r\n}\r\nV_32 -> V_56 . V_65 = FALSE ;\r\nV_32 -> V_56 . V_66 = V_67 ;\r\nV_32 -> V_58 . V_68 = V_32 -> V_58 . V_59 ;\r\nV_32 -> V_56 . V_68 = V_32 -> V_56 . V_59 ;\r\nV_32 -> V_69 . V_70 = V_32 -> V_69 . V_71 = V_32 -> V_69 . free = 0 ;\r\nV_32 -> V_69 . V_72 = V_32 -> V_58 . V_59 ;\r\nV_30 -> V_73 = & V_74 ;\r\nV_33 = F_24 ( V_30 ) ;\r\nif ( V_33 ) {\r\nF_3 ( L_13 ,\r\nV_16 ) ;\r\ngoto V_75;\r\n}\r\nF_9 ( L_14 , V_30 -> V_15 ) ;\r\nif ( ( V_76 <= 0 ) ||\r\n( V_76 >= F_6 ( V_77 ) ) ) {\r\nV_76 = F_25 ( V_32 -> V_27 . V_21 ) ;\r\nF_9 ( L_15 ,\r\nV_10 , V_77 [ V_76 ] ) ;\r\n} else {\r\nF_9 ( L_16 ,\r\nV_10 , V_77 [ V_76 ] ) ;\r\n}\r\nV_32 -> V_27 . V_76 = V_76 ;\r\nF_26 ( V_32 -> V_27 . V_21 , V_76 ) ;\r\nV_32 -> V_78 = F_27 ( V_79 ,\r\nV_32 -> V_38 , NULL , 0 ) ;\r\nif ( F_28 ( V_32 -> V_78 ) ) {\r\nV_33 = F_29 ( V_32 -> V_78 ) ;\r\ngoto V_80;\r\n}\r\nF_30 ( V_32 -> V_78 , V_32 ) ;\r\nreturn V_34 ;\r\nV_80:\r\nF_31 ( V_30 ) ;\r\nV_75:\r\nF_32 ( NULL , V_32 -> V_58 . V_57 ,\r\nV_32 -> V_58 . V_59 , V_32 -> V_63 ) ;\r\nV_64:\r\nF_32 ( NULL , V_32 -> V_56 . V_57 ,\r\nV_32 -> V_56 . V_59 , V_32 -> V_60 ) ;\r\nV_62:\r\nF_33 ( V_32 -> V_27 . V_21 , V_32 -> V_27 . V_39 ) ;\r\nV_42:\r\nF_34 ( V_30 ) ;\r\nV_28 [ V_34 ] = NULL ;\r\nreturn V_33 ;\r\n}\r\nstatic int T_4 F_14 ( struct V_31 * V_32 )\r\n{\r\nint V_81 ;\r\nF_35 (self != NULL, return -1;) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nF_36 ( V_32 -> V_78 ) ;\r\nF_31 ( V_32 -> V_36 ) ;\r\nF_5 ( L_17 ,\r\nV_16 , V_32 -> V_27 . V_21 ) ;\r\nF_33 ( V_32 -> V_27 . V_21 , V_32 -> V_27 . V_39 ) ;\r\nif ( V_32 -> V_58 . V_59 )\r\nF_32 ( NULL , V_32 -> V_58 . V_57 ,\r\nV_32 -> V_58 . V_59 , V_32 -> V_63 ) ;\r\nif ( V_32 -> V_56 . V_59 )\r\nF_32 ( NULL , V_32 -> V_56 . V_57 ,\r\nV_32 -> V_56 . V_59 , V_32 -> V_60 ) ;\r\nV_28 [ V_32 -> V_38 ] = NULL ;\r\nF_34 ( V_32 -> V_36 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nint V_4 = V_1 -> V_4 ;\r\nT_5 V_82 = 0 ;\r\nF_8 ( 2 , V_4 ) ;\r\nF_8 ( 0x00 , V_4 + 1 ) ;\r\nF_8 ( V_83 , V_4 ) ;\r\nswitch ( V_1 -> V_21 ) {\r\ncase 0x3e8 : F_8 ( 0x14 , V_4 + 1 ) ; break;\r\ncase 0x2e8 : F_8 ( 0x15 , V_4 + 1 ) ; break;\r\ncase 0x3f8 : F_8 ( 0x16 , V_4 + 1 ) ; break;\r\ncase 0x2f8 : F_8 ( 0x17 , V_4 + 1 ) ; break;\r\ndefault: F_3 ( L_18 , V_16 ) ;\r\n}\r\nswitch ( V_1 -> V_24 ) {\r\ncase 3 : V_82 = 0x01 ; break;\r\ncase 4 : V_82 = 0x02 ; break;\r\ncase 5 : V_82 = 0x03 ; break;\r\ncase 7 : V_82 = 0x04 ; break;\r\ncase 9 : V_82 = 0x05 ; break;\r\ncase 11 : V_82 = 0x06 ; break;\r\ncase 15 : V_82 = 0x07 ; break;\r\ndefault: F_3 ( L_19 , V_16 ) ;\r\n}\r\nF_8 ( V_84 , V_4 ) ;\r\nswitch ( V_1 -> V_23 ) {\r\ncase 0 : F_8 ( 0x08 + V_82 , V_4 + 1 ) ; break;\r\ncase 1 : F_8 ( 0x10 + V_82 , V_4 + 1 ) ; break;\r\ncase 3 : F_8 ( 0x18 + V_82 , V_4 + 1 ) ; break;\r\ndefault: F_3 ( L_20 , V_16 ) ;\r\n}\r\nF_8 ( V_85 , V_4 ) ;\r\nF_8 ( 0x03 , V_4 + 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nint V_4 = V_1 -> V_4 ;\r\nint V_7 ;\r\nF_8 ( V_83 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nswitch ( V_7 & 0x03 ) {\r\ncase 0 :\r\nV_1 -> V_21 = 0x3e8 ;\r\nbreak;\r\ncase 1 :\r\nV_1 -> V_21 = 0x2e8 ;\r\nbreak;\r\ncase 2 :\r\nV_1 -> V_21 = 0x3f8 ;\r\nbreak;\r\ncase 3 :\r\nV_1 -> V_21 = 0x2f8 ;\r\nbreak;\r\n}\r\nV_1 -> V_86 = V_1 -> V_21 ;\r\nF_5 ( L_21 , V_16 ,\r\nV_1 -> V_21 ) ;\r\nF_8 ( V_84 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nswitch ( V_7 & 0x07 ) {\r\ncase 0 :\r\nV_1 -> V_24 = - 1 ;\r\nbreak;\r\ncase 1 :\r\nV_1 -> V_24 = 3 ;\r\nbreak;\r\ncase 2 :\r\nV_1 -> V_24 = 4 ;\r\nbreak;\r\ncase 3 :\r\nV_1 -> V_24 = 5 ;\r\nbreak;\r\ncase 4 :\r\nV_1 -> V_24 = 7 ;\r\nbreak;\r\ncase 5 :\r\nV_1 -> V_24 = 9 ;\r\nbreak;\r\ncase 6 :\r\nV_1 -> V_24 = 11 ;\r\nbreak;\r\ncase 7 :\r\nV_1 -> V_24 = 15 ;\r\nbreak;\r\n}\r\nF_5 ( L_22 , V_16 , V_1 -> V_24 ) ;\r\nswitch ( ( V_7 >> 3 ) & 0x03 ) {\r\ncase 0 :\r\nV_1 -> V_23 = - 1 ;\r\nbreak;\r\ncase 1 :\r\nV_1 -> V_23 = 0 ;\r\nbreak;\r\ncase 2 :\r\nV_1 -> V_23 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_1 -> V_23 = 3 ;\r\nbreak;\r\n}\r\nF_5 ( L_23 , V_16 , V_1 -> V_23 ) ;\r\nF_8 ( V_85 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_87 = V_7 & 0x01 ;\r\nV_1 -> V_88 = ! ( ( V_7 >> 1 ) & 0x01 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_40 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nint V_4 = V_1 -> V_4 ;\r\nint V_7 , V_89 = 0 ;\r\nint V_90 ;\r\nF_8 ( V_91 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_87 = ( V_7 >> 2 ) & 0x01 ;\r\nF_8 ( V_92 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_90 = ( V_7 >> 3 ) & 0x01 ;\r\nif ( V_90 ) {\r\nF_5 ( L_24 ) ;\r\nF_8 ( 0x46 , V_4 ) ;\r\nV_7 = ( F_7 ( V_4 + 1 ) & 0xfe ) << 2 ;\r\nF_8 ( 0x47 , V_4 ) ;\r\nV_7 |= ( ( F_7 ( V_4 + 1 ) & 0xfc ) << 8 ) ;\r\nV_1 -> V_21 = V_7 ;\r\n} else {\r\nF_8 ( V_93 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nswitch ( ( V_7 >> 4 ) & 0x03 ) {\r\ncase 0 :\r\nV_1 -> V_21 = 0x3f8 ;\r\nbreak;\r\ncase 1 :\r\nV_1 -> V_21 = 0x2f8 ;\r\nbreak;\r\ncase 2 :\r\nV_89 = 3 ;\r\nbreak;\r\ncase 3 :\r\nV_89 = 4 ;\r\nbreak;\r\n}\r\nif ( V_89 ) {\r\nswitch ( ( V_7 >> 6 ) & 0x03 ) {\r\ncase 0 :\r\nif ( V_89 == 3 )\r\nV_1 -> V_21 = 0x3e8 ;\r\nelse\r\nV_1 -> V_21 = 0x2e8 ;\r\nbreak;\r\ncase 1 :\r\nif ( V_89 == 3 )\r\nV_1 -> V_21 = 0x338 ;\r\nelse\r\nV_1 -> V_21 = 0x238 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_89 == 3 )\r\nV_1 -> V_21 = 0x2e8 ;\r\nelse\r\nV_1 -> V_21 = 0x2e0 ;\r\nbreak;\r\ncase 3 :\r\nif ( V_89 == 3 )\r\nV_1 -> V_21 = 0x220 ;\r\nelse\r\nV_1 -> V_21 = 0x228 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nV_1 -> V_86 = V_1 -> V_21 ;\r\nF_8 ( V_94 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_24 = V_7 >> 4 ;\r\nF_8 ( V_95 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_23 = ( V_7 & 0x07 ) - 1 ;\r\nF_8 ( V_96 , V_4 ) ;\r\nV_7 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_88 = V_7 & 0x01 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_41 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nint V_4 = V_1 -> V_4 ;\r\nint V_87 ;\r\nF_5 ( L_25 ,\r\nV_16 , V_1 -> V_21 , V_1 -> V_24 , V_1 -> V_23 ) ;\r\nF_8 ( V_97 , V_4 ) ;\r\nF_8 ( 0x02 , V_4 + 1 ) ;\r\nF_8 ( V_98 , V_4 ) ;\r\nV_87 = F_7 ( V_4 + 1 ) & 0x01 ;\r\nif ( ! V_87 ) {\r\nF_8 ( V_99 , V_4 ) ;\r\nF_8 ( 0x01 , V_4 + 1 ) ;\r\n}\r\nF_8 ( V_100 , V_4 ) ;\r\nF_8 ( 0x82 , V_4 + 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_42 ( T_3 * V_2 , T_2 * V_1 )\r\n{\r\nint V_4 = V_1 -> V_4 ;\r\nint V_101 , V_102 , V_24 , V_103 , V_104 , V_105 ;\r\nint V_87 , V_106 ;\r\nF_5 ( L_26 ,\r\nV_16 , V_4 ) ;\r\nF_8 ( V_97 , V_4 ) ;\r\nF_8 ( 0x02 , V_4 + 1 ) ;\r\nF_8 ( V_107 , V_4 ) ;\r\nV_101 = F_7 ( V_4 + 1 ) ;\r\nF_8 ( V_108 , V_4 ) ;\r\nV_102 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_21 = ( V_101 << 8 ) | V_102 ;\r\nF_8 ( V_109 , V_4 ) ;\r\nV_24 = F_7 ( V_4 + 1 ) ;\r\nF_8 ( V_110 , V_4 ) ;\r\nV_103 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_24 = V_24 ;\r\nF_8 ( V_111 , V_4 ) ;\r\nV_104 = F_7 ( V_4 + 1 ) ;\r\nF_8 ( V_112 , V_4 ) ;\r\nV_105 = F_7 ( V_4 + 1 ) ;\r\nV_1 -> V_23 = V_104 - 1 ;\r\nF_8 ( V_98 , V_4 ) ;\r\nV_1 -> V_87 = V_87 = F_7 ( V_4 + 1 ) & 0x01 ;\r\nF_8 ( V_100 , V_4 ) ;\r\nV_106 = 1 - ( ( F_7 ( V_4 + 1 ) & 0x02 ) >> 1 ) ;\r\nF_5 ( L_27 ,\r\nV_16 , V_101 , V_102 , V_24 , V_103 , V_104 , V_105 , V_87 , V_106 ) ;\r\nF_8 ( V_98 , V_4 ) ;\r\nV_87 = F_7 ( V_4 + 1 ) & 0x01 ;\r\nif ( ! V_87 ) {\r\nF_8 ( V_99 , V_4 ) ;\r\nF_8 ( 0x01 , V_4 + 1 ) ;\r\n}\r\nF_8 ( V_100 , V_4 ) ;\r\nF_8 ( 0x82 , V_4 + 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_43 ( struct V_113 * V_30 , const struct V_114 * V_6 )\r\n{\r\nmemset ( & V_22 , 0 , sizeof( T_2 ) ) ;\r\nV_22 . V_24 = - 1 ;\r\nV_22 . V_23 = - 1 ;\r\nV_20 = 1 ;\r\nif ( V_6 -> V_115 & V_116 )\r\nV_76 = 0x9 ;\r\nif ( F_44 ( V_30 , 0 ) &&\r\n! ( F_45 ( V_30 , 0 ) & V_117 ) )\r\nV_22 . V_21 = F_46 ( V_30 , 0 ) ;\r\nif ( F_47 ( V_30 , 0 ) &&\r\n! ( F_48 ( V_30 , 0 ) & V_117 ) )\r\nV_22 . V_24 = F_49 ( V_30 , 0 ) ;\r\nif ( F_50 ( V_30 , 0 ) &&\r\n! ( F_51 ( V_30 , 0 ) & V_117 ) )\r\nV_22 . V_23 = F_52 ( V_30 , 0 ) ;\r\nF_5 ( L_28 ,\r\nV_16 , V_22 . V_21 , V_22 . V_24 , V_22 . V_23 ) ;\r\nif( ( V_22 . V_21 == 0 ) ||\r\n( V_22 . V_24 == - 1 ) || ( V_22 . V_23 == - 1 ) ) {\r\nV_20 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( T_2 * V_1 )\r\n{\r\nint V_118 ;\r\nint V_81 = V_1 -> V_21 ;\r\nF_53 ( V_81 , V_119 ) ;\r\nV_118 = F_7 ( V_81 + V_120 ) ;\r\nF_5 ( L_29 ,\r\nV_16 , V_10 , V_118 ) ;\r\nif ( 0x20 != ( V_118 & 0xf0 ) ) {\r\nF_3 ( L_30 ,\r\nV_10 , V_118 ) ;\r\nreturn - 1 ;\r\n}\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( V_122 , V_81 + V_123 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_125 | V_126 | V_127 | V_128 | V_129 , V_81 + V_130 ) ;\r\nF_8 ( 0x03 , V_81 + V_131 ) ;\r\nF_8 ( V_132 , V_81 + V_133 ) ;\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( V_134 | V_135 , V_81 + V_136 ) ;\r\nF_53 ( V_81 , V_137 ) ;\r\nF_8 ( 0x02 , V_81 + 4 ) ;\r\nF_53 ( V_81 , V_138 ) ;\r\nF_8 ( 0x20 , V_81 + 0 ) ;\r\nF_8 ( 0x0a , V_81 + 1 ) ;\r\nF_8 ( 0x0d , V_81 + 2 ) ;\r\nF_8 ( 0x2a , V_81 + 4 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_139 , V_81 + V_140 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( int V_81 )\r\n{\r\nint V_76 ;\r\nT_5 V_141 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_143 ) ;\r\nF_8 ( 0x00 , V_81 + 7 ) ;\r\nF_54 ( 50 ) ;\r\nV_76 = F_7 ( V_81 + 4 ) & 0x0f ;\r\n#ifdef F_55\r\nif ( V_76 == 0x0a )\r\nV_76 = 0x09 ;\r\n#endif\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn V_76 ;\r\n}\r\nstatic void F_26 ( int V_81 , int V_76 )\r\n{\r\nint V_141 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_143 ) ;\r\nswitch ( V_76 ) {\r\ncase 0x00 :\r\ncase 0x01 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x02 :\r\ncase 0x03 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x04 :\r\nbreak;\r\ncase 0x05 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x06 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x07 :\r\nF_5 ( L_32 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x08 :\r\nF_5 ( L_33 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x09 :\r\nF_8 ( 0x28 , V_81 + 7 ) ;\r\nbreak;\r\ncase 0x0A :\r\ncase 0x0B :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x0C :\r\ncase 0x0D :\r\nF_8 ( 0x48 , V_81 + 7 ) ;\r\nbreak;\r\ncase 0x0E :\r\nF_8 ( 0x28 , V_81 + 7 ) ;\r\nbreak;\r\ncase 0x0F :\r\nF_5 ( L_33 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0x62 , V_81 + V_133 ) ;\r\nbreak;\r\ndefault:\r\nF_5 ( L_34 ,\r\nV_16 , V_76 ) ;\r\n}\r\nF_8 ( 0x00 , V_81 + 4 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\n}\r\nstatic void F_56 ( int V_81 , int V_144 , int V_76 )\r\n{\r\nT_5 V_141 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_143 ) ;\r\nswitch ( V_76 ) {\r\ncase 0x00 :\r\ncase 0x01 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x02 :\r\ncase 0x03 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x04 :\r\nbreak;\r\ncase 0x05 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x06 :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x07 :\r\nF_5 ( L_32 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x08 :\r\nF_5 ( L_33 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nF_8 ( 0x00 , V_81 + 4 ) ;\r\nif ( V_144 > 115200 )\r\nF_8 ( 0x01 , V_81 + 4 ) ;\r\nbreak;\r\ncase 0x09 :\r\nF_8 ( 0x01 , V_81 + 4 ) ;\r\nif ( V_144 == 4000000 ) {\r\nF_8 ( 0x81 , V_81 + 4 ) ;\r\nF_8 ( 0x80 , V_81 + 4 ) ;\r\n} else\r\nF_8 ( 0x00 , V_81 + 4 ) ;\r\nbreak;\r\ncase 0x0A :\r\ncase 0x0B :\r\nF_5 ( L_31 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nbreak;\r\ncase 0x0C :\r\ncase 0x0D :\r\nbreak;\r\ncase 0x0E :\r\nbreak;\r\ncase 0x0F :\r\nF_5 ( L_32 ,\r\nV_16 , V_77 [ V_76 ] ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0x62 , V_81 + V_133 ) ;\r\nbreak;\r\ndefault:\r\nF_5 ( L_35 , V_16 ) ;\r\n}\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\n}\r\nstatic T_5 F_57 ( struct V_31 * V_32 , T_6 V_144 )\r\n{\r\nstruct V_29 * V_30 = V_32 -> V_36 ;\r\nT_5 V_145 = V_132 ;\r\nint V_81 ;\r\nT_5 V_141 ;\r\nT_5 V_146 ;\r\nF_5 ( L_36 , V_16 , V_144 ) ;\r\nF_35 (self != NULL, return 0;) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nV_32 -> V_27 . V_144 = V_144 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0 , V_81 + V_140 ) ;\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( 0x00 , V_81 + V_147 ) ;\r\nswitch ( V_144 ) {\r\ncase 9600 : F_8 ( 0x0c , V_81 + V_148 ) ; break;\r\ncase 19200 : F_8 ( 0x06 , V_81 + V_148 ) ; break;\r\ncase 38400 : F_8 ( 0x03 , V_81 + V_148 ) ; break;\r\ncase 57600 : F_8 ( 0x02 , V_81 + V_148 ) ; break;\r\ncase 115200 : F_8 ( 0x01 , V_81 + V_148 ) ; break;\r\ncase 576000 :\r\nF_53 ( V_81 , V_137 ) ;\r\nF_8 ( F_7 ( V_81 + 4 ) | 0x04 , V_81 + 4 ) ;\r\nV_145 = V_149 ;\r\nF_5 ( L_37 , V_16 ) ;\r\nbreak;\r\ncase 1152000 :\r\nV_145 = V_149 ;\r\nF_5 ( L_38 , V_16 ) ;\r\nbreak;\r\ncase 4000000 :\r\nV_145 = V_150 ;\r\nF_5 ( L_39 , V_16 ) ;\r\nbreak;\r\ndefault:\r\nV_145 = V_150 ;\r\nF_5 ( L_40 ,\r\nV_16 , V_144 ) ;\r\nbreak;\r\n}\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_145 | V_151 , V_81 + V_133 ) ;\r\nF_56 ( V_81 , V_144 , V_32 -> V_27 . V_76 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0x00 , V_81 + V_130 ) ;\r\nF_8 ( V_129 , V_81 + V_130 ) ;\r\nF_8 ( V_125 |\r\nV_126 |\r\nV_127 |\r\nV_128 |\r\nV_129 ,\r\nV_81 + V_130 ) ;\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( V_134 | V_135 , V_81 + V_136 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nif ( V_144 > 115200 ) {\r\nV_30 -> V_73 = & V_152 ;\r\nV_146 = V_153 ;\r\nF_58 ( V_32 ) ;\r\n} else {\r\nV_30 -> V_73 = & V_74 ;\r\nV_146 = V_139 ;\r\n}\r\nF_8 ( V_146 , V_81 + V_140 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn V_146 ;\r\n}\r\nstatic T_7 F_59 ( struct V_154 * V_155 ,\r\nstruct V_29 * V_30 )\r\n{\r\nstruct V_31 * V_32 ;\r\nunsigned long V_156 ;\r\nint V_81 ;\r\nT_8 V_144 ;\r\nT_5 V_141 ;\r\nV_32 = F_17 ( V_30 ) ;\r\nF_35 (self != NULL, return NETDEV_TX_OK;) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nF_60 ( V_30 ) ;\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nV_144 = F_62 ( V_155 ) ;\r\nif ( ( V_144 != V_32 -> V_27 . V_144 ) && ( V_144 != - 1 ) ) {\r\nif ( ! V_155 -> V_70 ) {\r\nif ( V_32 -> V_27 . V_157 == V_158 ) {\r\nF_57 ( V_32 , V_144 ) ;\r\nF_63 ( V_30 ) ;\r\n} else {\r\nV_32 -> V_159 = V_144 ;\r\n}\r\nV_30 -> V_160 = V_161 ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_65 ( V_155 ) ;\r\nreturn V_162 ;\r\n} else\r\nV_32 -> V_159 = V_144 ;\r\n}\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nV_32 -> V_58 . V_68 = V_32 -> V_58 . V_59 ;\r\nV_32 -> V_58 . V_70 = F_66 ( V_155 , V_32 -> V_58 . V_68 ,\r\nV_32 -> V_58 . V_57 ) ;\r\nV_30 -> V_163 . V_164 += V_32 -> V_58 . V_70 ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_165 , V_81 + V_140 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nV_30 -> V_160 = V_161 ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_65 ( V_155 ) ;\r\nreturn V_162 ;\r\n}\r\nstatic T_7 F_67 ( struct V_154 * V_155 ,\r\nstruct V_29 * V_30 )\r\n{\r\nstruct V_31 * V_32 ;\r\nunsigned long V_156 ;\r\nint V_81 ;\r\nT_8 V_144 ;\r\nT_5 V_141 ;\r\nint V_166 , V_167 ;\r\nV_32 = F_17 ( V_30 ) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nF_60 ( V_30 ) ;\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nV_144 = F_62 ( V_155 ) ;\r\nif ( ( V_144 != V_32 -> V_27 . V_144 ) && ( V_144 != - 1 ) ) {\r\nif ( ! V_155 -> V_70 ) {\r\nif( V_32 -> V_69 . V_70 == 0 ) {\r\nF_57 ( V_32 , V_144 ) ;\r\nF_63 ( V_30 ) ;\r\n} else {\r\nV_32 -> V_159 = V_144 ;\r\n}\r\nV_30 -> V_160 = V_161 ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_65 ( V_155 ) ;\r\nreturn V_162 ;\r\n} else {\r\nV_32 -> V_159 = V_144 ;\r\n}\r\n}\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nV_32 -> V_69 . V_168 [ V_32 -> V_69 . free ] . V_169 = V_32 -> V_69 . V_72 ;\r\nV_32 -> V_69 . V_168 [ V_32 -> V_69 . free ] . V_70 = V_155 -> V_70 ;\r\nV_32 -> V_69 . V_72 += V_155 -> V_70 ;\r\nV_30 -> V_163 . V_164 += V_155 -> V_70 ;\r\nF_68 ( V_155 , V_32 -> V_69 . V_168 [ V_32 -> V_69 . free ] . V_169 ,\r\nV_155 -> V_70 ) ;\r\nV_32 -> V_69 . V_70 ++ ;\r\nV_32 -> V_69 . free ++ ;\r\nif ( V_32 -> V_69 . V_70 == 1 ) {\r\nV_166 = F_69 ( V_155 ) ;\r\nif ( V_166 ) {\r\nV_167 = F_70 ( F_71 () , V_32 -> V_170 ) ;\r\nif ( V_166 > V_167 ) {\r\nV_166 -= V_167 ;\r\nif ( V_166 > 125 ) {\r\nV_166 = V_166 / 125 ;\r\nF_53 ( V_81 , V_171 ) ;\r\nF_8 ( V_166 & 0xff , V_81 + V_172 ) ;\r\nF_8 ( ( V_166 >> 8 ) & 0x0f , V_81 + V_173 ) ;\r\nF_8 ( V_174 , V_81 + V_175 ) ;\r\nV_32 -> V_27 . V_157 = V_176 ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_177 , V_81 + V_140 ) ;\r\ngoto V_178;\r\n} else\r\nF_54 ( V_166 ) ;\r\n}\r\n}\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_179 , V_81 + V_140 ) ;\r\nF_72 ( V_32 , V_81 ) ;\r\n}\r\nV_178:\r\nif ( ( V_32 -> V_69 . free < V_180 ) && ( V_32 -> V_159 == 0 ) )\r\nF_63 ( V_32 -> V_36 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nV_30 -> V_160 = V_161 ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_65 ( V_155 ) ;\r\nreturn V_162 ;\r\n}\r\nstatic void F_72 ( struct V_31 * V_32 , int V_81 )\r\n{\r\nint V_181 ;\r\nV_181 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( F_7 ( V_81 + V_133 ) & ~ V_182 , V_81 + V_133 ) ;\r\nV_32 -> V_27 . V_157 = V_176 ;\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( V_183 | V_184 | V_122 , V_81 + V_123 ) ;\r\nF_73 ( V_32 -> V_27 . V_23 ,\r\n( ( V_185 * ) V_32 -> V_69 . V_168 [ V_32 -> V_69 . V_71 ] . V_169 -\r\nV_32 -> V_58 . V_59 ) + V_32 -> V_63 ,\r\nV_32 -> V_69 . V_168 [ V_32 -> V_69 . V_71 ] . V_70 ,\r\nV_186 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( F_7 ( V_81 + V_133 ) | V_151 | V_182 | V_187 , V_81 + V_133 ) ;\r\nF_8 ( V_181 , V_81 + V_142 ) ;\r\n}\r\nstatic int F_74 ( int V_81 , T_5 * V_188 , int V_70 , int V_41 )\r\n{\r\nint V_189 = 0 ;\r\nT_5 V_141 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nif ( ! ( F_75 ( V_81 + V_190 ) & V_191 ) ) {\r\nF_5 ( L_41 ,\r\nV_16 ) ;\r\nV_41 -= 17 ;\r\n}\r\nwhile ( ( V_41 -- > 0 ) && ( V_189 < V_70 ) ) {\r\nF_8 ( V_188 [ V_189 ++ ] , V_81 + V_192 ) ;\r\n}\r\nF_5 ( L_42 ,\r\nV_16 , V_41 , V_189 , V_70 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn V_189 ;\r\n}\r\nstatic int F_76 ( struct V_31 * V_32 )\r\n{\r\nint V_81 ;\r\nT_5 V_141 ;\r\nint V_3 = TRUE ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( F_7 ( V_81 + V_133 ) & ~ V_182 , V_81 + V_133 ) ;\r\nif ( F_7 ( V_81 + V_193 ) & V_194 ) {\r\nV_32 -> V_36 -> V_163 . V_195 ++ ;\r\nV_32 -> V_36 -> V_163 . V_196 ++ ;\r\nF_8 ( V_194 , V_81 + V_193 ) ;\r\n} else {\r\nV_32 -> V_36 -> V_163 . V_197 ++ ;\r\n}\r\nV_32 -> V_69 . V_71 ++ ;\r\nV_32 -> V_69 . V_70 -- ;\r\nif ( V_32 -> V_69 . V_70 ) {\r\nF_72 ( V_32 , V_81 ) ;\r\nV_3 = FALSE ;\r\n} else {\r\nV_32 -> V_69 . V_70 = V_32 -> V_69 . V_71 = V_32 -> V_69 . free = 0 ;\r\nV_32 -> V_69 . V_72 = V_32 -> V_58 . V_59 ;\r\n}\r\nif ( ( V_32 -> V_69 . free < V_180 ) && ( V_32 -> V_159 == 0 ) ) {\r\nF_63 ( V_32 -> V_36 ) ;\r\n}\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_58 ( struct V_31 * V_32 )\r\n{\r\nint V_81 ;\r\nT_5 V_181 ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nV_32 -> V_69 . V_70 = V_32 -> V_69 . V_71 = V_32 -> V_69 . free = 0 ;\r\nV_32 -> V_69 . V_72 = V_32 -> V_58 . V_59 ;\r\nV_181 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( F_7 ( V_81 + V_133 ) & ~ V_182 , V_81 + V_133 ) ;\r\nF_53 ( V_81 , V_121 ) ;\r\nF_8 ( V_184 | V_122 , V_81 + V_123 ) ;\r\nV_32 -> V_27 . V_157 = V_158 ;\r\nV_32 -> V_56 . V_68 = V_32 -> V_56 . V_59 ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_128 | V_129 , V_81 + V_130 ) ;\r\nV_32 -> V_198 . V_70 = V_32 -> V_198 . V_199 = 0 ;\r\nV_32 -> V_198 . V_72 = V_32 -> V_198 . V_59 = 0 ;\r\nF_73 ( V_32 -> V_27 . V_23 , V_32 -> V_60 , V_32 -> V_56 . V_57 ,\r\nV_200 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( F_7 ( V_81 + V_133 ) | V_182 , V_81 + V_133 ) ;\r\nF_8 ( V_181 , V_81 + V_142 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_77 ( struct V_31 * V_32 , int V_81 )\r\n{\r\nstruct V_198 * V_198 ;\r\nstruct V_154 * V_155 ;\r\nT_5 V_201 ;\r\nT_5 V_141 ;\r\nint V_70 ;\r\nV_198 = & V_32 -> V_198 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_137 ) ;\r\nwhile ( ( V_201 = F_7 ( V_81 + V_202 ) ) & V_203 ) {\r\nV_70 = F_7 ( V_81 + V_204 ) | ( ( F_7 ( V_81 + V_205 ) & 0x1f ) << 8 ) ;\r\nif ( V_198 -> V_72 >= V_206 ) {\r\nF_5 ( L_43 , V_16 ) ;\r\ncontinue;\r\n}\r\nV_198 -> V_207 [ V_198 -> V_72 ] . V_201 = V_201 ;\r\nV_198 -> V_207 [ V_198 -> V_72 ] . V_70 = V_70 ;\r\nV_198 -> V_199 += V_70 ;\r\nV_198 -> V_72 ++ ;\r\nV_198 -> V_70 ++ ;\r\n}\r\nwhile ( V_198 -> V_70 > 0 ) {\r\nV_201 = V_198 -> V_207 [ V_198 -> V_59 ] . V_201 ;\r\nV_70 = V_198 -> V_207 [ V_198 -> V_59 ] . V_70 ;\r\nV_198 -> V_199 -= V_70 ;\r\nV_198 -> V_59 ++ ;\r\nV_198 -> V_70 -- ;\r\nif ( V_201 & V_208 ) {\r\nif ( V_201 & V_209 ) {\r\nV_32 -> V_36 -> V_163 . V_210 += V_70 ;\r\n} else {\r\nV_32 -> V_36 -> V_163 . V_210 ++ ;\r\nV_32 -> V_56 . V_68 += V_70 ;\r\nif ( V_201 & V_211 )\r\nV_32 -> V_36 -> V_163 . V_212 ++ ;\r\nif ( V_201 & V_213 )\r\nV_32 -> V_36 -> V_163 . V_214 ++ ;\r\nif ( V_201 & V_215 )\r\nV_32 -> V_36 -> V_163 . V_216 ++ ;\r\n}\r\nif ( V_201 & V_217 )\r\nV_32 -> V_36 -> V_163 . V_218 ++ ;\r\nif ( V_201 & V_219 )\r\nV_32 -> V_36 -> V_163 . V_218 ++ ;\r\n} else {\r\nif ( V_198 -> V_199 < V_32 -> V_27 . V_41 ) {\r\nF_53 ( V_81 , V_124 ) ;\r\nif ( F_7 ( V_81 + V_190 ) & V_220 ) {\r\nV_198 -> V_59 -- ;\r\nV_198 -> V_70 ++ ;\r\nV_198 -> V_199 += V_70 ;\r\nV_198 -> V_207 [ V_198 -> V_59 ] . V_201 = V_201 ;\r\nV_198 -> V_207 [ V_198 -> V_59 ] . V_70 = V_70 ;\r\nF_53 ( V_81 , V_171 ) ;\r\nF_8 ( 0x02 , V_81 + V_172 ) ;\r\nF_8 ( 0x00 , V_81 + V_173 ) ;\r\nF_8 ( V_174 , V_81 + V_175 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn FALSE ;\r\n}\r\n}\r\nV_32 -> V_170 = F_71 () ;\r\nV_155 = F_78 ( V_70 + 1 ) ;\r\nif ( V_155 == NULL ) {\r\nV_32 -> V_36 -> V_163 . V_221 ++ ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn FALSE ;\r\n}\r\nF_79 ( V_155 , 1 ) ;\r\nif ( V_32 -> V_27 . V_144 < 4000000 ) {\r\nF_80 ( V_155 , V_70 - 2 ) ;\r\nF_81 ( V_155 ,\r\nV_32 -> V_56 . V_68 ,\r\nV_70 - 2 ) ;\r\n} else {\r\nF_80 ( V_155 , V_70 - 4 ) ;\r\nF_81 ( V_155 ,\r\nV_32 -> V_56 . V_68 ,\r\nV_70 - 4 ) ;\r\n}\r\nV_32 -> V_56 . V_68 += V_70 ;\r\nV_32 -> V_36 -> V_163 . V_222 += V_70 ;\r\nV_32 -> V_36 -> V_163 . V_223 ++ ;\r\nV_155 -> V_30 = V_32 -> V_36 ;\r\nF_82 ( V_155 ) ;\r\nV_155 -> V_224 = F_83 ( V_225 ) ;\r\nF_84 ( V_155 ) ;\r\n}\r\n}\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn TRUE ;\r\n}\r\nstatic void F_85 ( struct V_31 * V_32 )\r\n{\r\nT_5 V_226 ;\r\nint V_81 ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\ndo {\r\nV_226 = F_7 ( V_81 + V_227 ) ;\r\nF_86 ( V_32 -> V_36 , & V_32 -> V_36 -> V_163 ,\r\n& V_32 -> V_56 , V_226 ) ;\r\n} while ( F_7 ( V_81 + V_190 ) & V_220 );\r\n}\r\nstatic void F_87 ( struct V_31 * V_32 , int V_228 )\r\n{\r\nint V_189 ;\r\nif ( V_228 & V_229 ) {\r\nV_189 = F_74 ( V_32 -> V_27 . V_21 ,\r\nV_32 -> V_58 . V_68 ,\r\nV_32 -> V_58 . V_70 ,\r\nV_32 -> V_27 . V_41 ) ;\r\nV_32 -> V_58 . V_68 += V_189 ;\r\nV_32 -> V_58 . V_70 -= V_189 ;\r\nV_32 -> V_27 . V_157 = V_176 ;\r\nif ( V_32 -> V_58 . V_70 > 0 )\r\nV_32 -> V_146 = V_165 ;\r\nelse {\r\nV_32 -> V_36 -> V_163 . V_197 ++ ;\r\nF_63 ( V_32 -> V_36 ) ;\r\nV_32 -> V_146 = V_230 ;\r\n}\r\n}\r\nif ( V_228 & V_231 ) {\r\nV_32 -> V_27 . V_157 = V_158 ;\r\nV_32 -> V_146 = V_139 ;\r\nif ( V_32 -> V_159 ) {\r\nF_5 ( L_44 , V_16 ) ;\r\nV_32 -> V_146 = F_57 ( V_32 ,\r\nV_32 -> V_159 ) ;\r\nV_32 -> V_159 = 0 ;\r\nF_63 ( V_32 -> V_36 ) ;\r\nif ( V_32 -> V_27 . V_144 > 115200 ) {\r\nreturn;\r\n}\r\n}\r\n}\r\nif ( V_228 & V_232 ) {\r\nF_85 ( V_32 ) ;\r\nV_32 -> V_146 = V_139 ;\r\n}\r\n}\r\nstatic void F_88 ( struct V_31 * V_32 , int V_81 ,\r\nint V_228 )\r\n{\r\nT_5 V_141 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nif ( V_228 & V_233 ) {\r\nif ( F_77 ( V_32 , V_81 ) ) {\r\nV_32 -> V_146 = V_153 ;\r\n} else {\r\nV_32 -> V_146 = V_153 | V_177 ;\r\n}\r\n} else if ( V_228 & V_234 ) {\r\nF_53 ( V_81 , V_171 ) ;\r\nF_8 ( 0 , V_81 + V_175 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_235 , V_81 + V_193 ) ;\r\nif ( V_32 -> V_27 . V_157 == V_176 ) {\r\nF_72 ( V_32 , V_81 ) ;\r\nV_32 -> V_146 = V_179 ;\r\n} else {\r\nif ( F_77 ( V_32 , V_81 ) ) {\r\nV_32 -> V_146 = V_153 ;\r\n} else {\r\nV_32 -> V_146 = V_153 | V_177 ;\r\n}\r\n}\r\n} else if ( V_228 & V_236 ) {\r\nif ( F_76 ( V_32 ) ) {\r\nif( V_32 -> V_159 != 0 ) {\r\nV_32 -> V_146 = V_230 ;\r\n} else {\r\nif ( F_89 ( V_32 -> V_36 ) ) {\r\nF_58 ( V_32 ) ;\r\nV_32 -> V_146 = V_153 ;\r\n} else\r\nF_20 ( L_45 ,\r\nV_16 ) ;\r\n}\r\n} else {\r\nV_32 -> V_146 = V_179 ;\r\n}\r\n} else if ( V_228 & V_231 ) {\r\nV_32 -> V_146 = F_57 ( V_32 , V_32 -> V_159 ) ;\r\nV_32 -> V_159 = 0 ;\r\nF_63 ( V_32 -> V_36 ) ;\r\n}\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\n}\r\nstatic T_9 F_90 ( int V_24 , void * V_237 )\r\n{\r\nstruct V_29 * V_30 = V_237 ;\r\nstruct V_31 * V_32 ;\r\nT_5 V_181 , V_228 ;\r\nint V_81 ;\r\nV_32 = F_17 ( V_30 ) ;\r\nF_91 ( & V_32 -> V_37 ) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nV_181 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nV_32 -> V_146 = F_7 ( V_81 + V_140 ) ;\r\nV_228 = F_7 ( V_81 + V_238 ) & V_32 -> V_146 ;\r\nF_8 ( 0 , V_81 + V_140 ) ;\r\nif ( V_228 ) {\r\nif ( V_32 -> V_27 . V_144 > 115200 )\r\nF_88 ( V_32 , V_81 , V_228 ) ;\r\nelse\r\nF_87 ( V_32 , V_228 ) ;\r\n}\r\nF_8 ( V_32 -> V_146 , V_81 + V_140 ) ;\r\nF_8 ( V_181 , V_81 + V_142 ) ;\r\nF_92 ( & V_32 -> V_37 ) ;\r\nreturn F_93 ( V_228 ) ;\r\n}\r\nstatic int F_94 ( struct V_31 * V_32 )\r\n{\r\nunsigned long V_156 ;\r\nint V_201 = FALSE ;\r\nint V_81 ;\r\nT_5 V_141 ;\r\nF_35 (self != NULL, return FALSE;) ;\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nif ( V_32 -> V_27 . V_144 > 115200 ) {\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_121 ) ;\r\nif ( ( F_7 ( V_81 + V_239 ) & 0x3f ) != 0 ) {\r\nV_201 = TRUE ;\r\n}\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\n} else\r\nV_201 = ( V_32 -> V_56 . V_66 != V_67 ) ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nreturn V_201 ;\r\n}\r\nstatic int F_95 ( struct V_29 * V_30 )\r\n{\r\nstruct V_31 * V_32 ;\r\nint V_81 ;\r\nchar V_240 [ 32 ] ;\r\nT_5 V_141 ;\r\nF_35 (dev != NULL, return -1;) ;\r\nV_32 = F_17 ( V_30 ) ;\r\nF_35 (self != NULL, return 0;) ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nif ( F_96 ( V_32 -> V_27 . V_24 , F_90 , 0 , V_30 -> V_15 , V_30 ) ) {\r\nF_20 ( L_46 ,\r\nV_10 , V_32 -> V_27 . V_24 ) ;\r\nreturn - V_241 ;\r\n}\r\nif ( F_97 ( V_32 -> V_27 . V_23 , V_30 -> V_15 ) ) {\r\nF_20 ( L_47 ,\r\nV_10 , V_32 -> V_27 . V_23 ) ;\r\nF_98 ( V_32 -> V_27 . V_24 , V_30 ) ;\r\nreturn - V_241 ;\r\n}\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( V_242 | V_139 , V_81 + V_140 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nF_99 ( V_30 ) ;\r\nsprintf ( V_240 , L_48 , V_32 -> V_27 . V_21 ) ;\r\nV_32 -> V_243 = F_100 ( V_30 , & V_32 -> V_43 , V_240 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_101 ( struct V_29 * V_30 )\r\n{\r\nstruct V_31 * V_32 ;\r\nint V_81 ;\r\nT_5 V_141 ;\r\nF_35 (dev != NULL, return -1;) ;\r\nV_32 = F_17 ( V_30 ) ;\r\nF_35 (self != NULL, return 0;) ;\r\nF_60 ( V_30 ) ;\r\nif ( V_32 -> V_243 )\r\nF_102 ( V_32 -> V_243 ) ;\r\nV_32 -> V_243 = NULL ;\r\nV_81 = V_32 -> V_27 . V_21 ;\r\nF_103 ( V_32 -> V_27 . V_23 ) ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0 , V_81 + V_140 ) ;\r\nF_98 ( V_32 -> V_27 . V_24 , V_30 ) ;\r\nF_104 ( V_32 -> V_27 . V_23 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_105 ( struct V_29 * V_30 , struct V_244 * V_245 , int V_246 )\r\n{\r\nstruct V_247 * V_24 = (struct V_247 * ) V_245 ;\r\nstruct V_31 * V_32 ;\r\nunsigned long V_156 ;\r\nint V_3 = 0 ;\r\nF_35 (dev != NULL, return -1;) ;\r\nV_32 = F_17 ( V_30 ) ;\r\nF_35 (self != NULL, return -1;) ;\r\nF_5 ( L_49 , V_16 , V_30 -> V_15 , V_246 ) ;\r\nswitch ( V_246 ) {\r\ncase V_248 :\r\nif ( ! F_106 ( V_249 ) ) {\r\nV_3 = - V_250 ;\r\nbreak;\r\n}\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nF_57 ( V_32 , V_24 -> V_251 ) ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nbreak;\r\ncase V_252 :\r\nif ( ! F_106 ( V_249 ) ) {\r\nV_3 = - V_250 ;\r\nbreak;\r\n}\r\nF_107 ( V_32 -> V_36 , TRUE ) ;\r\nbreak;\r\ncase V_253 :\r\nV_24 -> V_254 = F_94 ( V_32 ) ;\r\nbreak;\r\ndefault:\r\nV_3 = - V_255 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_108 ( struct V_256 * V_30 , T_10 V_66 )\r\n{\r\nstruct V_31 * V_32 = F_109 ( V_30 ) ;\r\nint V_141 ;\r\nunsigned long V_156 ;\r\nint V_81 = V_32 -> V_27 . V_21 ;\r\nif ( V_32 -> V_27 . V_88 )\r\nreturn 0 ;\r\nF_5 ( L_50 , V_10 ) ;\r\nF_110 () ;\r\nif ( F_111 ( V_32 -> V_36 ) ) {\r\nF_112 ( V_32 -> V_36 ) ;\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nV_141 = F_7 ( V_81 + V_142 ) ;\r\nF_53 ( V_81 , V_124 ) ;\r\nF_8 ( 0 , V_81 + V_140 ) ;\r\nF_8 ( V_141 , V_81 + V_142 ) ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_98 ( V_32 -> V_27 . V_24 , V_32 -> V_36 ) ;\r\nF_103 ( V_32 -> V_27 . V_23 ) ;\r\n}\r\nV_32 -> V_27 . V_88 = 1 ;\r\nF_113 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_114 ( struct V_256 * V_30 )\r\n{\r\nstruct V_31 * V_32 = F_109 ( V_30 ) ;\r\nunsigned long V_156 ;\r\nif ( ! V_32 -> V_27 . V_88 )\r\nreturn 0 ;\r\nF_5 ( L_51 , V_10 ) ;\r\nF_110 () ;\r\nF_15 ( & V_32 -> V_27 ) ;\r\nF_26 ( V_32 -> V_27 . V_21 , V_32 -> V_27 . V_76 ) ;\r\nif ( F_111 ( V_32 -> V_36 ) ) {\r\nif ( F_96 ( V_32 -> V_27 . V_24 , F_90 , 0 ,\r\nV_32 -> V_36 -> V_15 , V_32 -> V_36 ) ) {\r\nF_20 ( L_46 ,\r\nV_10 , V_32 -> V_27 . V_24 ) ;\r\nF_115 ( V_32 -> V_36 ) ;\r\n} else {\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nF_57 ( V_32 , V_32 -> V_27 . V_144 ) ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\nF_116 ( V_32 -> V_36 ) ;\r\n}\r\n} else {\r\nF_61 ( & V_32 -> V_37 , V_156 ) ;\r\nF_57 ( V_32 , 9600 ) ;\r\nF_64 ( & V_32 -> V_37 , V_156 ) ;\r\n}\r\nV_32 -> V_27 . V_88 = 0 ;\r\nF_113 () ;\r\nreturn 0 ;\r\n}
