// Seed: 1817109596
module module_0 ();
  logic module_0;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  inout wire id_1;
  logic [-1 : id_3] id_7, id_8;
  logic [id_3 : id_3] id_9;
  wire id_10;
endmodule
module module_2 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  inout wire id_2;
  inout wire id_1;
  wire  [  1  :  -1  ^  id_4  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  [  1  :  -1  *  1  ]  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
