LIBRARY ieee ;
USE ieee.std_logic_1164.all;
ENTITY reg8 IS
PORT (D :IN STD_LOGIC_VECTOR(7 DOWNTO 0) ; --8 bit A input
Resetn, Latch : IN STD_LOGIC ;--1 bit clock input and 1 bit reset input bit
Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;-- 8 bit output
END reg8;
ARCHITECTURE Behavior OF reg8 IS
BEGIN
PROCESS (Resetn, Latch )--Process takes reset and clock as inputs
BEGIN
IF Resetn = '0' THEN -- when reset input is '"' the latches does not operate
Q <= "00000000" ;
ELSIF Latch'EVENT AND Latch = '1' THEN -- level sensitive based on clock
Q<= D;

END IF;
END PROCESS;
END Behavior;