// Seed: 3031525042
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input wire id_5,
    output id_6,
    output logic id_7
);
  type_15 id_8 (
      .id_0(id_0),
      .id_1(id_5[(1'b0) : 1]),
      .id_2(1),
      .id_3(),
      .id_4(1'b0 !== 1'b0),
      .id_5(id_7),
      .id_6(id_7),
      .id_7(1'b0),
      .id_8(id_6)
  );
  logic   id_9;
  type_17 id_10 = id_8;
endmodule
