[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
C:\Users\Jonas\Documents\Uni\19W\design_of_integrated_circuits\project\verilog\re_control\re_control/src/re_control.v=S
C:\Users\Jonas\Documents\Uni\19W\design_of_integrated_circuits\project\verilog\re_control\re_control/src/re_control_tb.v=S
