Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'state' [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sim_1/new/testbench.sv:78]
WARNING: [VRFC 10-3823] variable 'notesX' might have multiple concurrent drivers [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sim_1/new/testbench.sv:46]
WARNING: [VRFC 10-3823] variable 'notesY' might have multiple concurrent drivers [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sim_1/new/testbench.sv:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/design_source/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/new/color_mapper.sv" Line 22. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/fretboard/fretboard_palette.sv" Line 1. Module fretboard_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/greenNote/greenNote_palette.sv" Line 1. Module greenNote_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/blueNote/blueNote_palette.sv" Line 1. Module blueNote_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/design_source/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/new/color_mapper.sv" Line 22. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/fretboard/fretboard_palette.sv" Line 1. Module fretboard_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/greenNote/greenNote_palette.sv" Line 1. Module greenNote_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/sources_1/imports/Image_to_COE/blueNote/blueNote_palette.sv" Line 1. Module blueNote_palette doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.notes_rom
Compiling module xil_defaultlib.notes
Compiling module xil_defaultlib.vga_controller
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vaporwave_rom
Compiling module xil_defaultlib.vaporwave_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.fretboard_rom
Compiling module xil_defaultlib.fretboard_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.green_rom
Compiling module xil_defaultlib.greenNote_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.red_rom
Compiling module xil_defaultlib.redNote_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.yellow_rom
Compiling module xil_defaultlib.yellowNote_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blue_rom
Compiling module xil_defaultlib.blueNote_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.orange_rom
Compiling module xil_defaultlib.orangeNote_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.titleScreen
Compiling module xil_defaultlib.titleScreen_palette
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
