<root><simulation><result_generated_time />2023-05-17 18:55:23<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 16), ('OY', 2)]], [], []]<O />[[[('C', 16)], [('C', 16)]], [[('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 30)], [('K', 4), ('OX', 5), ('OY', 75)], []]<I />[[('K', 16), ('OX', 30), ('K', 4)], [('OX', 5)], [('OY', 75)]]<O />[[('K', 16)], [('OX', 30), ('K', 4), ('OX', 5)], [('OY', 75)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 30, 375, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 262144, 262144], 'I': [240, 614400, 46080000], 'O': [128, 307200, 23040000], 'O_partial': [0, 0, 0], 'O_final': [128, 307200, 23040000]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.47, 0.02, 0.0], 'O': [0.25, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.04, 0.0], 'I': [0.47, 0.04, 0.0], 'O': [0.25, 0.04, 0.0]}<effective_mem_size_bit />{'W': [128, 262144, 262144], 'I': [240, 614400, 46080000], 'O': [8, 10240, 307200], 'O_partial': [0, 0, 0], 'O_final': [8, 10240, 307200]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[92160000, 3072000], [3072000, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(0, 2880000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 2880000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[11520000, 384000], [48000, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(0, 360000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 360000], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />0</mac_count></basic_info><energy><total_energy />403005500.3<mem_energy_breakdown><W />[4011.0, 5065.3, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[252.2, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />0.0<total />402923520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9975<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9975<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />721840<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />1840<load_cycle_individual />{'W': [128, 512, 0], 'I': [240, 1200, 0]}<load_cycle_combined />{'W': 512, 'I': 1200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-716522, -527648], [-720000, -720000]], 'I': [[-719999], [-716584, -628320], [-621600, -688200]], 'O': [[-720000], [-630000, -675000], [-675000, -708750]]}<mem_stall_cycle_shared />{'W': [[-719999], [-716522, 0], [0, 0]], 'I': [[-719999], [-716584, 0], [0, 0]], 'O': [[-720000], [-630000, -675000], [-675000, -708750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 262144, 262144], 'I': [240, 614400, 46080000], 'O': [128, 307200, 23040000], 'O_partial': [0, 0, 0], 'O_final': [128, 307200, 23040000]}<data_size_each_level_total />{'W': [65536, 262144, 262144], 'I': [122880, 614400, 46080000], 'O': [512, 307200, 23040000]}<loop_cycles_each_level />{'W': [480, 720000, 720000], 'I': [1920, 9600, 720000], 'O': [16, 9600, 720000]}<top_ir_loop_size />{'W': [30, 375, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [136.5, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 136.5], [136.5, 0.4]], 'I': [[8.0, 0.5], [256.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [136.5, 0.4], [0.4, 0]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [232.5, 96.4], [64.4, 32.0]], 'I': [[8.0, 0.1], [232.5, 96.4], [64.4, 32.0]], 'O': [[8.0, 8.0], [232.5, 96.4], [64.4, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [480, 480, 1500], [720000, 720000, 1]], 'I': [[1, 1, 720000], [1920, 1920, 375], [9600, 9600, 75]], 'O': [[1, 1, 720000], [16, 16, 45000], [9600, 9600, 75]]}<trans_time_real />{'W': [[0, 1, 720000], [[2, 480, 1500], [128, 480, 1500]], [[512, 720000, 1], [128, 720000, 1]]], 'I': [[0, 1, 720000], [[4, 1920, 375], [240, 1920, 375]], [[1200, 9600, 75], [300, 9600, 75]]], 'O': [[0, 1, 720000], [[2, 16, 45000], [1, 16, 45000]], [[600, 9600, 75], [150, 9600, 75]]]}<single_stall_cycle />{'W': [[-1], [-478, -352], [-719488, -719872]], 'I': [[-1], [-1916, -1680], [-8400, -9300]], 'O': [[-1], [-14, -15], [-9000, -9450]]}<single_stall_count />{'W': [719999, 1499, 0], 'I': [719999, 374, 74], 'O': [720000, 45000, 75]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [191872, 0], 'I': [89760, 88800], 'O': [90000, 45000]}, 1: {'W': [0, 0], 'I': [88800, 0], 'O': [45000, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-438368, -631200], [-630000, -675000]], 1: [[-631200, -720000], [-675000, -720000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>