0
Clk25
Clk125
Ddr2_A[0]
Ddr2_A[1]
Ddr2_A[2]
Ddr2_A[3]
Ddr2_A[4]
Ddr2_A[5]
Ddr2_A[6]
Ddr2_A[7]
Ddr2_A[8]
Ddr2_A[9]
Ddr2_A[10]
Ddr2_A[11]
Ddr2_A[12]
Ddr2_A[13]
Ddr2_Ba[0]
Ddr2_Ba[1]
Ddr2_Ba[2]
Ddr2_Cas_N
Ddr2_Cke
Ddr2_Clk_P
Ddr2_Clk_N
Ddr2_Cs_N
Ddr2_Dm[0]
Ddr2_Dm[1]
Ddr2_Dq[0]
Ddr2_Dq[1]
Ddr2_Dq[2]
Ddr2_Dq[3]
Ddr2_Dq[4]
Ddr2_Dq[5]
Ddr2_Dq[6]
Ddr2_Dq[7]
Ddr2_Dq[8]
Ddr2_Dq[9]
Ddr2_Dq[10]
Ddr2_Dq[11]
Ddr2_Dq[12]
Ddr2_Dq[13]
Ddr2_Dq[14]
Ddr2_Dq[15]
Ddr2_Dqs[0]
Ddr2_Dqs[1]
Ddr2_Odt
Ddr2_Ras_N
Ddr2_We_N
Eth_Txc
Eth_TxCtl
Eth_Txd[0]
Eth_Txd[1]
Eth_Txd[2]
Eth_Txd[3]
Eth_Rxc
Eth_RxCtl
Eth_Rxd[0]
Eth_Rxd[1]
Eth_Rxd[2]
Eth_Rxd[3]
Eth_Mdc
Eth_Mdio
Eth_Rst_N
Flash_Do
Flash_Cclk
Flash_Cs_N
Flash_Di
Led_N[0]
Led_N[1]
Led_N[2]
rxd_uart
txd_uart
ADC_Sclk
ADC_Csn
ADC_Dout
ADC_Din
DAC_Sclk
DAC_Csn
DAC_Sdi
Reset_out_Mdpx
Clk_out_Mdpx
Data_out_Mdpx
En_out_Mdpx
Shutter_out_Mdpx
Cont_sel_out_Mdpx
MtxClr_out_Mdpx
TPSWT_out_Mdpx
Clk_in_Mdpx
En_in_Mdpx
Data_in_Mdpx[0]
Data_in_Mdpx[1]
Data_in_Mdpx[2]
Data_in_Mdpx[3]
Data_in_Mdpx[4]
Data_in_Mdpx[5]
Data_in_Mdpx[6]
Data_in_Mdpx[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch|data_out~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch|data_in_d1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch|data_out~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch|data_in_d1
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|irq~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[7]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[6]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[5]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[4]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[3]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[2]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[1]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_data[0]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[9]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[8]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[7]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[6]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[5]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[4]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[3]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[2]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[1]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_reg[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|d1_rx_char_ready
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|d1_tx_ready
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx1
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx2
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[9]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[8]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[7]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[6]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[5]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[4]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[3]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[2]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[1]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_clk_en
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|do_start_rx
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxrx_in_processxx3
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[7]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[6]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[5]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[4]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[3]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[2]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[1]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_data[0]~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|framing_error~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|break_detect~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_overrun~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|rx_char_ready~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|do_load_shifter
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_ready~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_overrun~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_shift_empty~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[9]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[8]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[7]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[6]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[5]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[4]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[3]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[2]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[1]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_rate_counter[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|baud_clk_en
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|pre_txd
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|txd~reg0
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]
Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]
Medipix_sopc:u_Medipix_sopc|uart_0_s1_arbitrator:the_uart_0_s1|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|uart_0_s1_arbitrator:the_uart_0_s1|d1_uart_0_s1_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|out_valid~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|DFF_inst10
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|new_table_clkvhdl
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|DFF_inst16
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|busy_clk
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|valid_fram
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|DFF_inst6
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|reqrdy_clk
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|out_sync~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_out[7]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|info_a[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_BUSY~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[8]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|adr_rd[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|hab_rd
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|conta_clk[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|conta_clk[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|conta_clk[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|conta_clk[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_EN_RD~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[8]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[7]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_ADR_RD[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_START_RD~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4|OUT_REQRDY~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|info[7]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|sig_busy
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|en_wr~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|new_table~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|sig_new_table
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[7]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[8]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[9]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[10]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[11]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[12]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[13]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[14]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[15]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[16]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[17]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[18]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[19]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[20]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[21]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[22]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[23]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[24]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[25]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[26]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[27]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[28]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[29]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[30]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[31]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|adr_wr[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|irq~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[16]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[17]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[18]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[19]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[20]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[21]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[22]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[23]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[24]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[25]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[26]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[27]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[28]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[29]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[30]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|readdata[31]~reg0
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|var_busy
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[8]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[9]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[10]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[11]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[12]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[13]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[14]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[15]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[16]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[17]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[18]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[19]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[20]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[21]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[22]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[23]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[24]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[25]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[26]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[27]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[28]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[29]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[30]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|control[31]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[8]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[9]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[10]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[11]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[12]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[13]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[14]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[15]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[16]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[17]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[18]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[19]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[20]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[21]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[22]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[23]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[24]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[25]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[26]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[27]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[28]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[29]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[30]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|status[31]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[8]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[9]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[10]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[11]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[12]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[13]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[14]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[15]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[16]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[17]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[18]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[19]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[20]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[21]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[22]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[23]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[24]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[25]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[26]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[27]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[28]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[29]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[30]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|txdata[31]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[0]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[1]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[2]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[3]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[4]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[5]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[6]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[7]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[8]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[9]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[10]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[11]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[12]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[13]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[14]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[15]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[16]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[17]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[18]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[19]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[20]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[21]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[22]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[23]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[24]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[25]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[26]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[27]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[28]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[29]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[30]
Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|rxdata[31]
Medipix_sopc:u_Medipix_sopc|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0|d1_tx_table_avalon_slave_0_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[31]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[30]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[29]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[28]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[27]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[26]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[25]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[24]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[23]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[22]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[21]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[20]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[19]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[18]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[17]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[16]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[15]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[14]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[13]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[12]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[11]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[10]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[9]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[8]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[7]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[6]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[5]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[4]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[3]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[2]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[1]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|internal_counter[0]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|force_reload
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_is_running
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|delayed_unxcounter_is_zeroxx0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|timeout_occurred
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[15]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[14]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[13]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[12]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[11]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[10]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[9]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[8]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[7]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[6]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[5]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[4]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[3]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[2]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[1]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_l_register[0]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[15]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[14]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[13]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[12]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[11]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[10]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[9]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[8]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[7]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[6]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[5]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[4]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[3]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[2]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[1]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|control_register[0]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|period_h_register[0]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[31]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[30]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[29]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[28]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[27]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[26]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[25]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[24]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[23]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[22]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[21]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[20]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[19]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[18]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[17]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[16]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[15]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[14]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[13]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[12]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[11]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[10]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[9]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[8]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[7]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[6]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[5]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[4]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[3]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[2]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[1]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|counter_snapshot[0]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|control_register[3]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|control_register[2]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq|control_register[1]
Medipix_sopc:u_Medipix_sopc|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1|d1_sys_clk_freq_s1_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rd_strobe
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_rd_strobe
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|wr_strobe
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_wr_strobe
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iEOP_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iE_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iRRDY_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iTRDY_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iTOE_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|iROE_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|SSO_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|irq_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[15]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[14]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[13]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[12]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[11]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[10]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[9]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[8]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[15]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[14]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[13]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[12]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[11]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[10]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[9]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[8]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|spi_slave_select_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[8]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|slowcount[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[15]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[14]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[13]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[12]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[11]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[10]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[9]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[8]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|endofpacketvalue_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[15]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[14]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[13]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[12]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[11]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[10]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[9]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[8]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[7]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[6]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[5]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[4]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[3]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[2]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[1]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|data_to_cpu[0]~reg0
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|state[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|state[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|state[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|state[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|state[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|MISO_reg
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|stateZero
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|shift_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|rx_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|EOP
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|RRDY
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|ROE
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|TOE
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|tx_holding_primed
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|transmitting
Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0|SCLK_reg
Medipix_sopc:u_Medipix_sopc|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port|d1_spi_0_spi_control_port_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|seq_mmc_start_metastable[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|mimic_data_in_metastable[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_s_clr
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|mimic_data_in_metastable[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|mimic_done_out
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|mimic_value_captured
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc|shift_reg_enable
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|scan_clk
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|divider[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|divider[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|divider[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_inc_dec_ccd
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_new_dir
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|reset_master_ams
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|global_pre_clear
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x|ams_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x|ams_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~PHASEDONE
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~SCANDATAOUT
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~SCANDONE
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~ACTIVECLOCK
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~LOCKED
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~VCOOVERRANGE
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~VCOUNDERRANGE
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~FBOUT
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~OBSERVABLESCANDFF
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~OBSERVABLE_VCO_OUT
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLK1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLK2
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLK3
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLK4
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLKBAD0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll1~CLKBAD1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|pll_lock_sync
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid_lat_dec_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid_lat_inc_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_extend[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_extend[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_extend[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_extend[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_extend[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_poa_protection_override_1x~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_rdv_doing_rd[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_rdv_doing_rd[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_addr[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_ba[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_ba[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_ba[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_cas_n[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_ras_n[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_we_n[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_cke[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_cs_n[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_odt[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_rst_n[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_rdata_valid_lat_dec~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_rdata_valid_lat_inc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_poa_lat_dec_1x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_poa_lat_dec_1x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_poa_lat_inc_1x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_poa_lat_inc_1x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ctl_init_fail~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ctl_init_success~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_rdp_reset_req_n~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ctl_cal_byte_lanes_r[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ctl_cal_byte_lanes_r[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_1t_ac_lat_internal~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_1t_odt_lat_internal~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_2t~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_phs_shift_busy_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_phs_shift_busy_ccd
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_inc_dec_n~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_start_reconfig~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_select[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_select[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|seq_pll_select[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|dgrb_phs_shft_busy
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\pll_ctrl:seq_pll_phs_shift_busy_ccd_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|mmi_pll_inc_dec_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|mmi_pll_start_reconfig
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|mmi_pll_select[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|mmi_pll_select[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|mmi_pll_select[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|\pll_ctrl:mmi_pll_active
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_result[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|curr_ctrl.command_err
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|waiting_for_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|flag_ack_timeout
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|flag_done_timeout
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_calibration_success
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_calibration_fail
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_current_stage_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.was
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|v_ctrl_mmi.ctrl_err_code[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_calibration_success~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_calibration_fail~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_current_stage_done~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctrl_mmi.ctrl_err_code[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|int_ctl_init_success
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|int_ctl_init_fail
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|hold_state
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|cs_counter
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_almts_checked[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ac_nt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ac_nt_almts_checked
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|reissue_cmd_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|dis_state
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctl_init_fail~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|ctl_init_success~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_correct_almt
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_no_valid_almt
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_both_valid_almt
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|mtp_err
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|current_cs
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dqs[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dqs[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dm[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dm[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dm[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dm[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[31]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[30]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[29]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[28]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[27]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[26]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[25]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[24]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[23]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[22]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[21]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[20]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[19]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[18]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[17]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[16]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dqs_burst[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_dqs_burst[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|generate_wdata
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ba[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cas_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].ras_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].we_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cke[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].cs_n[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].odt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].rst_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|access_complete
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_ack~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_done~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_result[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb|dgwb_ctrl.command_err~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_op.current_cs[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_op.single_bit
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_op.mtp_almt
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|ctrl_dgrb_r.command_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|current_cs
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|current_mtp_almt
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|single_bit_cal
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_byte_lanes[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_byte_lanes[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|rd_lat[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|rd_lat[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|rd_lat[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|rd_lat[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|rd_lat[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|wd_lat[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_rdata_valid_lat_inc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_rdata_valid_lat_dec~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_err
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cmd_result[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl_ac_nt_good~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_busy_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\phs_shft_busy_reg:phs_shft_busy_1r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\phs_shft_busy_reg:phs_shft_busy_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\phs_shft_busy_reg:phs_shft_busy_3r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_start
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_pll_inc_dec_n~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_pll_select[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_pll_start_reconfig~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[79]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[78]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[77]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[76]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[75]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[74]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[73]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[72]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[71]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[70]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[69]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[68]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[67]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[66]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[65]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[64]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[63]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[62]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[61]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[60]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[59]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[58]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[57]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[56]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[55]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[54]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[53]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[52]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[51]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[50]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[49]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[48]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[47]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[46]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[45]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[44]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[43]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[42]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[41]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[40]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[39]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[38]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[37]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[36]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[35]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[34]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[33]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.window_centre_update
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.last_bit_value
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.valid_phase_seen
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.invalid_phase_seen
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_cycle
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.multiple_eq_windows
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.found_a_good_edge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.windows_seen[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_curr_byte_ln_dis
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_chkd_all_dq_pins
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:rsc_proc:v_phase_works
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_test_dq_expired
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_err
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_cdvw_phase
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_cdvw_shift_in
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_cdvw_calc
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_pll_start_reconfig
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_pll_inc_dec_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rewind_direction
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_ac_access_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_phase[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|cal_codvw_size[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_grt_one_dvw
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_write
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_wordnum[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_bitnum[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_bitnum[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_bitnum[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_bitnum[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_bitnum[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_dgrb_iram.iram_pushdata[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_iram_idle
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_valid_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_valid_2t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_mtp_match
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_poa_match_en
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_poa_match
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_poa_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_poa_lat_dec_1x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_poa_lat_dec_1x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_poa_lat_inc_1x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_poa_lat_inc_1x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\poa_block:sig_poa_state
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|codvw_trk_shift[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_mmc_start~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mmc_seq_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mmc_seq_done_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_cdvw_shift_in
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_cdvw_phase
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_result[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_err
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mmc_start
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_select[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_large_drift_seen
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_cdvw_calc
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_start_reconfig
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_pll_inc_dec_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_trk_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|seq_oct_value~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_wdp_ovride~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_ack~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_done~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_result[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ctrl.command_err~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_doing_rd_count
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ba[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cas_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].ras_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].we_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cke[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].cs_n[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].odt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd[0].rst_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[0][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_doing_rd[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[1][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[2][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\ac_block:btp_addr_array[3][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|sig_doing_rd[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|ctrl_rec.command_op.current_cs[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|ctrl_rec.command_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_req_extended
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|current_cs
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|initial_refresh_issued
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_count[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_due
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|trefi_failure~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refreshes_maxed
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|command_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|command_started
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|mem_init_complete
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|ac_access_gnt~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|stage_counter_zero
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|finished_state
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|seq_ac_sel~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|refresh_done
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|per_cs_init_seen[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].ba[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].ba[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].ba[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cas_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].ras_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].we_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cke[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].cs_n[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].odt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|addr_cmd[0].rst_n
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|nop_toggle_value
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|nop_toggle_pin[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|nop_toggle_pin[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|nop_toggle_pin[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|nop_toggle_pin[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_ack~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_done~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_result[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin|admin_ctrl.command_err~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|period_sel_addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x_r[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|count_addr_2x[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_1t
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x_2r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|ac_2x_deg_choice
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|dq_oe_2x[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|dq_oe_2x[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|dq_oe_2x[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_l_2x[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_dm_l_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_dm_l_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_dm_h_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|dq_oe_2x[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdata_h_2x[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_dm_h_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_wr_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|state
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|dmx_swap_ams
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|dmx_swap_sync
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|dmx_swap_sync_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|inc_read_lat_sync_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|dec_read_lat_sync_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_n_ams[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|rdata_p_ams[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|int_tcwl[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|int_tcwl[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|int_tcwl[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|int_tcwl[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_write_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|do_read_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|reg_odt_l
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|reg_odt_h
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|rdwr_data_valid_pipe[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|ecc_wdata_fifo_read~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|int_real_wdata_valid
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|int_wdata_valid
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|int_dqs_burst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst|chip_in_self_rfsh[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_write_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_read_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_auto_precharge_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_burst_chop_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_activate_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_precharge_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_refresh_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_power_down_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_self_rfsh_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_lmr_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_precharge_all_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_zqcal_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|rdwr_data_valid_r~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_chip_r[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_row_addr_r[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_col_addr_r[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|lookahead_allowed_to_cmd[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|lookahead_allowed_to_cmd[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|lookahead_allowed_to_cmd[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|lookahead_allowed_to_cmd[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|auto_autopch_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|int_self_rfsh_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|self_rfsh_chip[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_write
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_multicast_req~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_diff_cs
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_is_ecc
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_chip[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|burst_delay_temp
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|burst_delay
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_multicast_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_diff_cs
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_burstcount_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_burstcount_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_chip[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_bank[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_bank[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_bank[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_row[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_col[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_copy_burst_delay
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter_temp[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter_temp[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|bl_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|bl_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|start_burst_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|burst_length_gen
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|bl_write_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|bl_write_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|start_write_burst_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|write_burst_length_gen
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|is_diff_chip_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|just_did_activate
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|just_did_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|start_burst
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_ecc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_partial~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_fetch
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_fetch_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_dummy_fetch
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_internal_fetch
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|partial_write_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip_refresh_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip_self_rfsh_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip_power_down_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip_saved[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|int_refresh_ack
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|for_chip_self_rfsh_saved[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|zq_cal_req_r
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_crrctn_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|fetch_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|prev_chip_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|prev_multicast_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_rdwr[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_rdwr[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_rdwr[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_rdwr[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_pch[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_pch[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_pch[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_pch[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_pch[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_to_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_to_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_to_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|srf_to_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|arf_period[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[15]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[14]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[13]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[12]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[11]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[10]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[9]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[8]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[7]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[6]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pdn_period[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act_diff_bank[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act_diff_bank[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act_diff_bank[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act_diff_bank[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|four_act_to_act[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_to_act[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_to_act[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_to_act[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_to_act[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|temp_four_act_to_act[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_rd[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_rd[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_rd[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_wr[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_wr[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_wr[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_wr[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_wr[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_pch[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_pch[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_pch[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_to_pch[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_ap_to_act[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_ap_to_act[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_ap_to_act[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_ap_to_act[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|rd_ap_to_act[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_wr[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_wr[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_wr[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_pch[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_pch[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_pch[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_pch[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_pch[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_ap_to_act[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd_diff_chips[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd_diff_chips[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd_diff_chips[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd_diff_chips[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|wr_to_rd_diff_chips[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_all_to_valid[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_all_to_valid[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_all_to_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|pch_all_to_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|add_lat_on~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_2_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_wr_to_rd_diff_chips~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_2_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_3_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_wr_to_rd_diff_chips~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_3_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_4_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_wr_to_rd_diff_chips~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_4_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|more_than_5_four_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_act_to_rdwr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_act_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_act_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_rd_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_rd_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_rd_to_wr_bc~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_rd_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_wr_to_wr~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_wr_to_rd~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_wr_to_rd_diff_chips~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_wr_to_pch~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_rd_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_wr_ap_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_pch_to_act~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|less_than_5_act_to_act_diff_bank~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_write_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_read_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_activate_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_auto_precharge_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_precharge_all_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|do_refresh_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|to_chip_r1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_open_r1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_read_r1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_write_r1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_close_r1[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_open_r1[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_read_r1[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_write_r1[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_close_r1[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_open_r1[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_read_r1[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_write_r1[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_close_r1[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_open_r1[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_read_r1[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_write_r1[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_close_r1[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_open_r1[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_read_r1[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_write_r1[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|int_cmd_close_r1[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|cache_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_write[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_read[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_activate[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_precharge[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_bank_is_open[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_info_valid[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_write[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_read[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_activate[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_precharge[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_bank_is_open[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_info_valid[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_write[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_read[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_activate[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_precharge[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_bank_is_open[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_info_valid[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_write[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_read[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_activate[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_precharge[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_bank_is_open[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_info_valid[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_write[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_read[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_activate[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_can_precharge[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_bank_is_open[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cmd_info_valid[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_can_precharge_all[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_can_refresh[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_all_banks_closed[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_can_self_refresh[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_can_power_down[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|out_cs_can_exit_power_saving_mode[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst|int_current_info_valid_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst|fetch_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst|ecc_fetch_error_addr_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_cmd_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_cmd_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_cmd_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_cmd_monitor_per_chip[0].act_trrd_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|act_trrd_ready[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|rdwr_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|doing_burst_chop
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|read_dqs_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|write_dqs_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|twtr_cnt[0][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|twtr_cnt[0][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|twtr_cnt[0][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|twtr_cnt[0][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|twtr_cnt[0][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|write_to_read_finish_twtr[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].int_do_power_down_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].int_do_self_rfsh_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].int_exit_power_saving_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].power_saving_state[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_saving_logic_per_chip[0].int_zq_cal_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|auto_refresh_logic_per_chip[0].int_refresh_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|int_power_down_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|no_command_r1
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|power_down_cnt[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|cs_all_banks_closed[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|cs_can_power_down[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|can_al_activate_write~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|can_al_activate_read~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|act_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|doing_read
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|doing_auto_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|doing_precharge
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|current_state~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|int_act_to_pch_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|rdwr_ready~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|int_act_to_act_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|int_rdwr_to_valid_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|prolong_burstbegin
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|gate_ready_in_reset
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[5][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[4][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][32]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][31]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][30]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][29]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][28]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][27]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][26]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][25]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][24]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][23]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][22]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][21]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][20]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][18]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|hold_ready
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|registered
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|generating
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|pass_write
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_read_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_write_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_autopch_req
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_multicast
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_cs_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[0]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[5]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[4]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[3]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[2]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|beats_in_wfifo[1]~reg0
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|dffe_af
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|empty_dff
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|full_dff
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|low_addressa[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|rd_ptr_lsb
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|usedw_is_0_dff
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|usedw_is_1_dff
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|wrreq_delay
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst|reset_reg[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst|reset_reg[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst|reset_reg[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst|reset_reg[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[0]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[1]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[2]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[3]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[4]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[5]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[6]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[7]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[8]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[9]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[10]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[11]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[12]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[13]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[14]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[15]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[19]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[16]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[17]
Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[18]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch|data_out~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch|data_in_d1
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|ram_s1_bbt_burstcounter[1]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|ram_s1_bbt_burstcounter[0]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|d1_ram_s1_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_31
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_31
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_30
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_30
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_29
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_29
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_28
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_28
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_27
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_27
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_26
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_26
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_25
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_25
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_24
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_24
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_23
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_23
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_22
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_22
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_21
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_21
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_20
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_20
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_19
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_19
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_18
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_18
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_17
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_17
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_16
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_16
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_15
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_15
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_14
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_14
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_13
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_13
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_12
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_12
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_11
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_11
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_10
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_10
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_9
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_9
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_8
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_8
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_7
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_7
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_6
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_6
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_5
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_5
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_4
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_4
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_3
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_3
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_2
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_2
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_1
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_1
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|stage_0
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|full_0
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|pause_irq
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|r_val
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|dataavailable~reg0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|t_dav
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|fifo_AE
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|fifo_AF
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|fifo_wr
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|rvalid
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|read_0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|ien_AE
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|ien_AF
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|ac
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|woverflow
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|av_waitrequest~reg0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|readyfordata~reg0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_waitrequest_n_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|temp_av_readdata_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|CarrierSense_Tx1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|CarrierSense_Tx2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|Collision_Tx1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|Collision_Tx2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|WillTransmit_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|WillTransmit_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxEnSync
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|WillSendControlFrame_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|WillSendControlFrame_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|WillSendControlFrame_sync3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RstTxPauseRq
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|TxPauseRq_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|TxPauseRq_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|TxPauseRq_sync3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|TPauseRq
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxAbort_latch
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxAbort_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxAbort_wb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxAbortRst_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|RxAbortRst
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|LatchedCrcError~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|LatchedMRxErr~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|LoadRxStatus~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|ReceiveEnd~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|InvalidSymbol~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|CarrierSenseLost~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RxLateCollision~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RxColWindow
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|ShortFrame~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|DribbleNibble~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|ReceivedPacketTooBig~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RetryCntLatched[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RetryCntLatched[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RetryCntLatched[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RetryCntLatched[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|RetryLimit~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|LateCollLatched~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1|DeferLatched~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|tx_retry
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_txn_sel
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_reset
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatusWriteLatched_sync2~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|tx_reset
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|Flop
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|TxUnderRun_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|RxStatus_r[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|tx_bd_read_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_bd_read_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|av_read_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_read~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|first_valid_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|first_valid_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|last_valid_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|byte_index[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|byte_index[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|last_valid_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tx_state[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tx_state[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tx_state[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|stat[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tx_stat_valid_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tg_cnt[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|pipe_hold
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|TxE_IRQ~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|TxB_IRQ~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_cnt[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|last_read_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_used_la[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rd_pending[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|rdata[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|valid_rdata
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[16]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[17]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[18]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[19]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[20]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[21]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[22]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[23]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[24]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[25]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[26]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[27]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[28]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[29]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[30]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|av_address[31]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|delayed_wrptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdemp_eq_comp_lsb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdemp_eq_comp_msb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rdptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|rs_dgwp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|wrfull_eq_comp_lsb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|wrfull_eq_comp_msb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|ws_dgrp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10|dffe12a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp|dffe6a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp|dffe6a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe8a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7|dffe9a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp|dffe6a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp|dffe6a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|parity11
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_write~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|first_write
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|msb_be2[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[1][0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|desc[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[0][0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|err_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|RxE_IRQ~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|RxB_IRQ~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_stat[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_bsy
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_overrun
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_stat[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_abort_r
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_cnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_cnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_wr
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[2][7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_in_reg[3][7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|desc[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[16]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[17]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[18]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[19]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[20]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[21]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[22]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[23]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[24]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[25]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[26]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[27]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[28]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[29]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[30]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[31]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[35]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|msb_be2[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|msb_be2[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[16]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[17]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[18]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[19]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[20]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[21]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[22]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[23]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[24]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[25]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[26]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[27]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[28]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[29]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[30]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_address[31]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|delayed_wrptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdemp_eq_comp_lsb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdemp_eq_comp_msb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rdptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|rs_dgwp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|wrfull_eq_comp_lsb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|wrfull_eq_comp_msb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|ws_dgrp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19|dffe21a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16|dffe18a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|counter13a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|parity11
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|sub_parity12a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp|sub_parity12a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|delayed_wrptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdemp_eq_comp_lsb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdemp_eq_comp_msb_aeb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rdptr_g[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|rs_dgwp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|wrfull_eq_comp_lsb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|wrfull_eq_comp_msb_mux_reg
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|ws_dgrp_reg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|counter13a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|parity11
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|sub_parity12a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|sub_parity12a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp|sub_parity12a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxEndFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHashGood
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData_d[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|DelayData
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|LatchedByte[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxData[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|Broadcast
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|Multicast
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxValid_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxValid~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxStartFrm_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxStartFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|RxEndFrm_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|CrcHash[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[31]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[30]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[29]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[28]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[27]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[25]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[22]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[21]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[20]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[19]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[18]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[17]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[16]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|RxAbort~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|AddressMiss~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|UnicastOK
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|MulticastOK
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|StopExcessiveDeferOccured
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|ColWindow
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|StatusLatch
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|TxUsedData~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|TxDone~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|TxRetry~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|TxAbort~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|RetryCnt[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|RetryCnt[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|RetryCnt[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|PacketFinished_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|RetryCnt[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxEn~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxD[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxD[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxD[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxD[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|MTxErr~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|WillTransmit~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|PacketFinished
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|x[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1|RandomLatched[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[31]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[30]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[29]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[28]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[27]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[26]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[25]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[24]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[23]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[22]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[21]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[20]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[19]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[18]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[17]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[16]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|Rule1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateIPG~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateIdle~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StatePreamble~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateData[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateData[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StatePAD~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateFCS~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateJam~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateJam_q~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateBackOff~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateDefer~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|DlyCrcCnt[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ByteCnt[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|DlyCrcCnt[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1|DlyCrcCnt[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|TxUsedDataOutDetected
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|TxAbortInLatched
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|TxDoneInLatched
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|MuxedAbort
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|MuxedDone
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|WillSendControlFrame~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|TxCtrlStartFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|TxCtrlEndFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|CtrlMux~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|SendingCtrlFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|TxUsedDataIn_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|BlockTxDone~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|TxCtrlStartFrm_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlEnd_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AddressOK~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|TypeLengthOK
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|OpCodeOK
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ReceivedPauseFrmWAddr
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|DetectionWindow
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|DlyCrcCnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|DlyCrcCnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|DlyCrcCnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ReceivedPauseFrm~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|ByteCnt[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimerEq0_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimerEq0_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|Pause~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|Divider2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SlotTimer[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetTxCIrq_txclk
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetTxCIrq_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetTxCIrq_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetTxCIrq_sync3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_rxc
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetTxCIrq
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|ResetTxCIrq_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetRxCIrq_rxclk
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetRxCIrq_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetRxCIrq_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetRxCIrq_sync3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|SetRxCIrq
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|ResetRxCIrq_sync1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|ResetRxCIrq_sync2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|ResetRxCIrq_sync3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_txb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_txe
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_rxb
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_rxe
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_busy
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|irq_txc
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:CTRLMODER_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:CTRLMODER_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:CTRLMODER_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_2|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0|DataOut[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|EndBusy_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|EndBusy
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|UpdateMIIRX_DATAReg~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlData_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlData_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlData_q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStat_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStat_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStat_q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|ScanStat_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|ScanStat_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|SyncStatMdcEn
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlDataStart~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlDataStart_q
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStatStart~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|Nvalid~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlDataStart_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WCtrlDataStart_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStatStart_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|RStatStart_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|InProgress_q1
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|InProgress_q2
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|InProgress_q3
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|LatchByte0_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|LatchByte1_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|LatchByte[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|LatchByte[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|InProgress
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|WriteOp
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|BitCounter[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_2d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_2d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_d
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|LinkFail~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[0]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[15]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[14]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[13]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[12]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[11]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[10]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[9]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[8]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[7]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[6]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[5]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[4]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[3]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[2]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[1]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[0]~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Mdc~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[7]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[6]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[5]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[4]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[3]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[2]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[1]
Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen|Counter[0]
Medipix_sopc:u_Medipix_sopc|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master|igor_mac_tx_master_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master|igor_mac_tx_master_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|igor_mac_control_port_arbitrator:the_igor_mac_control_port|d1_igor_mac_control_port_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rd_strobe
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_rd_strobe
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|wr_strobe
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_wr_strobe
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iEOP_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iE_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iRRDY_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iTRDY_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iTOE_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|iROE_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SSO_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|irq_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[15]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[14]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[13]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[12]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[11]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[10]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[9]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[8]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[15]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[14]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[13]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[12]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[11]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[10]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[9]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[8]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[15]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[14]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[13]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[12]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[11]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[10]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[9]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[8]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|endofpacketvalue_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[15]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[14]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[13]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[12]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[11]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[10]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[9]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[8]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[7]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[6]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[5]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[4]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[3]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[2]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[1]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[0]~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|MISO_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|stateZero
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rx_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|EOP
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|ROE
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|TOE
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[7]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[6]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[5]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[4]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_reg[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_primed
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|transmitting
Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SCLK_reg
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[3]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[2]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_slavearbiterlockenable
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_Medipix_sopc_burst_7_downstream_granted_slave_epcs_controller_epcs_control_port
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_Medipix_sopc_burst_6_downstream_granted_slave_epcs_controller_epcs_control_port
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_saved_chosen_master_vector[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_saved_chosen_master_vector[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[1]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|d1_epcs_controller_epcs_control_port_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_reg_firsttransfer
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw_valid
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_issue
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_kill
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_br_taken_waddr_partial[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_pc[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|clr_break_line
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_clr_valid_bits
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_valid_bits[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_tag_wraddress[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ic_fill_starting_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ic_fill_same_tag_line
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_prevent_refill
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_tag[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_line[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_initial_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_initial_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_initial_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_dp_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_dp_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|ic_fill_dp_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdatavalid_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_read~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|i_readdata_d1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|F_bht_ptr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_bht_ptr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_bht_ptr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_bht_ptr_unfiltered[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_mispredict
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_br_cond_taken_history[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_cnt
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_stall
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_fill_bit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_mask[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_pass0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_pass1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_pass2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_pass3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_sel_fill0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_sel_fill1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_sel_fill2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_sel_fill3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_fill_bit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_mask[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_pass0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_pass1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_pass2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_pass3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_sel_fill0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_sel_fill1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_sel_fill2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot_sel_fill3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_step1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_rn[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_rn[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_rot_rn[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|Mn_rot_step2[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_rot[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_shift_rot_result[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_actual_tag[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_hit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_valid_st_cache_hit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_valid_st_bypass_hit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_potential_hazard_after_st
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_want_fill
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_has_started
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_dp_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_dp_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_dp_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_starting_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_valid_mem_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_A_dc_line_match_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_fill_need_extra_stall
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_last_transfer_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_dirty
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_has_started
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_done
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_addr_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_starting
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_offset_match
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_rd_data_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_starting
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_xfer_wr_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_tag[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_line[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_addr_starting
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_addr_offset[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_addr_offset[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_addr_offset[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_data_starting
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_wr_active
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wb_rd_data_first
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_dcache_management_done
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_bypass_delayed
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_bypass_delayed
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_bypass_delayed_started
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_bypass_delayed_started
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_bypass_transfer_done_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_en_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_burstcount[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_burstcount[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_burstcount[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_burstcount[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_tag_field[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_line_field[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_offset_field[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_offset_field[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_offset_field[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_byte_field[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_address_byte_field[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_stall
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data_cnt[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data_cnt[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data_cnt[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_rd_data_cnt[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wr_data_cnt[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wr_data_cnt[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wr_data_cnt[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dc_wr_data_cnt[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdata_d1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_write~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_read~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|d_readdatavalid_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_data_ram_ld_align_sign_bit_16_hi
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_data_ram_ld_align_sign_bit
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_status_reg_pie
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_estatus_reg_pie
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_bstatus_reg_pie
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq4
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ienable_reg_irq5
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq4
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ipending_reg_irq5
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_control_reg_rddata[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_control_reg_rddata[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|hbreak_enabled
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|latched_oci_tb_hbreak_req
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|wait_for_one_post_bret_inst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pcb[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pcb[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_pcb[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_pcb[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_iw[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_pc_plus_one[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_valid_from_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_iw[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_dst_regnum[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_dst_regnum[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_dst_regnum[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_dst_regnum[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_dst_regnum[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_wr_dst_reg_from_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_extra_pc[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_pc[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_valid_jmp_indirect
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_valid_from_E
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_iw[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_mem_byte_en[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_mem_byte_en[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_mem_byte_en[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_mem_byte_en[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_alu_result[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_st_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_dst_regnum[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_dst_regnum[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_dst_regnum[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_dst_regnum[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_dst_regnum[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_cmp_result
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_wr_dst_reg_from_E
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_target_pcb[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_pipe_flush_waddr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_sel_data_master
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_valid
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_iw[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_inst_result[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_byte_en[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_byte_en[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_byte_en[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_byte_en[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_st_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dst_regnum_from_M[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dst_regnum_from_M[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dst_regnum_from_M[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dst_regnum_from_M[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_dst_regnum_from_M[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_align_sh16
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_align_sh8
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_align_byte1_fill
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ld_align_byte2_byte3_fill
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_cmp_result
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mem_baddr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_wr_dst_reg_from_M
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_sel
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_slow_inst_result[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_data[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_iw[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_valid
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_wr_dst_reg
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_dst_regnum[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_dst_regnum[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_dst_regnum[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_dst_regnum[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_dst_regnum[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_regnum_a_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_regnum_a_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_regnum_a_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_regnum_a_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_regnum_b_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_regnum_b_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_regnum_b_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|W_regnum_b_cmp_D
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_src2_reg[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_src2[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_logic_op[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_logic_op[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_compare_op[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_compare_op[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_valid_wrctl_ienable
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_src2[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_partial_prod[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[31]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[30]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[29]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[28]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[27]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[26]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[25]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[24]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[23]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[22]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[21]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[20]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[19]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[18]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[17]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_result[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_cnt[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_cnt[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_cnt[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_stall
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_stall_d1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_stall_d2
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_mul_stall_d3
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_st_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_st_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_st_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld_st_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_st_bypass_or_dcache_management
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_non_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld_non_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_st_non_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_st_non_bypass
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_invalidate_i
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_jmp_indirect
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_jmp_direct
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_mul_lsw
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_mul_lsw
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_mul_lsw
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_exception
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_exception
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_exception
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_break
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_break
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_crst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_crst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_retaddr
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_shift_rot_left
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_shift_right_arith
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_shift_rot_right
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_shift_rot
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_shift_rot
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_shift_rot
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_rot
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_logic
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_cmp
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_br_cond
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_br_cond
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_br_uncond
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_br_always_pred_taken
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_br_always_pred_taken
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_br
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_alu_subtract
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_alu_signed_comparison
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld8
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld16
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld16
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld8_ld16
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_signed
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld_signed
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_ld
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_st
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_st
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_ld_st
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_mem
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_dc_index_wb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_dc_index_wb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_dc_addr_wb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_dc_addr_wb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_dc_index_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_dc_index_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_dc_addr_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_dc_addr_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_dc_nowb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|A_ctrl_dc_nowb_inv
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_a_not_src
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_b_not_src
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_b_is_dst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|D_ctrl_ignore_dst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_wrctl_inst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_rdctl_inst
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_flush_pipe_always
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|E_ctrl_late_result
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|M_ctrl_late_result
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jxuir
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[32]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[33]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[34]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[35]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[36]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|jdo[37]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|ir[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|ir[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|sync2_uir
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|enable_action_strobe
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|update_jdo_strobe
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|sync2_udr
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|ir_out[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|ir_out[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[32]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[33]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[34]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[35]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[36]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|sr[37]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_im_addr[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_wrap~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[16]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[15]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[14]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[13]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[12]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[11]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|trc_jtag_addr[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|fifocount[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|fifocount[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|fifocount[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|fifocount[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|fifocount[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[35]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[34]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[33]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[32]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|atm[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[35]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[34]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[33]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[32]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|dtm[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|d1_debugack
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[35]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[34]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[33]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[32]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|itm[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_buffer[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_count[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_count[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_count[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace|dct_count[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_goto1~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_break~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_trigout~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_break_pulse
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_traceoff~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_traceon~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_traceme~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk|dbrk_goto0~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|xbrk_break~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|E_xbrk_traceon
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|E_xbrk_traceoff
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|E_xbrk_trigout
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|E_xbrk_goto0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|E_xbrk_goto1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|M_xbrk_traceon
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|M_xbrk_traceoff
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|M_xbrk_trigout
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|M_xbrk_goto0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk|M_xbrk_goto1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|trigger_state
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|trigbrktype~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_single_step_mode~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg|oci_ienable[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonWr
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonRd
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonRd1
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[10]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[9]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[8]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonAReg[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[31]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[30]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[29]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[28]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[27]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[26]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[25]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[24]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[23]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[22]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[21]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[20]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[19]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[18]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[17]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[16]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[15]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[14]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[13]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[12]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[11]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[10]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[9]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[8]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[7]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[6]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[5]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[4]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[3]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[2]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|MonDReg[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_go~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|probepresent
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|resetrequest~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|jtag_break
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|resetlatch~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_ready~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_error~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated|address_reg_b[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated|address_reg_b[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master|cpu_linux_instruction_master_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master|cpu_linux_instruction_master_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_0[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_1[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[7]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[6]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[5]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[4]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|dbs_latent_8_reg_segment_2[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_dbs_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_dbs_rdv_counter[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_dbs_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master|cpu_linux_data_master_dbs_rdv_counter[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_share_counter[3]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_share_counter[2]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_share_counter[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_share_counter[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_slavearbiterlockenable
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|last_cycle_Medipix_sopc_burst_1_downstream_granted_slave_cpu_linux_jtag_debug_module
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|last_cycle_Medipix_sopc_burst_0_downstream_granted_slave_cpu_linux_jtag_debug_module
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_saved_chosen_master_vector[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_saved_chosen_master_vector[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_addend[1]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_arb_addend[0]
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|cpu_linux_jtag_debug_module_reg_firsttransfer
Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module|d1_cpu_linux_jtag_debug_module_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|downstream_wrreq_delayed
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|slave_readdatavalid~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|master_waitrequest_delayed
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|downstream_rdempty_delayed_n
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|upstream_write_almost_full_delayed
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|delayed_wrptr_g[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdemp_eq_comp_lsb_aeb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdemp_eq_comp_msb_aeb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rdptr_g[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|rs_dgwp_reg[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|wrfull_eq_comp_lsb_mux_reg
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|wrfull_eq_comp_msb_mux_reg
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|ws_dgrp_reg[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp|dffe18a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp|dffe18a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15|dffe17a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|counter13a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|parity11
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity12a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity12a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|delayed_wrptr_g[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdemp_eq_comp_lsb_aeb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdemp_eq_comp_msb_aeb
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rdptr_g[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|rs_dgwp_reg[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|wrfull_eq_comp_lsb_mux_reg
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|wrfull_eq_comp_msb_mux_reg
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|ws_dgrp_reg[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18|dffe20a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|counter13a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|parity11
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp|sub_parity12a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|d1_reasons_to_wait
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_share_counter[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_share_counter[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_share_counter[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_share_counter[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_slavearbiterlockenable
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|last_cycle_Medipix_sopc_burst_5_downstream_granted_slave_clock_crossing_s1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|last_cycle_igor_mac_rx_master_granted_slave_clock_crossing_s1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|last_cycle_igor_mac_tx_master_granted_slave_clock_crossing_s1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|last_cycle_Medipix_sopc_burst_4_downstream_granted_slave_clock_crossing_s1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_saved_chosen_master_vector[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_saved_chosen_master_vector[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_saved_chosen_master_vector[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_saved_chosen_master_vector[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_addend[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_addend[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_addend[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_arb_addend[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|clock_crossing_s1_reg_firsttransfer
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|d1_clock_crossing_s1_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|stage_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|full_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|stage_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|full_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_95
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_94
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_93
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_92
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_91
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_90
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_89
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_88
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_87
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_86
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_85
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_84
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_83
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_82
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_81
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_80
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_79
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_78
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_77
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_76
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_75
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_74
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_73
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_72
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_71
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_70
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_69
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_68
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_67
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_66
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_65
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_64
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_63
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_62
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_61
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_60
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_59
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_58
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_57
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_56
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_55
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_54
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_53
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_52
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_51
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_50
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_49
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_48
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_47
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_46
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_45
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_44
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_43
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_42
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_41
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_40
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_39
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_38
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_37
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_36
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_35
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_34
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_33
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_32
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_31
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_30
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_29
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_28
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_27
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_26
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_25
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_24
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_23
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_22
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_21
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_20
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_19
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_18
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_17
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_16
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_15
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_14
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_13
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_12
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_11
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_10
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_9
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_8
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_7
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_6
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_5
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_4
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_3
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_2
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_1
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|stage_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|full_0
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|Medipix_sopc_burst_9_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|Medipix_sopc_burst_9_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|Medipix_sopc_burst_9_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|Medipix_sopc_burst_9_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|Medipix_sopc_burst_9_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|d1_Medipix_sopc_burst_9_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[13]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|Medipix_sopc_burst_8_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|Medipix_sopc_burst_8_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|Medipix_sopc_burst_8_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|Medipix_sopc_burst_8_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|Medipix_sopc_burst_8_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|d1_Medipix_sopc_burst_8_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream|Medipix_sopc_burst_7_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream|Medipix_sopc_burst_7_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|Medipix_sopc_burst_7_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|Medipix_sopc_burst_7_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|Medipix_sopc_burst_7_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|Medipix_sopc_burst_7_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|Medipix_sopc_burst_7_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|d1_Medipix_sopc_burst_7_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream|Medipix_sopc_burst_6_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream|Medipix_sopc_burst_6_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|Medipix_sopc_burst_6_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|Medipix_sopc_burst_6_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|Medipix_sopc_burst_6_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|Medipix_sopc_burst_6_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|d1_Medipix_sopc_burst_6_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|Medipix_sopc_burst_6_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[28]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[27]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[26]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[25]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[24]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[23]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[22]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[21]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[20]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[19]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[18]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[17]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[16]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[15]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[14]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[13]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[26]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[25]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[24]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[23]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[22]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[21]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[20]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[19]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[18]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[17]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[16]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[15]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[14]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[13]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream|Medipix_sopc_burst_5_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream|Medipix_sopc_burst_5_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|Medipix_sopc_burst_5_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|Medipix_sopc_burst_5_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|Medipix_sopc_burst_5_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|Medipix_sopc_burst_5_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|Medipix_sopc_burst_5_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|d1_Medipix_sopc_burst_5_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_97[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_97[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_97[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_97[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_96[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_96[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_96[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_96[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_95[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_95[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_95[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_95[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_94[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_94[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_94[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_94[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_93[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_93[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_93[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_93[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_92[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_92[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_92[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_92[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_91[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_91[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_91[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_91[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_90[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_90[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_90[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_90[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_89[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_89[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_89[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_89[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_88[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_88[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_88[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_88[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_87[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_87[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_87[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_87[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_86[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_86[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_86[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_86[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_85[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_85[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_85[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_85[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_84[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_84[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_84[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_84[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_83[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_83[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_83[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_83[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_82[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_82[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_82[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_82[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_81[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_81[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_81[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_81[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_80[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_80[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_80[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_80[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_79[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_79[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_79[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_79[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_78[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_78[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_78[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_78[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_77[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_77[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_77[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_77[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_76[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_76[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_76[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_76[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_75[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_75[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_75[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_75[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_74[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_74[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_74[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_74[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_73[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_73[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_73[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_73[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_72[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_72[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_72[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_72[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_71[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_71[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_71[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_71[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_70[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_70[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_70[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_70[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_69[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_69[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_69[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_69[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_68[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_68[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_68[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_68[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_67[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_67[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_67[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_67[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_66[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_66[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_66[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_66[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_65[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_65[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_65[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_65[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_64[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_64[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_64[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_64[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_63[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_63[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_63[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_63[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_62[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_62[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_62[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_62[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_61[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_61[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_61[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_61[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_60[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_60[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_60[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_60[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_59[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_59[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_59[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_59[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_58[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_58[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_58[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_58[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_57[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_57[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_57[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_57[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_56[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_56[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_56[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_56[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_55[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_55[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_55[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_55[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_54[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_54[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_54[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_54[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_53[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_53[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_53[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_53[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_52[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_52[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_52[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_52[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_51[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_51[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_51[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_51[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_50[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_50[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_50[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_50[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_49[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_49[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_49[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_49[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_48[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_48[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_48[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_48[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_47[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_47[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_47[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_47[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_46[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_46[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_46[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_46[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_45[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_45[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_45[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_45[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_44[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_44[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_44[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_44[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_43[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_43[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_43[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_43[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_42[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_42[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_42[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_42[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_41[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_41[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_41[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_41[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_40[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_40[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_40[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_40[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_39[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_39[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_39[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_39[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_38[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_38[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_38[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_38[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_37[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_37[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_37[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_37[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_36[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_36[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_36[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_36[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_35[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_35[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_35[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_35[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_34[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_34[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_34[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_34[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_33[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_33[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_33[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_33[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_32[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_32[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_32[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_32[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_31[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_31[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_31[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_31[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_30[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_30[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_30[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_30[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_29[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_29[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_29[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_29[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_28[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_28[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_28[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_28[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_27[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_27[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_27[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_27[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_26[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_26[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_26[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_26[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_25[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_25[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_25[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_25[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_24[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_24[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_24[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_24[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_23[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_23[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_23[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_23[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_22[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_22[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_22[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_22[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_21[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_21[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_21[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_21[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_20[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_20[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_20[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_20[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_19[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_19[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_19[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_19[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_18[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_18[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_18[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_18[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_17[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_17[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_17[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_17[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_16[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_16[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_16[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_16[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_15[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_15[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_15[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_15[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_14[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_14[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_14[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_14[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_13[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_13[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_13[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_13[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_12[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_12[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_12[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_12[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_11[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_11[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_11[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_11[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_10[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_10[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_10[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_10[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_9[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_9[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_9[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_9[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_8[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_8[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_8[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_8[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_7[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_7[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_7[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_7[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_6[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_6[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_6[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_6[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_5[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_5[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_5[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_5[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_4[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_4[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_4[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_4[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_3[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_3[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_3[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_3[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_2[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_2[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_2[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_2[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[26]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[25]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[24]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[23]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[22]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[21]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[20]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[19]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[18]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[17]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[16]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[15]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[14]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[13]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[26]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[25]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[24]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[23]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[22]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[21]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[20]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[19]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[18]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[17]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[16]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[15]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[14]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[13]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream|Medipix_sopc_burst_4_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream|Medipix_sopc_burst_4_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|Medipix_sopc_burst_4_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|Medipix_sopc_burst_4_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|Medipix_sopc_burst_4_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|Medipix_sopc_burst_4_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|d1_Medipix_sopc_burst_4_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|Medipix_sopc_burst_4_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_97[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_97[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_97[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_97[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_97
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_96[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_96[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_96[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_96[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_96
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_95[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_95[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_95[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_95[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_95
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_94[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_94[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_94[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_94[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_94
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_93[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_93[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_93[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_93[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_93
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_92[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_92[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_92[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_92[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_92
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_91[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_91[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_91[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_91[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_91
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_90[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_90[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_90[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_90[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_90
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_89[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_89[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_89[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_89[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_89
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_88[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_88[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_88[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_88[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_88
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_87[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_87[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_87[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_87[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_87
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_86[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_86[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_86[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_86[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_86
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_85[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_85[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_85[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_85[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_85
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_84[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_84[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_84[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_84[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_84
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_83[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_83[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_83[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_83[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_83
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_82[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_82[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_82[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_82[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_82
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_81[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_81[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_81[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_81[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_81
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_80[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_80[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_80[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_80[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_80
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_79[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_79[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_79[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_79[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_79
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_78[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_78[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_78[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_78[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_78
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_77[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_77[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_77[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_77[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_77
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_76[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_76[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_76[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_76[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_76
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_75[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_75[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_75[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_75[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_75
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_74[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_74[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_74[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_74[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_74
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_73[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_73[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_73[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_73[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_73
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_72[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_72[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_72[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_72[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_72
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_71[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_71[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_71[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_71[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_71
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_70[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_70[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_70[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_70[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_70
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_69[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_69[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_69[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_69[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_69
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_68[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_68[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_68[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_68[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_68
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_67[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_67[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_67[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_67[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_67
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_66[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_66[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_66[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_66[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_66
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_65[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_65[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_65[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_65[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_65
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_64[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_64[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_64[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_64[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_64
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_63[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_63[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_63[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_63[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_63
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_62[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_62[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_62[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_62[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_62
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_61[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_61[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_61[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_61[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_61
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_60[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_60[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_60[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_60[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_60
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_59[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_59[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_59[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_59[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_59
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_58[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_58[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_58[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_58[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_58
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_57[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_57[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_57[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_57[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_57
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_56[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_56[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_56[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_56[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_56
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_55[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_55[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_55[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_55[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_55
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_54[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_54[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_54[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_54[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_54
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_53[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_53[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_53[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_53[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_53
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_52[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_52[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_52[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_52[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_52
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_51[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_51[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_51[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_51[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_51
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_50[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_50[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_50[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_50[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_50
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_49[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_49[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_49[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_49[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_49
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_48[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_48[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_48[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_48[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_48
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_47[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_47[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_47[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_47[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_47
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_46[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_46[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_46[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_46[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_46
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_45[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_45[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_45[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_45[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_45
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_44[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_44[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_44[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_44[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_44
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_43[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_43[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_43[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_43[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_43
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_42[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_42[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_42[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_42[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_42
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_41[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_41[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_41[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_41[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_41
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_40[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_40[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_40[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_40[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_40
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_39[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_39[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_39[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_39[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_39
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_38[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_38[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_38[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_38[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_38
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_37[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_37[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_37[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_37[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_37
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_36[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_36[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_36[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_36[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_36
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_35[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_35[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_35[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_35[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_35
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_34[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_34[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_34[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_34[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_34
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_33[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_33[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_33[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_33[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_33
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_32[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_32[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_32[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_32[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_32
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_31[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_31[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_31[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_31[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_31
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_30[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_30[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_30[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_30[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_30
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_29[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_29[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_29[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_29[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_29
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_28[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_28[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_28[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_28[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_28
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_27[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_27[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_27[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_27[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_27
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_26[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_26[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_26[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_26[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_26
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_25[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_25[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_25[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_25[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_25
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_24[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_24[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_24[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_24[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_24
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_23[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_23[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_23[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_23[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_23
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_22[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_22[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_22[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_22[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_22
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_21[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_21[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_21[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_21[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_21
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_20[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_20[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_20[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_20[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_20
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_19[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_19[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_19[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_19[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_19
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_18[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_18[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_18[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_18[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_18
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_17[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_17[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_17[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_17[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_17
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_16[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_16[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_16[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_16[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_16
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_15[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_15[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_15[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_15[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_15
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_14[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_14[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_14[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_14[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_14
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_13[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_13[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_13[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_13[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_13
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_12[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_12[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_12[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_12[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_12
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_11[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_11[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_11[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_11[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_11
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_10[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_10[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_10[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_10[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_10
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_9[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_9[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_9[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_9[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_9
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_8[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_8[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_8[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_8[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_8
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_7[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_7[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_7[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_7[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_7
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_6[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_6[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_6[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_6[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_6
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_5[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_5[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_5[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_5[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_5
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_4[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_4[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_4[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_4[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_4
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_3[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_3[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_3[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_3[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_3
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_2[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_2[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_2[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_2[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|transactions_remaining[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|transactions_remaining[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|transactions_remaining[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdatavalid~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|upstream_readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_arbitrationshare[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|Medipix_sopc_burst_3_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|Medipix_sopc_burst_3_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|Medipix_sopc_burst_3_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|Medipix_sopc_burst_3_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|Medipix_sopc_burst_3_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|d1_Medipix_sopc_burst_3_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|transactions_remaining[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|transactions_remaining[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|transactions_remaining[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdatavalid~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|upstream_readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|Medipix_sopc_burst_2_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|Medipix_sopc_burst_2_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|Medipix_sopc_burst_2_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|Medipix_sopc_burst_2_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|Medipix_sopc_burst_2_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|d1_Medipix_sopc_burst_2_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|write_address_offset[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|write_address_offset[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|read_address_offset[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|read_address_offset[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|registered_upstream_byteenable
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_byteenable~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|Medipix_sopc_burst_12_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|d1_Medipix_sopc_burst_12_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|stage_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_12_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_2[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|full_2
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12_upstream_arbitrator:the_Medipix_sopc_burst_12_upstream|burstcount_fifo_for_Medipix_sopc_burst_12_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_12_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|transactions_remaining[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|transactions_remaining[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|transactions_remaining[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdatavalid~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|upstream_readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_arbitrationshare[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|Medipix_sopc_burst_11_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|Medipix_sopc_burst_11_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|Medipix_sopc_burst_11_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|Medipix_sopc_burst_11_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|Medipix_sopc_burst_11_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|d1_Medipix_sopc_burst_11_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|transactions_remaining[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|transactions_remaining[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|transactions_remaining[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdatavalid~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|upstream_readdata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_arbitrationshare[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|Medipix_sopc_burst_10_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|Medipix_sopc_burst_10_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|Medipix_sopc_burst_10_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|Medipix_sopc_burst_10_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|Medipix_sopc_burst_10_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|d1_Medipix_sopc_burst_10_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[12]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[11]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_address[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream|Medipix_sopc_burst_1_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream|Medipix_sopc_burst_1_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|Medipix_sopc_burst_1_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|Medipix_sopc_burst_1_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|Medipix_sopc_burst_1_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|Medipix_sopc_burst_1_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|Medipix_sopc_burst_1_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|d1_Medipix_sopc_burst_1_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|pending_upstream_read_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|pending_upstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|state_idle
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|state_busy
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_write
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_address[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[10]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[9]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[8]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[7]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[6]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[5]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[4]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_nativeaddress[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|atomic_counter
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|transactions_remaining_reg[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|transactions_remaining_reg[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|transactions_remaining_reg[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|transactions_remaining_reg[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|data_counter[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|data_counter[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|data_counter[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|data_counter[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|write_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|write_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|write_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|read_address_offset[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|read_address_offset[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|read_address_offset[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|downstream_read
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|downstream_write_reg
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_byteenable[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_byteenable[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_byteenable[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|registered_upstream_byteenable[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_address[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_arbitrationshare[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_arbitrationshare[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_arbitrationshare[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_arbitrationshare[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_burstcount~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_byteenable[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_byteenable[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_byteenable[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_byteenable[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_debugaccess~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_nativeaddress[0]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_read~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_write~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[31]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[30]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[29]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[28]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[27]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[26]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[25]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[24]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[23]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[22]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[21]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[20]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[19]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[18]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[17]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[16]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[15]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[14]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[13]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[12]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[11]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[10]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[9]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[8]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[7]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[6]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[5]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[4]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[3]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[2]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0|reg_downstream_writedata[1]~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream|Medipix_sopc_burst_0_downstream_read_but_no_slave_selected
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream|Medipix_sopc_burst_0_downstream_latency_counter~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|Medipix_sopc_burst_0_upstream_current_burst[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|Medipix_sopc_burst_0_upstream_current_burst[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|Medipix_sopc_burst_0_upstream_current_burst[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|Medipix_sopc_burst_0_upstream_current_burst[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|d1_Medipix_sopc_burst_0_upstream_end_xfer~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|Medipix_sopc_burst_0_upstream_load_fifo
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|stage_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|stage_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_1[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_1[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_1[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_1[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|full_1
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_0[3]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_0[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_0[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|stage_0[0]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|fifo_contains_ones_n~reg0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|full_0
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|how_many_ones[2]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|how_many_ones[1]
Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream|how_many_ones[0]
Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Medipix_sopc_burst_12_downstream_read_data_valid_Buffer_8bit_1024K_0_avalon_slave_shift_register
Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|d1_Buffer_8bit_1024K_0_avalon_slave_end_xfer~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[0]~reg0
Grava_Memoria:u_Grava_Memoria|contador[30]
Grava_Memoria:u_Grava_Memoria|contador[29]
Grava_Memoria:u_Grava_Memoria|contador[28]
Grava_Memoria:u_Grava_Memoria|contador[27]
Grava_Memoria:u_Grava_Memoria|contador[26]
Grava_Memoria:u_Grava_Memoria|contador[25]
Grava_Memoria:u_Grava_Memoria|contador[24]
Grava_Memoria:u_Grava_Memoria|contador[23]
Grava_Memoria:u_Grava_Memoria|contador[22]
Grava_Memoria:u_Grava_Memoria|contador[21]
Grava_Memoria:u_Grava_Memoria|contador[20]
Grava_Memoria:u_Grava_Memoria|contador[19]
Grava_Memoria:u_Grava_Memoria|contador[18]
Grava_Memoria:u_Grava_Memoria|contador[17]
Grava_Memoria:u_Grava_Memoria|contador[16]
Grava_Memoria:u_Grava_Memoria|contador[15]
Grava_Memoria:u_Grava_Memoria|contador[14]
Grava_Memoria:u_Grava_Memoria|contador[13]
Grava_Memoria:u_Grava_Memoria|contador[12]
Grava_Memoria:u_Grava_Memoria|contador[11]
Grava_Memoria:u_Grava_Memoria|contador[10]
Grava_Memoria:u_Grava_Memoria|contador[9]
Grava_Memoria:u_Grava_Memoria|contador[8]
Grava_Memoria:u_Grava_Memoria|contador[7]
Grava_Memoria:u_Grava_Memoria|contador[6]
Grava_Memoria:u_Grava_Memoria|contador[5]
Grava_Memoria:u_Grava_Memoria|contador[4]
Grava_Memoria:u_Grava_Memoria|contador[3]
Grava_Memoria:u_Grava_Memoria|contador[2]
Grava_Memoria:u_Grava_Memoria|contador[1]
Grava_Memoria:u_Grava_Memoria|contador[0]
Grava_Memoria:u_Grava_Memoria|cont[30]
Grava_Memoria:u_Grava_Memoria|cont[29]
Grava_Memoria:u_Grava_Memoria|cont[28]
Grava_Memoria:u_Grava_Memoria|cont[27]
Grava_Memoria:u_Grava_Memoria|cont[26]
Grava_Memoria:u_Grava_Memoria|cont[25]
Grava_Memoria:u_Grava_Memoria|cont[24]
Grava_Memoria:u_Grava_Memoria|cont[23]
Grava_Memoria:u_Grava_Memoria|cont[22]
Grava_Memoria:u_Grava_Memoria|cont[21]
Grava_Memoria:u_Grava_Memoria|cont[20]
Grava_Memoria:u_Grava_Memoria|cont[19]
Grava_Memoria:u_Grava_Memoria|cont[18]
Grava_Memoria:u_Grava_Memoria|cont[17]
Grava_Memoria:u_Grava_Memoria|cont[16]
Grava_Memoria:u_Grava_Memoria|cont[15]
Grava_Memoria:u_Grava_Memoria|cont[14]
Grava_Memoria:u_Grava_Memoria|cont[13]
Grava_Memoria:u_Grava_Memoria|cont[12]
Grava_Memoria:u_Grava_Memoria|cont[11]
Grava_Memoria:u_Grava_Memoria|cont[10]
Grava_Memoria:u_Grava_Memoria|cont[9]
Grava_Memoria:u_Grava_Memoria|cont[8]
Grava_Memoria:u_Grava_Memoria|cont[7]
Grava_Memoria:u_Grava_Memoria|cont[6]
Grava_Memoria:u_Grava_Memoria|cont[5]
Grava_Memoria:u_Grava_Memoria|cont[4]
Grava_Memoria:u_Grava_Memoria|cont[3]
Grava_Memoria:u_Grava_Memoria|cont[2]
Grava_Memoria:u_Grava_Memoria|cont[1]
Grava_Memoria:u_Grava_Memoria|cont[0]
Grava_Memoria:u_Grava_Memoria|Out_Data[7]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[6]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[5]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[4]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[3]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[2]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[1]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Data[0]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[9]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[8]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[7]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[6]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[5]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[4]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[3]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[2]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[1]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Addr[0]~reg0
Grava_Memoria:u_Grava_Memoria|Out_Wen~reg0
Grava_Memoria:u_Grava_Memoria|sig_in_send_anterior
Grava_Memoria:u_Grava_Memoria|sig_in_send_atual
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[9]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[8]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[7]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[6]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[5]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[4]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[3]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[2]~reg0
Grava_Memoria:u_Grava_Memoria|Out_rdaddr[1]~reg0
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~PHASEDONE
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~SCANDATAOUT
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~SCANDONE
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~ACTIVECLOCK
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~LOCKED
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~VCOOVERRANGE
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~VCOUNDERRANGE
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_fbout
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~OBSERVABLE_VCO_OUT
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0]
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[1]
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[2]
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[3]
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[4]
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~CLKBAD0
cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1~CLKBAD1
rst_syncronize:u_rst_syncronize|nrst_out~reg0
rst_syncronize:u_rst_syncronize|t_rst
rst_syncronize:u_rst_syncronize|rst
rst_syncronize:u_rst_syncronize|rst_out~reg0
pre_syn.bp.u_mem_8b_1024_data_0_
pre_syn.bp.u_mem_8b_1024_data_1_
pre_syn.bp.u_mem_8b_1024_data_2_
pre_syn.bp.u_mem_8b_1024_data_3_
pre_syn.bp.u_mem_8b_1024_data_4_
pre_syn.bp.u_mem_8b_1024_data_5_
pre_syn.bp.u_mem_8b_1024_data_6_
pre_syn.bp.u_mem_8b_1024_data_7_
pre_syn.bp.u_mem_8b_1024_q_0_
pre_syn.bp.u_mem_8b_1024_q_1_
pre_syn.bp.u_mem_8b_1024_q_2_
pre_syn.bp.u_mem_8b_1024_q_3_
pre_syn.bp.u_mem_8b_1024_q_4_
pre_syn.bp.u_mem_8b_1024_q_5_
pre_syn.bp.u_mem_8b_1024_q_6_
pre_syn.bp.u_mem_8b_1024_q_7_
pre_syn.bp.u_mem_8b_1024_rdaddress_0_
pre_syn.bp.u_mem_8b_1024_rdaddress_1_
pre_syn.bp.u_mem_8b_1024_rdaddress_2_
pre_syn.bp.u_mem_8b_1024_rdaddress_3_
pre_syn.bp.u_mem_8b_1024_rdaddress_4_
pre_syn.bp.u_mem_8b_1024_rdaddress_5_
pre_syn.bp.u_mem_8b_1024_rdaddress_6_
pre_syn.bp.u_mem_8b_1024_rdaddress_7_
pre_syn.bp.u_mem_8b_1024_rdaddress_8_
pre_syn.bp.u_mem_8b_1024_rdaddress_9_
pre_syn.bp.u_mem_8b_1024_rdclock
pre_syn.bp.u_mem_8b_1024_wraddress_0_
pre_syn.bp.u_mem_8b_1024_wraddress_1_
pre_syn.bp.u_mem_8b_1024_wraddress_2_
pre_syn.bp.u_mem_8b_1024_wraddress_3_
pre_syn.bp.u_mem_8b_1024_wraddress_4_
pre_syn.bp.u_mem_8b_1024_wraddress_5_
pre_syn.bp.u_mem_8b_1024_wraddress_6_
pre_syn.bp.u_mem_8b_1024_wraddress_7_
pre_syn.bp.u_mem_8b_1024_wraddress_8_
pre_syn.bp.u_mem_8b_1024_wraddress_9_
pre_syn.bp.u_mem_8b_1024_wrclock
pre_syn.bp.u_mem_8b_1024_wren
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_0_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_1_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_2_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_3_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_4_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_5_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_6_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_7_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_8_
pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_9_
pre_syn.bp.u_Medipix_sopc_Buffer_OE_N_from_the_Buffer_8bit_1024K_0
pre_syn.bp.u_Medipix_sopc_Buffer_WE_N_from_the_Buffer_8bit_1024K_0
pre_syn.bp.u_cpu_pll_c0
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_
jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_raw_tck
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tck
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tdi
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_rti
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_shift
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_update
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_usr1
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_clr
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ena
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tdo
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_irq
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
altera_reserved_tms
altera_reserved_tck
altera_reserved_tdi
altera_reserved_tdo
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write1
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write2
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]
Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
