<div id="pf52" class="pf w0 h0" data-page-no="52"><div class="pc pc52 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg52.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The CMP does not support window compare function and CMP_CR1[WE] must always</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">be written to 0. The sample function has limited functionality since the SAMPLE input to</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">the block is not connected to a valid input. Usage of sample operation is limited to a</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">divided version of the bus clock (CMP_CR1[SE] = 0).</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">Due to the pin number limitation, the CMP pass through mode is not supported by this</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">device, so the CMPx_MUXCR[PSTM] must be left as 0.</div><div class="t m0 x9 h1b y62b ff1 fsc fc0 sc0 ls0 ws0">3.7.2.2<span class="_ _b"> </span>CMP input connections</div><div class="t m0 x9 hf y62c ff3 fs5 fc0 sc0 ls0 ws0">The following table shows the fixed internal connections to the CMP.</div><div class="t m0 x16 h9 y62d ff1 fs2 fc0 sc0 ls0 ws0">Table 3-34.<span class="_ _1a"> </span>CMP input connections</div><div class="t m0 x3c h10 y62e ff1 fs4 fc0 sc0 ls0 ws0">CMP Inputs<span class="_ _f6"> </span>CMP0</div><div class="t m0 x4 h7 y62f ff2 fs4 fc0 sc0 ls0 ws1e2">IN0 CMP0_IN0</div><div class="t m0 x4 h7 y630 ff2 fs4 fc0 sc0 ls0 ws1e2">IN1 CMP0_IN1</div><div class="t m0 x4 h7 y631 ff2 fs4 fc0 sc0 ls0 ws1e2">IN2 CMP0_IN2</div><div class="t m0 x4 h7 y632 ff2 fs4 fc0 sc0 ls0 ws1e2">IN3 CMP0_IN3</div><div class="t m0 x4 h7 y633 ff2 fs4 fc0 sc0 ls0 ws0">IN4<span class="_ _c2"> </span>12-bit DAC0 reference/ CMP0_IN4</div><div class="t m0 x4 h7 y634 ff2 fs4 fc0 sc0 ls0 ws1e2">IN5 CMP0_IN5</div><div class="t m0 x4 h17 y635 ff2 fs4 fc0 sc0 ls0 ws1e3">IN6 Bandgap<span class="fs9 fc1 v4">1</span></div><div class="t m0 x4 h7 y636 ff2 fs4 fc0 sc0 ls0 ws0">IN7<span class="_ _f7"> </span>6-bit DAC0 reference</div><div class="t m0 x9 h7 y637 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>This is the PMC bandgap 1V reference voltage. Prior to using as CMP input, ensure that you enable the bandgap buffer by</div><div class="t m0 x52 h7 y638 ff2 fs4 fc0 sc0 ls0 ws0">setting the PMC_REGSC[BGBE] bit. Refer to the device data sheet for the bandgap voltage (V<span class="fs9 ws1a4 vb">BG</span>) specification.</div><div class="t m0 x9 h1b y639 ff1 fsc fc0 sc0 ls0 ws0">3.7.2.3<span class="_ _b"> </span>CMP external references</div><div class="t m0 x9 hf y63a ff3 fs5 fc0 sc0 ls0 ws0">The 6-bit DAC sub-block supports selection of two references. For this device, the</div><div class="t m0 x9 hf y63b ff3 fs5 fc0 sc0 ls0 ws0">references are connected as follows:</div><div class="t m0 x33 hf y63c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VREFH - V<span class="fs8 ws198 vc">in1</span> input. When using VREFH, any ADC conversion using this same</div><div class="t m0 x34 hf y63d ff3 fs5 fc0 sc0 ls0 ws0">reference at the same time is negatively impacted.</div><div class="t m0 x33 hf y63e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VDD - V<span class="fs8 ws198 vc">in2</span> input</div><div class="t m0 x9 h1b y63f ff1 fsc fc0 sc0 ls0 ws0">3.7.2.4<span class="_ _b"> </span>CMP trigger mode</div><div class="t m0 x9 hf y640 ff3 fs5 fc0 sc0 ls0 ws0">The CMP and 6-bit DAC sub-block supports trigger mode operation when the</div><div class="t m0 x9 hf y641 ff3 fs5 fc0 sc0 ls0 ws0">CMP_CR1[TRIGM] is set. When trigger mode is enabled, the trigger event will initiate a</div><div class="t m0 x9 hf y642 ff3 fs5 fc0 sc0 ls0 ws0">compare sequence that must first enable the CMP and DAC prior to performing a CMP</div><div class="t m0 x9 hf y643 ff3 fs5 fc0 sc0 ls0 ws0">operation and capturing the output. In this device, control for this two staged sequencing</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Analog</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">82<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf52" data-dest-detail='[82,"XYZ",null,357,null]'><div class="d m1" style="border-style:none;position:absolute;left:448.137000px;bottom:396.541000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
