testbench for verilog. Seems fairly simple, although the biggest issue I have is that the result of the module trails behind the inputs by 1 iteration,
more knowledge of verilog will lead to an update of this file.
