Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Jan 11 12:27:09 2021
| Host         : skie running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file zynqmp_top_wrapper_utilization_synth.rpt -pb zynqmp_top_wrapper_utilization_synth.pb
| Design       : zynqmp_top_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 121634 |     0 |    274080 | 44.38 |
|   LUT as Logic             | 119842 |     0 |    274080 | 43.73 |
|   LUT as Memory            |   1792 |     0 |    144000 |  1.24 |
|     LUT as Distributed RAM |   1792 |     0 |           |       |
|     LUT as Shift Register  |      0 |     0 |           |       |
| CLB Registers              |  92579 |     0 |    548160 | 16.89 |
|   Register as Flip Flop    |  92579 |     0 |    548160 | 16.89 |
|   Register as Latch        |      0 |     0 |    548160 |  0.00 |
| CARRY8                     |   1679 |     0 |     34260 |  4.90 |
| F7 Muxes                   |   3448 |     0 |    137040 |  2.52 |
| F8 Muxes                   |    550 |     0 |     68520 |  0.80 |
| F9 Muxes                   |      0 |     0 |     34260 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1164  |          Yes |           - |          Set |
| 89548 |          Yes |           - |        Reset |
| 38    |          Yes |         Set |            - |
| 1829  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   68 |     0 |       912 |  7.46 |
|   RAMB36/FIFO*    |   36 |     0 |       912 |  3.95 |
|     RAMB36E2 only |   36 |       |           |       |
|   RAMB18          |   64 |     0 |      1824 |  3.51 |
|     RAMB18E2 only |   64 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   27 |     0 |      2520 |  1.07 |
|   DSP48E2 only |   27 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   19 |     0 |       328 |  5.79 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       404 |  0.00 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDCE     | 89548 |            Register |
| LUT6     | 46758 |                 CLB |
| LUT1     | 30377 |                 CLB |
| LUT3     | 22010 |                 CLB |
| LUT5     | 15652 |                 CLB |
| LUT4     | 11175 |                 CLB |
| LUT2     |  5300 |                 CLB |
| MUXF7    |  3448 |                 CLB |
| RAMD32   |  3136 |                 CLB |
| FDRE     |  1829 |            Register |
| CARRY8   |  1679 |                 CLB |
| FDPE     |  1164 |            Register |
| MUXF8    |   550 |                 CLB |
| RAMS32   |   448 |                 CLB |
| RAMB18E2 |    64 |           Block Ram |
| FDSE     |    38 |            Register |
| RAMB36E2 |    36 |           Block Ram |
| DSP48E2  |    27 |          Arithmetic |
| INBUF    |    10 |                 I/O |
| IBUFCTRL |    10 |              Others |
| OBUF     |     9 |                 I/O |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| zynqmpsoc_zynq_ultra_ps_e_0_0    |    1 |
| zynqmpsoc_system_ila_0_0         |    1 |
| zynqmpsoc_rst_ps8_0_75M_0        |    1 |
| zynqmpsoc_axi_gpio_0_0           |    1 |
| zynqmpsoc_axi_ahblite_bridge_0_0 |    1 |
| zynqmpsoc_auto_pc_0              |    1 |
| zynqmpsoc_ahblite_axi_bridge_0_0 |    1 |
+----------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


