module collector_v2(finished_0, finished_1, allfinished);
  input finished_0;
  input finished_1;
  output allfinished;
  reg [0:0] state;

  assign allfinished = ((state == 0) && (finished_1 && finished_0) || (state == 1) && finished_0) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      0: if ((finished_1 && !finished_0))
           state = 1;
         else 
           state = 0;

      1: if (finished_0)
           state = 0;
         else 
           state = 1;

    endcase
  end
endmodule
