Timing Analyzer report for 8bitCPU
Wed Jul 06 22:16:01 2016
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 36.271 ns                        ; reset          ; reg:inst9|q[7] ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 48.035 ns                        ; ir:inst13|q[6] ; reg_data[7]    ; clk        ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 46.762 ns                        ; reset          ; reg_data[7]    ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -12.765 ns                       ; reset          ; ir:inst13|q[6] ;            ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 26.64 MHz ( period = 37.544 ns ) ; ir:inst13|q[6] ; reg:inst9|q[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 26.64 MHz ( period = 37.544 ns )                    ; ir:inst13|q[6]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.285 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.526 ns )                    ; ir:inst13|q[6]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.270 ns               ;
; N/A                                     ; 26.70 MHz ( period = 37.457 ns )                    ; timer:inst12|state.s4 ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.198 ns               ;
; N/A                                     ; 26.71 MHz ( period = 37.439 ns )                    ; timer:inst12|state.s4 ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.183 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.409 ns )                    ; timer:inst12|state.s0 ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.150 ns               ;
; N/A                                     ; 26.74 MHz ( period = 37.396 ns )                    ; timer:inst12|state.s5 ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.137 ns               ;
; N/A                                     ; 26.74 MHz ( period = 37.391 ns )                    ; timer:inst12|state.s0 ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.135 ns               ;
; N/A                                     ; 26.75 MHz ( period = 37.378 ns )                    ; timer:inst12|state.s5 ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.122 ns               ;
; N/A                                     ; 26.79 MHz ( period = 37.329 ns )                    ; timer:inst12|state.s3 ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.070 ns               ;
; N/A                                     ; 26.80 MHz ( period = 37.311 ns )                    ; timer:inst12|state.s3 ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.055 ns               ;
; N/A                                     ; 26.94 MHz ( period = 37.123 ns )                    ; timer:inst12|state.s1 ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.864 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.105 ns )                    ; timer:inst12|state.s1 ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.849 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.931 ns )                    ; ir:inst13|q[4]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.672 ns               ;
; N/A                                     ; 27.09 MHz ( period = 36.913 ns )                    ; ir:inst13|q[4]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.657 ns               ;
; N/A                                     ; 27.40 MHz ( period = 36.499 ns )                    ; ir:inst13|q[7]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.240 ns               ;
; N/A                                     ; 27.41 MHz ( period = 36.481 ns )                    ; ir:inst13|q[7]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.225 ns               ;
; N/A                                     ; 27.45 MHz ( period = 36.431 ns )                    ; ir:inst13|q[6]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 36.197 ns               ;
; N/A                                     ; 27.51 MHz ( period = 36.344 ns )                    ; timer:inst12|state.s4 ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 36.110 ns               ;
; N/A                                     ; 27.55 MHz ( period = 36.296 ns )                    ; timer:inst12|state.s0 ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 36.062 ns               ;
; N/A                                     ; 27.56 MHz ( period = 36.283 ns )                    ; timer:inst12|state.s5 ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 36.049 ns               ;
; N/A                                     ; 27.58 MHz ( period = 36.264 ns )                    ; ir:inst13|q[6]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 36.008 ns               ;
; N/A                                     ; 27.61 MHz ( period = 36.216 ns )                    ; timer:inst12|state.s3 ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 35.982 ns               ;
; N/A                                     ; 27.64 MHz ( period = 36.177 ns )                    ; timer:inst12|state.s4 ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.921 ns               ;
; N/A                                     ; 27.68 MHz ( period = 36.129 ns )                    ; timer:inst12|state.s0 ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.873 ns               ;
; N/A                                     ; 27.69 MHz ( period = 36.116 ns )                    ; timer:inst12|state.s5 ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.860 ns               ;
; N/A                                     ; 27.74 MHz ( period = 36.049 ns )                    ; timer:inst12|state.s3 ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.793 ns               ;
; N/A                                     ; 27.77 MHz ( period = 36.010 ns )                    ; timer:inst12|state.s1 ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 35.776 ns               ;
; N/A                                     ; 27.78 MHz ( period = 35.993 ns )                    ; ir:inst13|q[6]        ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.734 ns               ;
; N/A                                     ; 27.85 MHz ( period = 35.906 ns )                    ; timer:inst12|state.s4 ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.647 ns               ;
; N/A                                     ; 27.85 MHz ( period = 35.901 ns )                    ; ir:inst13|q[6]        ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.645 ns               ;
; N/A                                     ; 27.86 MHz ( period = 35.890 ns )                    ; ir:inst13|q[6]        ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.634 ns               ;
; N/A                                     ; 27.86 MHz ( period = 35.890 ns )                    ; ir:inst13|q[6]        ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.634 ns               ;
; N/A                                     ; 27.87 MHz ( period = 35.875 ns )                    ; ir:inst13|q[5]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.616 ns               ;
; N/A                                     ; 27.89 MHz ( period = 35.858 ns )                    ; timer:inst12|state.s0 ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.599 ns               ;
; N/A                                     ; 27.89 MHz ( period = 35.857 ns )                    ; ir:inst13|q[5]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.601 ns               ;
; N/A                                     ; 27.90 MHz ( period = 35.845 ns )                    ; timer:inst12|state.s5 ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.586 ns               ;
; N/A                                     ; 27.90 MHz ( period = 35.843 ns )                    ; timer:inst12|state.s1 ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.587 ns               ;
; N/A                                     ; 27.92 MHz ( period = 35.818 ns )                    ; ir:inst13|q[4]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 35.584 ns               ;
; N/A                                     ; 27.92 MHz ( period = 35.814 ns )                    ; timer:inst12|state.s4 ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.558 ns               ;
; N/A                                     ; 27.93 MHz ( period = 35.803 ns )                    ; timer:inst12|state.s4 ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.547 ns               ;
; N/A                                     ; 27.93 MHz ( period = 35.803 ns )                    ; timer:inst12|state.s4 ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.547 ns               ;
; N/A                                     ; 27.95 MHz ( period = 35.778 ns )                    ; timer:inst12|state.s3 ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.519 ns               ;
; N/A                                     ; 27.96 MHz ( period = 35.766 ns )                    ; timer:inst12|state.s0 ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.510 ns               ;
; N/A                                     ; 27.97 MHz ( period = 35.755 ns )                    ; timer:inst12|state.s0 ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.499 ns               ;
; N/A                                     ; 27.97 MHz ( period = 35.755 ns )                    ; timer:inst12|state.s0 ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.499 ns               ;
; N/A                                     ; 27.97 MHz ( period = 35.753 ns )                    ; timer:inst12|state.s5 ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.497 ns               ;
; N/A                                     ; 27.98 MHz ( period = 35.742 ns )                    ; timer:inst12|state.s5 ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.486 ns               ;
; N/A                                     ; 27.98 MHz ( period = 35.742 ns )                    ; timer:inst12|state.s5 ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.486 ns               ;
; N/A                                     ; 28.02 MHz ( period = 35.686 ns )                    ; timer:inst12|state.s3 ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.430 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.675 ns )                    ; timer:inst12|state.s3 ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.419 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.675 ns )                    ; timer:inst12|state.s3 ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.419 ns               ;
; N/A                                     ; 28.05 MHz ( period = 35.651 ns )                    ; ir:inst13|q[4]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 35.395 ns               ;
; N/A                                     ; 28.11 MHz ( period = 35.572 ns )                    ; timer:inst12|state.s1 ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.313 ns               ;
; N/A                                     ; 28.18 MHz ( period = 35.480 ns )                    ; timer:inst12|state.s1 ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.224 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.469 ns )                    ; timer:inst12|state.s1 ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.213 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.469 ns )                    ; timer:inst12|state.s1 ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.213 ns               ;
; N/A                                     ; 28.26 MHz ( period = 35.386 ns )                    ; ir:inst13|q[7]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 35.152 ns               ;
; N/A                                     ; 28.26 MHz ( period = 35.380 ns )                    ; ir:inst13|q[4]        ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.121 ns               ;
; N/A                                     ; 28.34 MHz ( period = 35.288 ns )                    ; ir:inst13|q[4]        ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.032 ns               ;
; N/A                                     ; 28.35 MHz ( period = 35.277 ns )                    ; ir:inst13|q[4]        ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.021 ns               ;
; N/A                                     ; 28.35 MHz ( period = 35.277 ns )                    ; ir:inst13|q[4]        ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.021 ns               ;
; N/A                                     ; 28.39 MHz ( period = 35.219 ns )                    ; ir:inst13|q[7]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 34.963 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.948 ns )                    ; ir:inst13|q[7]        ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.689 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.856 ns )                    ; ir:inst13|q[7]        ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 34.600 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.845 ns )                    ; ir:inst13|q[7]        ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.589 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.845 ns )                    ; ir:inst13|q[7]        ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.589 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.762 ns )                    ; ir:inst13|q[5]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 34.528 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; ir:inst13|q[6]        ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.470 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.639 ns )                    ; timer:inst12|state.s4 ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.383 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.595 ns )                    ; ir:inst13|q[5]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 34.339 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.591 ns )                    ; timer:inst12|state.s0 ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.335 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.578 ns )                    ; timer:inst12|state.s5 ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.322 ns               ;
; N/A                                     ; 28.98 MHz ( period = 34.511 ns )                    ; timer:inst12|state.s3 ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.255 ns               ;
; N/A                                     ; 29.13 MHz ( period = 34.324 ns )                    ; ir:inst13|q[5]        ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.065 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.305 ns )                    ; timer:inst12|state.s1 ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 34.049 ns               ;
; N/A                                     ; 29.21 MHz ( period = 34.232 ns )                    ; ir:inst13|q[5]        ; flag_reg:inst1|flag_s ; clk        ; clk      ; None                        ; None                      ; 33.976 ns               ;
; N/A                                     ; 29.22 MHz ( period = 34.221 ns )                    ; ir:inst13|q[5]        ; reg:inst7|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.965 ns               ;
; N/A                                     ; 29.22 MHz ( period = 34.221 ns )                    ; ir:inst13|q[5]        ; reg:inst8|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.965 ns               ;
; N/A                                     ; 29.31 MHz ( period = 34.113 ns )                    ; ir:inst13|q[4]        ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.857 ns               ;
; N/A                                     ; 29.62 MHz ( period = 33.765 ns )                    ; ir:inst13|q[6]        ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.504 ns               ;
; N/A                                     ; 29.69 MHz ( period = 33.681 ns )                    ; ir:inst13|q[7]        ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.425 ns               ;
; N/A                                     ; 29.69 MHz ( period = 33.678 ns )                    ; timer:inst12|state.s4 ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.417 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.653 ns )                    ; ir:inst13|q[6]        ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.397 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.652 ns )                    ; ir:inst13|q[6]        ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.396 ns               ;
; N/A                                     ; 29.73 MHz ( period = 33.632 ns )                    ; ir:inst13|q[6]        ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 33.371 ns               ;
; N/A                                     ; 29.74 MHz ( period = 33.630 ns )                    ; timer:inst12|state.s0 ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.369 ns               ;
; N/A                                     ; 29.75 MHz ( period = 33.617 ns )                    ; timer:inst12|state.s5 ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.356 ns               ;
; N/A                                     ; 29.75 MHz ( period = 33.614 ns )                    ; ar:inst16|q[2]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.330 ns               ;
; N/A                                     ; 29.77 MHz ( period = 33.596 ns )                    ; ar:inst16|q[2]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.315 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.566 ns )                    ; timer:inst12|state.s4 ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.310 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.565 ns )                    ; timer:inst12|state.s4 ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.309 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.550 ns )                    ; timer:inst12|state.s3 ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.289 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.545 ns )                    ; timer:inst12|state.s4 ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 33.284 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.518 ns )                    ; timer:inst12|state.s0 ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.262 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.517 ns )                    ; timer:inst12|state.s0 ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.261 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.515 ns )                    ; ir:inst13|q[6]        ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.254 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.505 ns )                    ; timer:inst12|state.s5 ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.249 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; timer:inst12|state.s5 ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.248 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.497 ns )                    ; timer:inst12|state.s0 ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 33.236 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.484 ns )                    ; timer:inst12|state.s5 ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 33.223 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.438 ns )                    ; timer:inst12|state.s3 ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.182 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.437 ns )                    ; timer:inst12|state.s3 ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.181 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.428 ns )                    ; timer:inst12|state.s4 ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.167 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.417 ns )                    ; timer:inst12|state.s3 ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 33.156 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.380 ns )                    ; timer:inst12|state.s0 ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.119 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.367 ns )                    ; timer:inst12|state.s5 ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.106 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.362 ns )                    ; ar:inst16|q[1]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.078 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.344 ns )                    ; timer:inst12|state.s1 ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 33.083 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.344 ns )                    ; ar:inst16|q[1]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 33.063 ns               ;
; N/A                                     ; 30.00 MHz ( period = 33.335 ns )                    ; ir:inst13|q[6]        ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.078 ns               ;
; N/A                                     ; 30.00 MHz ( period = 33.335 ns )                    ; ir:inst13|q[6]        ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.078 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; timer:inst12|state.s3 ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 33.039 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.248 ns )                    ; timer:inst12|state.s4 ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.991 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.248 ns )                    ; timer:inst12|state.s4 ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.991 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; timer:inst12|state.s1 ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.976 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.231 ns )                    ; timer:inst12|state.s1 ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.222 ns )                    ; ir:inst13|q[6]        ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.966 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.211 ns )                    ; timer:inst12|state.s1 ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.950 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.200 ns )                    ; timer:inst12|state.s0 ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.943 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.200 ns )                    ; timer:inst12|state.s0 ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.943 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.187 ns )                    ; timer:inst12|state.s5 ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.930 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.187 ns )                    ; timer:inst12|state.s5 ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.930 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.152 ns )                    ; ir:inst13|q[4]        ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.891 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.135 ns )                    ; timer:inst12|state.s4 ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.879 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.120 ns )                    ; timer:inst12|state.s3 ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.863 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.120 ns )                    ; timer:inst12|state.s3 ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.863 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; timer:inst12|state.s1 ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.833 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.087 ns )                    ; timer:inst12|state.s0 ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.831 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.074 ns )                    ; timer:inst12|state.s5 ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.818 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.072 ns )                    ; ar:inst16|q[0]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.788 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.057 ns )                    ; ir:inst13|q[5]        ; ar:inst16|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.801 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; ar:inst16|q[0]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.773 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.040 ns )                    ; ir:inst13|q[4]        ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.784 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.039 ns )                    ; ir:inst13|q[4]        ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.783 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.019 ns )                    ; ir:inst13|q[4]        ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.758 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.007 ns )                    ; timer:inst12|state.s3 ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.751 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.973 ns )                    ; ar:inst16|q[3]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.710 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.955 ns )                    ; ar:inst16|q[3]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.695 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.914 ns )                    ; timer:inst12|state.s1 ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.657 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.914 ns )                    ; timer:inst12|state.s1 ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.657 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.902 ns )                    ; ir:inst13|q[4]        ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.641 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.826 ns )                    ; ir:inst13|q[6]        ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.570 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.801 ns )                    ; timer:inst12|state.s1 ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.545 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.784 ns )                    ; ar:inst16|q[4]        ; reg:inst9|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.521 ns               ;
; N/A                                     ; 30.52 MHz ( period = 32.766 ns )                    ; ar:inst16|q[4]        ; pc:inst17|q[7]        ; clk        ; clk      ; None                        ; None                      ; 32.506 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.739 ns )                    ; timer:inst12|state.s4 ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.483 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.722 ns )                    ; ir:inst13|q[4]        ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.465 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.722 ns )                    ; ir:inst13|q[4]        ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.465 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.720 ns )                    ; ir:inst13|q[7]        ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.459 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.691 ns )                    ; timer:inst12|state.s0 ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.435 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.678 ns )                    ; timer:inst12|state.s5 ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.422 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.629 ns )                    ; ir:inst13|q[6]        ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.370 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.611 ns )                    ; timer:inst12|state.s3 ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.355 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.609 ns )                    ; ir:inst13|q[4]        ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.353 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.608 ns )                    ; ir:inst13|q[7]        ; reg:inst7|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.352 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.607 ns )                    ; ir:inst13|q[7]        ; reg:inst8|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.351 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.593 ns )                    ; ir:inst13|q[6]        ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.332 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.592 ns )                    ; ir:inst13|q[6]        ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.331 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.587 ns )                    ; ir:inst13|q[7]        ; reg:inst9|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.326 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.542 ns )                    ; timer:inst12|state.s4 ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.283 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.506 ns )                    ; timer:inst12|state.s4 ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.245 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.505 ns )                    ; timer:inst12|state.s4 ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.244 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.501 ns )                    ; ar:inst16|q[2]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 32.242 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; timer:inst12|state.s0 ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.235 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.481 ns )                    ; timer:inst12|state.s5 ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.222 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.470 ns )                    ; ir:inst13|q[6]        ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.211 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.470 ns )                    ; ir:inst13|q[7]        ; ar:inst16|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.209 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.458 ns )                    ; timer:inst12|state.s0 ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.197 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.457 ns )                    ; timer:inst12|state.s0 ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.196 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.445 ns )                    ; timer:inst12|state.s5 ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.184 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.444 ns )                    ; timer:inst12|state.s5 ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.183 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.434 ns )                    ; ir:inst13|q[6]        ; reg:inst6|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.175 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.414 ns )                    ; timer:inst12|state.s3 ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 32.155 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.405 ns )                    ; timer:inst12|state.s1 ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.149 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.383 ns )                    ; timer:inst12|state.s4 ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.124 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.378 ns )                    ; timer:inst12|state.s3 ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.117 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.377 ns )                    ; timer:inst12|state.s3 ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.116 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.347 ns )                    ; timer:inst12|state.s4 ; reg:inst6|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.088 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.335 ns )                    ; timer:inst12|state.s0 ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.076 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.334 ns )                    ; ar:inst16|q[2]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 32.053 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.322 ns )                    ; timer:inst12|state.s5 ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 32.063 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.299 ns )                    ; timer:inst12|state.s0 ; reg:inst6|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.040 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.290 ns )                    ; ir:inst13|q[7]        ; reg:inst9|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.033 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.290 ns )                    ; ir:inst13|q[7]        ; reg:inst6|q[6]        ; clk        ; clk      ; None                        ; None                      ; 32.033 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.286 ns )                    ; timer:inst12|state.s5 ; reg:inst6|q[4]        ; clk        ; clk      ; None                        ; None                      ; 32.027 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.255 ns )                    ; timer:inst12|state.s3 ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 31.996 ns               ;
; N/A                                     ; 31.01 MHz ( period = 32.249 ns )                    ; ar:inst16|q[1]        ; flag_reg:inst1|flag_v ; clk        ; clk      ; None                        ; None                      ; 31.990 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.219 ns )                    ; timer:inst12|state.s3 ; reg:inst6|q[4]        ; clk        ; clk      ; None                        ; None                      ; 31.960 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.213 ns )                    ; ir:inst13|q[4]        ; reg:inst8|q[4]        ; clk        ; clk      ; None                        ; None                      ; 31.957 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.208 ns )                    ; timer:inst12|state.s1 ; reg:inst6|q[5]        ; clk        ; clk      ; None                        ; None                      ; 31.949 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.177 ns )                    ; ir:inst13|q[7]        ; pc:inst17|q[4]        ; clk        ; clk      ; None                        ; None                      ; 31.921 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.172 ns )                    ; timer:inst12|state.s1 ; reg:inst7|q[0]        ; clk        ; clk      ; None                        ; None                      ; 31.911 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.171 ns )                    ; timer:inst12|state.s1 ; reg:inst8|q[0]        ; clk        ; clk      ; None                        ; None                      ; 31.910 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.138 ns )                    ; ir:inst13|q[6]        ; reg:inst7|q[3]        ; clk        ; clk      ; None                        ; None                      ; 31.879 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.130 ns )                    ; ir:inst13|q[6]        ; reg:inst6|q[3]        ; clk        ; clk      ; None                        ; None                      ; 31.871 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.096 ns )                    ; ir:inst13|q[5]        ; ar:inst16|q[5]        ; clk        ; clk      ; None                        ; None                      ; 31.835 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.082 ns )                    ; ar:inst16|q[1]        ; flag_reg:inst1|flag_z ; clk        ; clk      ; None                        ; None                      ; 31.801 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.063 ns )                    ; ar:inst16|q[2]        ; reg:inst6|q[7]        ; clk        ; clk      ; None                        ; None                      ; 31.779 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.051 ns )                    ; timer:inst12|state.s4 ; reg:inst7|q[3]        ; clk        ; clk      ; None                        ; None                      ; 31.792 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.049 ns )                    ; timer:inst12|state.s1 ; pc:inst17|q[0]        ; clk        ; clk      ; None                        ; None                      ; 31.790 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+-------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                    ; To Clock ;
+-------+--------------+------------+-------+-----------------------+----------+
; N/A   ; None         ; 36.271 ns  ; reset ; reg:inst9|q[7]        ; clk      ;
; N/A   ; None         ; 36.253 ns  ; reset ; pc:inst17|q[7]        ; clk      ;
; N/A   ; None         ; 35.158 ns  ; reset ; flag_reg:inst1|flag_v ; clk      ;
; N/A   ; None         ; 34.991 ns  ; reset ; flag_reg:inst1|flag_z ; clk      ;
; N/A   ; None         ; 34.720 ns  ; reset ; reg:inst6|q[7]        ; clk      ;
; N/A   ; None         ; 34.628 ns  ; reset ; flag_reg:inst1|flag_s ; clk      ;
; N/A   ; None         ; 34.617 ns  ; reset ; reg:inst8|q[7]        ; clk      ;
; N/A   ; None         ; 34.617 ns  ; reset ; reg:inst7|q[7]        ; clk      ;
; N/A   ; None         ; 33.453 ns  ; reset ; ar:inst16|q[7]        ; clk      ;
; N/A   ; None         ; 32.684 ns  ; reset ; ar:inst16|q[5]        ; clk      ;
; N/A   ; None         ; 32.551 ns  ; reset ; reg:inst9|q[4]        ; clk      ;
; N/A   ; None         ; 32.380 ns  ; reset ; reg:inst7|q[6]        ; clk      ;
; N/A   ; None         ; 32.379 ns  ; reset ; reg:inst8|q[6]        ; clk      ;
; N/A   ; None         ; 32.242 ns  ; reset ; ar:inst16|q[6]        ; clk      ;
; N/A   ; None         ; 32.141 ns  ; reset ; pc:inst17|q[4]        ; clk      ;
; N/A   ; None         ; 32.062 ns  ; reset ; reg:inst6|q[6]        ; clk      ;
; N/A   ; None         ; 32.062 ns  ; reset ; reg:inst9|q[6]        ; clk      ;
; N/A   ; None         ; 31.745 ns  ; reset ; reg:inst8|q[4]        ; clk      ;
; N/A   ; None         ; 31.548 ns  ; reset ; reg:inst6|q[5]        ; clk      ;
; N/A   ; None         ; 31.353 ns  ; reset ; reg:inst6|q[4]        ; clk      ;
; N/A   ; None         ; 31.282 ns  ; reset ; reg:inst7|q[3]        ; clk      ;
; N/A   ; None         ; 31.274 ns  ; reset ; reg:inst6|q[3]        ; clk      ;
; N/A   ; None         ; 30.932 ns  ; reset ; pc:inst17|q[3]        ; clk      ;
; N/A   ; None         ; 30.932 ns  ; reset ; reg:inst9|q[3]        ; clk      ;
; N/A   ; None         ; 30.757 ns  ; reset ; reg:inst9|q[5]        ; clk      ;
; N/A   ; None         ; 30.756 ns  ; reset ; pc:inst17|q[5]        ; clk      ;
; N/A   ; None         ; 30.647 ns  ; reset ; reg:inst7|q[0]        ; clk      ;
; N/A   ; None         ; 30.646 ns  ; reset ; reg:inst8|q[0]        ; clk      ;
; N/A   ; None         ; 30.524 ns  ; reset ; pc:inst17|q[0]        ; clk      ;
; N/A   ; None         ; 30.343 ns  ; reset ; ar:inst16|q[3]        ; clk      ;
; N/A   ; None         ; 30.314 ns  ; reset ; ar:inst16|q[4]        ; clk      ;
; N/A   ; None         ; 30.143 ns  ; reset ; reg:inst6|q[2]        ; clk      ;
; N/A   ; None         ; 30.058 ns  ; reset ; pc:inst17|q[6]        ; clk      ;
; N/A   ; None         ; 30.018 ns  ; reset ; reg:inst7|q[5]        ; clk      ;
; N/A   ; None         ; 29.824 ns  ; reset ; reg:inst9|q[0]        ; clk      ;
; N/A   ; None         ; 29.790 ns  ; reset ; flag_reg:inst1|flag_c ; clk      ;
; N/A   ; None         ; 29.766 ns  ; reset ; reg:inst7|q[4]        ; clk      ;
; N/A   ; None         ; 29.661 ns  ; reset ; reg:inst8|q[5]        ; clk      ;
; N/A   ; None         ; 29.654 ns  ; reset ; pc:inst17|q[2]        ; clk      ;
; N/A   ; None         ; 29.447 ns  ; reset ; reg:inst9|q[2]        ; clk      ;
; N/A   ; None         ; 29.369 ns  ; reset ; reg:inst6|q[0]        ; clk      ;
; N/A   ; None         ; 29.336 ns  ; reset ; reg:inst8|q[3]        ; clk      ;
; N/A   ; None         ; 28.970 ns  ; reset ; reg:inst8|q[2]        ; clk      ;
; N/A   ; None         ; 28.500 ns  ; reset ; ar:inst16|q[2]        ; clk      ;
; N/A   ; None         ; 28.324 ns  ; reset ; ar:inst16|q[1]        ; clk      ;
; N/A   ; None         ; 27.769 ns  ; reset ; ar:inst16|q[0]        ; clk      ;
; N/A   ; None         ; 27.762 ns  ; reset ; reg:inst7|q[2]        ; clk      ;
; N/A   ; None         ; 27.759 ns  ; reset ; reg:inst6|q[1]        ; clk      ;
; N/A   ; None         ; 27.754 ns  ; reset ; reg:inst7|q[1]        ; clk      ;
; N/A   ; None         ; 27.742 ns  ; reset ; reg:inst9|q[1]        ; clk      ;
; N/A   ; None         ; 26.818 ns  ; reset ; pc:inst17|q[1]        ; clk      ;
; N/A   ; None         ; 26.436 ns  ; reset ; reg:inst8|q[1]        ; clk      ;
; N/A   ; None         ; 23.995 ns  ; reset ; ir:inst13|q[3]        ; clk      ;
; N/A   ; None         ; 23.109 ns  ; reset ; ir:inst13|q[1]        ; clk      ;
; N/A   ; None         ; 23.017 ns  ; reset ; ir:inst13|q[4]        ; clk      ;
; N/A   ; None         ; 21.823 ns  ; reset ; ir:inst13|q[2]        ; clk      ;
; N/A   ; None         ; 20.673 ns  ; reset ; timer:inst12|state.s4 ; clk      ;
; N/A   ; None         ; 20.671 ns  ; reset ; timer:inst12|state.s3 ; clk      ;
; N/A   ; None         ; 20.434 ns  ; reset ; ir:inst13|q[0]        ; clk      ;
; N/A   ; None         ; 20.261 ns  ; reset ; ir:inst13|q[5]        ; clk      ;
; N/A   ; None         ; 20.156 ns  ; reset ; ir:inst13|q[6]        ; clk      ;
; N/A   ; None         ; 19.891 ns  ; reset ; ir:inst13|q[7]        ; clk      ;
+-------+--------------+------------+-------+-----------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                  ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------------+------------+
; N/A                                     ; None                                                ; 48.035 ns  ; ir:inst13|q[6]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.948 ns  ; timer:inst12|state.s4 ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.900 ns  ; timer:inst12|state.s0 ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.887 ns  ; timer:inst12|state.s5 ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.820 ns  ; timer:inst12|state.s3 ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.614 ns  ; timer:inst12|state.s1 ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 47.422 ns  ; ir:inst13|q[4]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 46.990 ns  ; ir:inst13|q[7]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 46.366 ns  ; ir:inst13|q[5]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 44.394 ns  ; ir:inst13|q[6]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 44.307 ns  ; timer:inst12|state.s4 ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 44.259 ns  ; timer:inst12|state.s0 ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 44.246 ns  ; timer:inst12|state.s5 ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 44.179 ns  ; timer:inst12|state.s3 ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 44.105 ns  ; ar:inst16|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 44.040 ns  ; ir:inst13|q[6]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.973 ns  ; timer:inst12|state.s1 ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 43.953 ns  ; timer:inst12|state.s4 ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; timer:inst12|state.s0 ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.892 ns  ; timer:inst12|state.s5 ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.853 ns  ; ar:inst16|q[1]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 43.825 ns  ; timer:inst12|state.s3 ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.781 ns  ; ir:inst13|q[4]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 43.699 ns  ; ir:inst13|q[6]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.619 ns  ; timer:inst12|state.s1 ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.612 ns  ; timer:inst12|state.s4 ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.564 ns  ; timer:inst12|state.s0 ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.563 ns  ; ar:inst16|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 43.551 ns  ; timer:inst12|state.s5 ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.484 ns  ; timer:inst12|state.s3 ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.464 ns  ; ar:inst16|q[3]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 43.427 ns  ; ir:inst13|q[4]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 43.349 ns  ; ir:inst13|q[7]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 43.278 ns  ; timer:inst12|state.s1 ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.275 ns  ; ar:inst16|q[4]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 43.265 ns  ; ir:inst13|q[6]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 43.178 ns  ; timer:inst12|state.s4 ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 43.130 ns  ; timer:inst12|state.s0 ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 43.117 ns  ; timer:inst12|state.s5 ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 43.116 ns  ; ir:inst13|q[6]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 43.086 ns  ; ir:inst13|q[4]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 43.050 ns  ; timer:inst12|state.s3 ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 43.029 ns  ; timer:inst12|state.s4 ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.995 ns  ; ir:inst13|q[7]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 42.981 ns  ; timer:inst12|state.s0 ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.968 ns  ; timer:inst12|state.s5 ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.901 ns  ; timer:inst12|state.s3 ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.844 ns  ; timer:inst12|state.s1 ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 42.725 ns  ; ir:inst13|q[5]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 42.695 ns  ; timer:inst12|state.s1 ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.654 ns  ; ir:inst13|q[7]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 42.652 ns  ; ir:inst13|q[4]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 42.503 ns  ; ir:inst13|q[4]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.371 ns  ; ir:inst13|q[5]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 42.326 ns  ; ir:inst13|q[6]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 42.239 ns  ; timer:inst12|state.s4 ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 42.220 ns  ; ir:inst13|q[7]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 42.191 ns  ; timer:inst12|state.s0 ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 42.178 ns  ; timer:inst12|state.s5 ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 42.111 ns  ; timer:inst12|state.s3 ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 42.071 ns  ; ir:inst13|q[7]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 42.030 ns  ; ir:inst13|q[5]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 41.905 ns  ; timer:inst12|state.s1 ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 41.713 ns  ; ir:inst13|q[4]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 41.596 ns  ; ir:inst13|q[5]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 41.447 ns  ; ir:inst13|q[5]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 41.281 ns  ; ir:inst13|q[7]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 40.678 ns  ; ar:inst16|q[2]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 40.674 ns  ; ar:inst16|q[2]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 40.657 ns  ; ir:inst13|q[5]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 40.426 ns  ; ar:inst16|q[1]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 40.422 ns  ; ar:inst16|q[1]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 40.204 ns  ; ir:inst13|q[6]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 40.132 ns  ; ar:inst16|q[0]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 40.117 ns  ; timer:inst12|state.s4 ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 40.069 ns  ; timer:inst12|state.s0 ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 40.056 ns  ; timer:inst12|state.s5 ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 40.033 ns  ; ar:inst16|q[3]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 39.989 ns  ; timer:inst12|state.s3 ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 39.906 ns  ; ar:inst16|q[0]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 39.783 ns  ; timer:inst12|state.s1 ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 39.769 ns  ; ar:inst16|q[2]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 39.674 ns  ; ar:inst16|q[2]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 39.591 ns  ; ir:inst13|q[4]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 39.525 ns  ; ar:inst16|q[2]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 39.517 ns  ; ar:inst16|q[1]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 39.483 ns  ; ar:inst16|q[4]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 39.479 ns  ; ar:inst16|q[4]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 39.422 ns  ; ar:inst16|q[1]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 39.339 ns  ; ar:inst16|q[3]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 39.273 ns  ; ar:inst16|q[1]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 39.227 ns  ; ar:inst16|q[0]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 39.159 ns  ; ir:inst13|q[7]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 39.132 ns  ; ar:inst16|q[0]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 39.128 ns  ; ar:inst16|q[3]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 39.033 ns  ; ar:inst16|q[3]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 38.983 ns  ; ar:inst16|q[0]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 38.939 ns  ; ar:inst16|q[4]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 38.884 ns  ; ar:inst16|q[3]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 38.610 ns  ; ar:inst16|q[2]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 38.535 ns  ; ir:inst13|q[5]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 38.505 ns  ; ar:inst16|q[4]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 38.358 ns  ; ar:inst16|q[1]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 38.356 ns  ; ar:inst16|q[4]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 37.838 ns  ; ar:inst16|q[0]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 37.415 ns  ; ar:inst16|q[4]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 37.271 ns  ; ar:inst16|q[3]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 36.488 ns  ; ar:inst16|q[2]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 36.236 ns  ; ar:inst16|q[1]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 35.716 ns  ; ar:inst16|q[0]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 35.569 ns  ; ar:inst16|q[3]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 35.380 ns  ; ar:inst16|q[4]        ; reg_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 34.820 ns  ; ir:inst13|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 33.117 ns  ; ir:inst13|q[3]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 32.901 ns  ; reg:inst6|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 32.763 ns  ; ir:inst13|q[2]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 31.651 ns  ; ir:inst13|q[6]        ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.597 ns  ; reg:inst9|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 31.564 ns  ; timer:inst12|state.s4 ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.528 ns  ; reg:inst6|q[4]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 31.516 ns  ; timer:inst12|state.s0 ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.516 ns  ; reg:inst7|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 31.503 ns  ; timer:inst12|state.s5 ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.452 ns  ; ir:inst13|q[2]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 31.436 ns  ; timer:inst12|state.s3 ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.230 ns  ; timer:inst12|state.s1 ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.060 ns  ; ir:inst13|q[3]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 31.059 ns  ; reg:inst6|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 31.038 ns  ; ir:inst13|q[4]        ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 31.030 ns  ; ir:inst13|q[6]        ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.943 ns  ; timer:inst12|state.s4 ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.914 ns  ; ir:inst13|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 30.895 ns  ; timer:inst12|state.s0 ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.886 ns  ; ir:inst13|q[2]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 30.882 ns  ; timer:inst12|state.s5 ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.847 ns  ; ir:inst13|q[2]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 30.844 ns  ; reg:inst6|q[0]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 30.815 ns  ; timer:inst12|state.s3 ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.698 ns  ; ir:inst13|q[2]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 30.695 ns  ; ir:inst13|q[2]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 30.611 ns  ; ir:inst13|q[6]        ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.609 ns  ; timer:inst12|state.s1 ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.606 ns  ; ir:inst13|q[7]        ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 30.567 ns  ; reg:inst8|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 30.524 ns  ; timer:inst12|state.s4 ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.476 ns  ; timer:inst12|state.s0 ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.468 ns  ; reg:inst8|q[4]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 30.463 ns  ; timer:inst12|state.s5 ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.417 ns  ; ir:inst13|q[4]        ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 30.396 ns  ; timer:inst12|state.s3 ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.275 ns  ; ir:inst13|q[1]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 30.192 ns  ; reg:inst8|q[1]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 30.190 ns  ; timer:inst12|state.s1 ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 30.140 ns  ; reg:inst7|q[4]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.998 ns  ; ir:inst13|q[4]        ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 29.985 ns  ; ir:inst13|q[7]        ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 29.982 ns  ; ir:inst13|q[5]        ; data_bus[4]  ; clk        ;
; N/A                                     ; None                                                ; 29.815 ns  ; reg:inst8|q[0]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.749 ns  ; ir:inst13|q[3]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 29.725 ns  ; ir:inst13|q[6]        ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.720 ns  ; reg:inst6|q[1]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.658 ns  ; ir:inst13|q[6]        ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.638 ns  ; timer:inst12|state.s4 ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.633 ns  ; ir:inst13|q[6]        ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.615 ns  ; reg:inst6|q[6]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.590 ns  ; timer:inst12|state.s0 ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.577 ns  ; timer:inst12|state.s5 ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.575 ns  ; reg:inst6|q[5]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.571 ns  ; timer:inst12|state.s4 ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.566 ns  ; ir:inst13|q[7]        ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 29.546 ns  ; timer:inst12|state.s4 ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.540 ns  ; reg:inst9|q[0]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.533 ns  ; reg:inst6|q[0]        ; reg_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 29.523 ns  ; timer:inst12|state.s0 ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.510 ns  ; timer:inst12|state.s3 ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.510 ns  ; timer:inst12|state.s5 ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.498 ns  ; timer:inst12|state.s0 ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.485 ns  ; timer:inst12|state.s5 ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.459 ns  ; reg:inst7|q[0]        ; reg_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.443 ns  ; timer:inst12|state.s3 ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.418 ns  ; timer:inst12|state.s3 ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.393 ns  ; reg:inst7|q[5]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.361 ns  ; ir:inst13|q[5]        ; data_bus[3]  ; clk        ;
; N/A                                     ; None                                                ; 29.304 ns  ; timer:inst12|state.s1 ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.237 ns  ; timer:inst12|state.s1 ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.231 ns  ; reg:inst6|q[3]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.212 ns  ; timer:inst12|state.s1 ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 29.183 ns  ; ir:inst13|q[3]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 29.151 ns  ; reg:inst9|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.144 ns  ; ir:inst13|q[3]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 29.112 ns  ; ir:inst13|q[4]        ; data_bus[1]  ; clk        ;
; N/A                                     ; None                                                ; 29.048 ns  ; reg:inst7|q[2]        ; reg_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.045 ns  ; ir:inst13|q[4]        ; data_bus[15] ; clk        ;
; N/A                                     ; None                                                ; 29.020 ns  ; ir:inst13|q[4]        ; data_bus[0]  ; clk        ;
; N/A                                     ; None                                                ; 28.995 ns  ; ir:inst13|q[3]        ; reg_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 28.992 ns  ; ir:inst13|q[3]        ; reg_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 28.967 ns  ; reg:inst6|q[0]        ; reg_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 28.942 ns  ; ir:inst13|q[5]        ; data_bus[2]  ; clk        ;
; N/A                                     ; None                                                ; 28.928 ns  ; reg:inst6|q[0]        ; reg_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 28.852 ns  ; ir:inst13|q[0]        ; reg_data[0]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                       ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------+--------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To           ;
+-------+-------------------+-----------------+------------+--------------+
; N/A   ; None              ; 46.762 ns       ; reset      ; reg_data[7]  ;
; N/A   ; None              ; 43.184 ns       ; reset      ; reg_data[3]  ;
; N/A   ; None              ; 42.448 ns       ; reset      ; reg_data[0]  ;
; N/A   ; None              ; 42.426 ns       ; reset      ; reg_data[6]  ;
; N/A   ; None              ; 42.184 ns       ; reset      ; reg_data[5]  ;
; N/A   ; None              ; 42.035 ns       ; reset      ; reg_data[4]  ;
; N/A   ; None              ; 40.462 ns       ; reset      ; reg_data[1]  ;
; N/A   ; None              ; 38.867 ns       ; reset      ; reg_data[2]  ;
; N/A   ; None              ; 30.378 ns       ; reset      ; data_bus[4]  ;
; N/A   ; None              ; 30.174 ns       ; reset      ; data_bus[3]  ;
; N/A   ; None              ; 29.338 ns       ; reset      ; data_bus[2]  ;
; N/A   ; None              ; 28.452 ns       ; reset      ; data_bus[1]  ;
; N/A   ; None              ; 28.385 ns       ; reset      ; data_bus[15] ;
; N/A   ; None              ; 27.942 ns       ; reset      ; data_bus[14] ;
; N/A   ; None              ; 27.687 ns       ; reset      ; data_bus[0]  ;
; N/A   ; None              ; 27.416 ns       ; reset      ; data_bus[10] ;
; N/A   ; None              ; 26.915 ns       ; reset      ; data_bus[6]  ;
; N/A   ; None              ; 26.877 ns       ; reset      ; data_bus[11] ;
; N/A   ; None              ; 26.764 ns       ; reset      ; data_bus[5]  ;
; N/A   ; None              ; 26.460 ns       ; reset      ; data_bus[7]  ;
; N/A   ; None              ; 26.232 ns       ; reset      ; data_bus[8]  ;
; N/A   ; None              ; 25.888 ns       ; reset      ; data_bus[13] ;
; N/A   ; None              ; 25.730 ns       ; reset      ; data_bus[12] ;
; N/A   ; None              ; 25.133 ns       ; reset      ; data_bus[9]  ;
; N/A   ; None              ; 19.792 ns       ; reg_sel[1] ; reg_data[0]  ;
; N/A   ; None              ; 19.679 ns       ; reg_sel[0] ; reg_data[3]  ;
; N/A   ; None              ; 19.170 ns       ; reg_sel[1] ; reg_data[2]  ;
; N/A   ; None              ; 18.938 ns       ; reg_sel[0] ; reg_data[0]  ;
; N/A   ; None              ; 18.880 ns       ; reg_sel[1] ; reg_data[1]  ;
; N/A   ; None              ; 18.786 ns       ; sel[1]     ; reg_data[3]  ;
; N/A   ; None              ; 18.763 ns       ; reg_sel[0] ; reg_data[6]  ;
; N/A   ; None              ; 18.732 ns       ; reg_sel[1] ; reg_data[6]  ;
; N/A   ; None              ; 18.618 ns       ; reg_sel[0] ; reg_data[2]  ;
; N/A   ; None              ; 18.608 ns       ; reg_sel[1] ; reg_data[3]  ;
; N/A   ; None              ; 18.589 ns       ; reg_sel[0] ; reg_data[1]  ;
; N/A   ; None              ; 18.547 ns       ; reg_sel[0] ; reg_data[7]  ;
; N/A   ; None              ; 18.274 ns       ; reg_sel[1] ; reg_data[7]  ;
; N/A   ; None              ; 18.021 ns       ; sel[1]     ; reg_data[7]  ;
; N/A   ; None              ; 17.920 ns       ; reg_sel[1] ; reg_data[5]  ;
; N/A   ; None              ; 17.883 ns       ; reg_sel[0] ; reg_data[4]  ;
; N/A   ; None              ; 17.703 ns       ; reg_sel[0] ; reg_data[5]  ;
; N/A   ; None              ; 17.267 ns       ; reg_sel[1] ; reg_data[4]  ;
; N/A   ; None              ; 17.254 ns       ; sel[0]     ; reg_data[0]  ;
; N/A   ; None              ; 16.598 ns       ; sel[0]     ; reg_data[1]  ;
; N/A   ; None              ; 16.361 ns       ; sel[0]     ; reg_data[5]  ;
; N/A   ; None              ; 16.064 ns       ; sel[1]     ; reg_data[6]  ;
; N/A   ; None              ; 15.646 ns       ; sel[0]     ; reg_data[4]  ;
; N/A   ; None              ; 15.560 ns       ; sel[0]     ; reg_data[6]  ;
; N/A   ; None              ; 15.529 ns       ; sel[1]     ; reg_data[4]  ;
; N/A   ; None              ; 15.519 ns       ; sel[1]     ; reg_data[5]  ;
; N/A   ; None              ; 15.382 ns       ; sel[1]     ; reg_data[1]  ;
; N/A   ; None              ; 15.122 ns       ; sel[0]     ; reg_data[7]  ;
; N/A   ; None              ; 15.051 ns       ; sel[0]     ; reg_data[2]  ;
; N/A   ; None              ; 14.322 ns       ; sel[0]     ; reg_data[3]  ;
; N/A   ; None              ; 14.275 ns       ; sel[1]     ; reg_data[2]  ;
; N/A   ; None              ; 14.111 ns       ; sel[1]     ; reg_data[0]  ;
+-------+-------------------+-----------------+------------+--------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+------------+-------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From  ; To                    ; To Clock ;
+---------------+-------------+------------+-------+-----------------------+----------+
; N/A           ; None        ; -12.765 ns ; reset ; ir:inst13|q[6]        ; clk      ;
; N/A           ; None        ; -12.841 ns ; reset ; pc:inst17|q[6]        ; clk      ;
; N/A           ; None        ; -12.919 ns ; reset ; ir:inst13|q[0]        ; clk      ;
; N/A           ; None        ; -13.085 ns ; reset ; ar:inst16|q[7]        ; clk      ;
; N/A           ; None        ; -13.145 ns ; reset ; timer:inst12|state.s3 ; clk      ;
; N/A           ; None        ; -13.146 ns ; reset ; timer:inst12|state.s4 ; clk      ;
; N/A           ; None        ; -13.299 ns ; reset ; ir:inst13|q[5]        ; clk      ;
; N/A           ; None        ; -13.497 ns ; reset ; reg:inst8|q[5]        ; clk      ;
; N/A           ; None        ; -13.658 ns ; reset ; flag_reg:inst1|flag_z ; clk      ;
; N/A           ; None        ; -13.663 ns ; reset ; ir:inst13|q[2]        ; clk      ;
; N/A           ; None        ; -13.706 ns ; reset ; reg:inst8|q[1]        ; clk      ;
; N/A           ; None        ; -13.884 ns ; reset ; reg:inst7|q[5]        ; clk      ;
; N/A           ; None        ; -13.917 ns ; reset ; ir:inst13|q[7]        ; clk      ;
; N/A           ; None        ; -14.118 ns ; reset ; pc:inst17|q[1]        ; clk      ;
; N/A           ; None        ; -14.219 ns ; reset ; reg:inst8|q[7]        ; clk      ;
; N/A           ; None        ; -14.219 ns ; reset ; reg:inst7|q[7]        ; clk      ;
; N/A           ; None        ; -14.230 ns ; reset ; flag_reg:inst1|flag_s ; clk      ;
; N/A           ; None        ; -14.322 ns ; reset ; reg:inst6|q[7]        ; clk      ;
; N/A           ; None        ; -14.506 ns ; reset ; flag_reg:inst1|flag_v ; clk      ;
; N/A           ; None        ; -14.622 ns ; reset ; pc:inst17|q[5]        ; clk      ;
; N/A           ; None        ; -14.623 ns ; reset ; reg:inst9|q[5]        ; clk      ;
; N/A           ; None        ; -14.751 ns ; reset ; reg:inst7|q[4]        ; clk      ;
; N/A           ; None        ; -14.836 ns ; reset ; reg:inst6|q[6]        ; clk      ;
; N/A           ; None        ; -14.836 ns ; reset ; reg:inst9|q[6]        ; clk      ;
; N/A           ; None        ; -14.839 ns ; reset ; ir:inst13|q[4]        ; clk      ;
; N/A           ; None        ; -15.016 ns ; reset ; ar:inst16|q[6]        ; clk      ;
; N/A           ; None        ; -15.042 ns ; reset ; reg:inst9|q[1]        ; clk      ;
; N/A           ; None        ; -15.054 ns ; reset ; reg:inst7|q[1]        ; clk      ;
; N/A           ; None        ; -15.059 ns ; reset ; reg:inst6|q[1]        ; clk      ;
; N/A           ; None        ; -15.153 ns ; reset ; reg:inst8|q[6]        ; clk      ;
; N/A           ; None        ; -15.154 ns ; reset ; reg:inst7|q[6]        ; clk      ;
; N/A           ; None        ; -15.206 ns ; reset ; ir:inst13|q[1]        ; clk      ;
; N/A           ; None        ; -15.337 ns ; reset ; ar:inst16|q[4]        ; clk      ;
; N/A           ; None        ; -15.364 ns ; reset ; reg:inst7|q[2]        ; clk      ;
; N/A           ; None        ; -15.414 ns ; reset ; reg:inst6|q[5]        ; clk      ;
; N/A           ; None        ; -15.624 ns ; reset ; ar:inst16|q[1]        ; clk      ;
; N/A           ; None        ; -15.764 ns ; reset ; ir:inst13|q[3]        ; clk      ;
; N/A           ; None        ; -15.855 ns ; reset ; pc:inst17|q[7]        ; clk      ;
; N/A           ; None        ; -15.873 ns ; reset ; reg:inst9|q[7]        ; clk      ;
; N/A           ; None        ; -15.912 ns ; reset ; reg:inst8|q[3]        ; clk      ;
; N/A           ; None        ; -16.140 ns ; reset ; ar:inst16|q[2]        ; clk      ;
; N/A           ; None        ; -16.376 ns ; reset ; reg:inst6|q[4]        ; clk      ;
; N/A           ; None        ; -16.550 ns ; reset ; ar:inst16|q[5]        ; clk      ;
; N/A           ; None        ; -16.610 ns ; reset ; reg:inst8|q[2]        ; clk      ;
; N/A           ; None        ; -16.768 ns ; reset ; reg:inst8|q[4]        ; clk      ;
; N/A           ; None        ; -16.774 ns ; reset ; ar:inst16|q[0]        ; clk      ;
; N/A           ; None        ; -16.803 ns ; reset ; flag_reg:inst1|flag_c ; clk      ;
; N/A           ; None        ; -16.919 ns ; reset ; ar:inst16|q[3]        ; clk      ;
; N/A           ; None        ; -17.087 ns ; reset ; reg:inst9|q[2]        ; clk      ;
; N/A           ; None        ; -17.164 ns ; reset ; pc:inst17|q[4]        ; clk      ;
; N/A           ; None        ; -17.294 ns ; reset ; pc:inst17|q[2]        ; clk      ;
; N/A           ; None        ; -17.508 ns ; reset ; pc:inst17|q[3]        ; clk      ;
; N/A           ; None        ; -17.508 ns ; reset ; reg:inst9|q[3]        ; clk      ;
; N/A           ; None        ; -17.574 ns ; reset ; reg:inst9|q[4]        ; clk      ;
; N/A           ; None        ; -17.783 ns ; reset ; reg:inst6|q[2]        ; clk      ;
; N/A           ; None        ; -17.850 ns ; reset ; reg:inst6|q[3]        ; clk      ;
; N/A           ; None        ; -17.858 ns ; reset ; reg:inst7|q[3]        ; clk      ;
; N/A           ; None        ; -18.344 ns ; reset ; reg:inst6|q[0]        ; clk      ;
; N/A           ; None        ; -18.799 ns ; reset ; reg:inst9|q[0]        ; clk      ;
; N/A           ; None        ; -19.499 ns ; reset ; pc:inst17|q[0]        ; clk      ;
; N/A           ; None        ; -19.621 ns ; reset ; reg:inst8|q[0]        ; clk      ;
; N/A           ; None        ; -19.622 ns ; reset ; reg:inst7|q[0]        ; clk      ;
+---------------+-------------+------------+-------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Wed Jul 06 22:16:00 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitCPU -c 8bitCPU --timing_analysis_only
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "controller:inst11|sst[1]" is a latch
    Warning: Node "controller:inst11|sst[0]" is a latch
    Warning: Node "controller:inst11|alu_func[0]" is a latch
    Warning: Node "controller:inst11|alu_func[2]" is a latch
    Warning: Node "controller:inst11|alu_func[1]" is a latch
    Warning: Node "controller:inst11|rec[0]" is a latch
    Warning: Node "controller:inst11|rec[1]" is a latch
    Warning: Node "controller:inst11|sci[0]" is a latch
    Warning: Node "controller:inst11|sci[1]" is a latch
    Warning: Node "controller:inst11|alu_in_sel[1]" is a latch
    Warning: Node "controller:inst11|alu_in_sel[0]" is a latch
    Warning: Node "controller:inst11|offset[3]" is a latch
    Warning: Node "controller:inst11|sour_reg[0]" is a latch
    Warning: Node "controller:inst11|sour_reg[1]" is a latch
    Warning: Node "controller:inst11|alu_in_sel[2]" is a latch
    Warning: Node "controller:inst11|dest_reg[1]" is a latch
    Warning: Node "controller:inst11|dest_reg[0]" is a latch
    Warning: Node "dram:inst2|data[7]$latch" is a latch
    Warning: Node "controller:inst11|wr" is a latch
    Warning: Node "dram:inst2|data[6]$latch" is a latch
    Warning: Node "dram:inst2|data[5]$latch" is a latch
    Warning: Node "controller:inst11|alu_out_sel[0]" is a latch
    Warning: Node "dram:inst2|data[4]$latch" is a latch
    Warning: Node "dram:inst2|data[3]$latch" is a latch
    Warning: Node "dram:inst2|data[2]$latch" is a latch
    Warning: Node "dram:inst2|data[1]$latch" is a latch
    Warning: Node "controller:inst11|offset[2]" is a latch
    Warning: Node "dram:inst2|data[0]$latch" is a latch
    Warning: Node "controller:inst11|offset[1]" is a latch
    Warning: Node "controller:inst11|offset[0]" is a latch
    Warning: Node "controller:inst11|alu_out_sel[1]" is a latch
    Warning: Node "dram:inst2|mem[21][7]" is a latch
    Warning: Node "dram:inst2|mem[17][7]" is a latch
    Warning: Node "dram:inst2|mem[19][7]" is a latch
    Warning: Node "dram:inst2|mem[23][7]" is a latch
    Warning: Node "dram:inst2|mem[13][7]" is a latch
    Warning: Node "dram:inst2|mem[9][7]" is a latch
    Warning: Node "dram:inst2|mem[15][7]" is a latch
    Warning: Node "dram:inst2|mem[11][7]" is a latch
    Warning: Node "dram:inst2|mem[1][7]" is a latch
    Warning: Node "dram:inst2|mem[5][7]" is a latch
    Warning: Node "dram:inst2|mem[7][7]" is a latch
    Warning: Node "dram:inst2|mem[3][7]" is a latch
    Warning: Node "dram:inst2|mem[25][7]" is a latch
    Warning: Node "dram:inst2|mem[29][7]" is a latch
    Warning: Node "dram:inst2|mem[27][7]" is a latch
    Warning: Node "dram:inst2|mem[31][7]" is a latch
    Warning: Node "dram:inst2|mem[2][7]" is a latch
    Warning: Node "dram:inst2|mem[10][7]" is a latch
    Warning: Node "dram:inst2|mem[6][7]" is a latch
    Warning: Node "dram:inst2|mem[14][7]" is a latch
    Warning: Node "dram:inst2|mem[24][7]" is a latch
    Warning: Node "dram:inst2|mem[16][7]" is a latch
    Warning: Node "dram:inst2|mem[20][7]" is a latch
    Warning: Node "dram:inst2|mem[28][7]" is a latch
    Warning: Node "dram:inst2|mem[8][7]" is a latch
    Warning: Node "dram:inst2|mem[0][7]" is a latch
    Warning: Node "dram:inst2|mem[12][7]" is a latch
    Warning: Node "dram:inst2|mem[4][7]" is a latch
    Warning: Node "dram:inst2|mem[18][7]" is a latch
    Warning: Node "dram:inst2|mem[22][7]" is a latch
    Warning: Node "dram:inst2|mem[30][7]" is a latch
    Warning: Node "dram:inst2|mem[26][7]" is a latch
    Warning: Node "dram:inst2|mem[19][6]" is a latch
    Warning: Node "dram:inst2|mem[17][6]" is a latch
    Warning: Node "dram:inst2|mem[25][6]" is a latch
    Warning: Node "dram:inst2|mem[27][6]" is a latch
    Warning: Node "dram:inst2|mem[7][6]" is a latch
    Warning: Node "dram:inst2|mem[5][6]" is a latch
    Warning: Node "dram:inst2|mem[13][6]" is a latch
    Warning: Node "dram:inst2|mem[15][6]" is a latch
    Warning: Node "dram:inst2|mem[3][6]" is a latch
    Warning: Node "dram:inst2|mem[1][6]" is a latch
    Warning: Node "dram:inst2|mem[9][6]" is a latch
    Warning: Node "dram:inst2|mem[11][6]" is a latch
    Warning: Node "dram:inst2|mem[21][6]" is a latch
    Warning: Node "dram:inst2|mem[23][6]" is a latch
    Warning: Node "dram:inst2|mem[29][6]" is a latch
    Warning: Node "dram:inst2|mem[31][6]" is a latch
    Warning: Node "dram:inst2|mem[20][6]" is a latch
    Warning: Node "dram:inst2|mem[16][6]" is a latch
    Warning: Node "dram:inst2|mem[22][6]" is a latch
    Warning: Node "dram:inst2|mem[18][6]" is a latch
    Warning: Node "dram:inst2|mem[12][6]" is a latch
    Warning: Node "dram:inst2|mem[8][6]" is a latch
    Warning: Node "dram:inst2|mem[14][6]" is a latch
    Warning: Node "dram:inst2|mem[10][6]" is a latch
    Warning: Node "dram:inst2|mem[0][6]" is a latch
    Warning: Node "dram:inst2|mem[4][6]" is a latch
    Warning: Node "dram:inst2|mem[2][6]" is a latch
    Warning: Node "dram:inst2|mem[6][6]" is a latch
    Warning: Node "dram:inst2|mem[24][6]" is a latch
    Warning: Node "dram:inst2|mem[28][6]" is a latch
    Warning: Node "dram:inst2|mem[30][6]" is a latch
    Warning: Node "dram:inst2|mem[26][6]" is a latch
    Warning: Node "dram:inst2|mem[17][5]" is a latch
    Warning: Node "dram:inst2|mem[21][5]" is a latch
    Warning: Node "dram:inst2|mem[23][5]" is a latch
    Warning: Node "dram:inst2|mem[19][5]" is a latch
    Warning: Node "dram:inst2|mem[13][5]" is a latch
    Warning: Node "dram:inst2|mem[9][5]" is a latch
    Warning: Node "dram:inst2|mem[11][5]" is a latch
    Warning: Node "dram:inst2|mem[15][5]" is a latch
    Warning: Node "dram:inst2|mem[1][5]" is a latch
    Warning: Node "dram:inst2|mem[5][5]" is a latch
    Warning: Node "dram:inst2|mem[3][5]" is a latch
    Warning: Node "dram:inst2|mem[7][5]" is a latch
    Warning: Node "dram:inst2|mem[25][5]" is a latch
    Warning: Node "dram:inst2|mem[29][5]" is a latch
    Warning: Node "dram:inst2|mem[27][5]" is a latch
    Warning: Node "dram:inst2|mem[31][5]" is a latch
    Warning: Node "dram:inst2|mem[24][5]" is a latch
    Warning: Node "dram:inst2|mem[16][5]" is a latch
    Warning: Node "dram:inst2|mem[20][5]" is a latch
    Warning: Node "dram:inst2|mem[28][5]" is a latch
    Warning: Node "dram:inst2|mem[10][5]" is a latch
    Warning: Node "dram:inst2|mem[2][5]" is a latch
    Warning: Node "dram:inst2|mem[6][5]" is a latch
    Warning: Node "dram:inst2|mem[14][5]" is a latch
    Warning: Node "dram:inst2|mem[8][5]" is a latch
    Warning: Node "dram:inst2|mem[0][5]" is a latch
    Warning: Node "dram:inst2|mem[4][5]" is a latch
    Warning: Node "dram:inst2|mem[12][5]" is a latch
    Warning: Node "dram:inst2|mem[26][5]" is a latch
    Warning: Node "dram:inst2|mem[18][5]" is a latch
    Warning: Node "dram:inst2|mem[30][5]" is a latch
    Warning: Node "dram:inst2|mem[22][5]" is a latch
    Warning: Node "dram:inst2|mem[13][4]" is a latch
    Warning: Node "dram:inst2|mem[5][4]" is a latch
    Warning: Node "dram:inst2|mem[29][4]" is a latch
    Warning: Node "dram:inst2|mem[21][4]" is a latch
    Warning: Node "dram:inst2|mem[3][4]" is a latch
    Warning: Node "dram:inst2|mem[11][4]" is a latch
    Warning: Node "dram:inst2|mem[19][4]" is a latch
    Warning: Node "dram:inst2|mem[27][4]" is a latch
    Warning: Node "dram:inst2|mem[1][4]" is a latch
    Warning: Node "dram:inst2|mem[9][4]" is a latch
    Warning: Node "dram:inst2|mem[17][4]" is a latch
    Warning: Node "dram:inst2|mem[25][4]" is a latch
    Warning: Node "dram:inst2|mem[15][4]" is a latch
    Warning: Node "dram:inst2|mem[7][4]" is a latch
    Warning: Node "dram:inst2|mem[23][4]" is a latch
    Warning: Node "dram:inst2|mem[31][4]" is a latch
    Warning: Node "dram:inst2|mem[18][4]" is a latch
    Warning: Node "dram:inst2|mem[16][4]" is a latch
    Warning: Node "dram:inst2|mem[24][4]" is a latch
    Warning: Node "dram:inst2|mem[26][4]" is a latch
    Warning: Node "dram:inst2|mem[4][4]" is a latch
    Warning: Node "dram:inst2|mem[6][4]" is a latch
    Warning: Node "dram:inst2|mem[12][4]" is a latch
    Warning: Node "dram:inst2|mem[14][4]" is a latch
    Warning: Node "dram:inst2|mem[0][4]" is a latch
    Warning: Node "dram:inst2|mem[2][4]" is a latch
    Warning: Node "dram:inst2|mem[10][4]" is a latch
    Warning: Node "dram:inst2|mem[8][4]" is a latch
    Warning: Node "dram:inst2|mem[20][4]" is a latch
    Warning: Node "dram:inst2|mem[22][4]" is a latch
    Warning: Node "dram:inst2|mem[28][4]" is a latch
    Warning: Node "dram:inst2|mem[30][4]" is a latch
    Warning: Node "dram:inst2|mem[11][3]" is a latch
    Warning: Node "dram:inst2|mem[3][3]" is a latch
    Warning: Node "dram:inst2|mem[19][3]" is a latch
    Warning: Node "dram:inst2|mem[27][3]" is a latch
    Warning: Node "dram:inst2|mem[5][3]" is a latch
    Warning: Node "dram:inst2|mem[13][3]" is a latch
    Warning: Node "dram:inst2|mem[29][3]" is a latch
    Warning: Node "dram:inst2|mem[21][3]" is a latch
    Warning: Node "dram:inst2|mem[9][3]" is a latch
    Warning: Node "dram:inst2|mem[1][3]" is a latch
    Warning: Node "dram:inst2|mem[17][3]" is a latch
    Warning: Node "dram:inst2|mem[25][3]" is a latch
    Warning: Node "dram:inst2|mem[7][3]" is a latch
    Warning: Node "dram:inst2|mem[15][3]" is a latch
    Warning: Node "dram:inst2|mem[23][3]" is a latch
    Warning: Node "dram:inst2|mem[31][3]" is a latch
    Warning: Node "dram:inst2|mem[18][3]" is a latch
    Warning: Node "dram:inst2|mem[16][3]" is a latch
    Warning: Node "dram:inst2|mem[22][3]" is a latch
    Warning: Node "dram:inst2|mem[20][3]" is a latch
    Warning: Node "dram:inst2|mem[8][3]" is a latch
    Warning: Node "dram:inst2|mem[12][3]" is a latch
    Warning: Node "dram:inst2|mem[10][3]" is a latch
    Warning: Node "dram:inst2|mem[14][3]" is a latch
    Warning: Node "dram:inst2|mem[2][3]" is a latch
    Warning: Node "dram:inst2|mem[0][3]" is a latch
    Warning: Node "dram:inst2|mem[4][3]" is a latch
    Warning: Node "dram:inst2|mem[6][3]" is a latch
    Warning: Node "dram:inst2|mem[24][3]" is a latch
    Warning: Node "dram:inst2|mem[26][3]" is a latch
    Warning: Node "dram:inst2|mem[28][3]" is a latch
    Warning: Node "dram:inst2|mem[30][3]" is a latch
    Warning: Node "dram:inst2|mem[13][2]" is a latch
    Warning: Node "dram:inst2|mem[5][2]" is a latch
    Warning: Node "dram:inst2|mem[21][2]" is a latch
    Warning: Node "dram:inst2|mem[29][2]" is a latch
    Warning: Node "dram:inst2|mem[11][2]" is a latch
    Warning: Node "dram:inst2|mem[3][2]" is a latch
    Warning: Node "dram:inst2|mem[19][2]" is a latch
    Warning: Node "dram:inst2|mem[27][2]" is a latch
    Warning: Node "dram:inst2|mem[9][2]" is a latch
    Warning: Node "dram:inst2|mem[1][2]" is a latch
    Warning: Node "dram:inst2|mem[17][2]" is a latch
    Warning: Node "dram:inst2|mem[25][2]" is a latch
    Warning: Node "dram:inst2|mem[7][2]" is a latch
    Warning: Node "dram:inst2|mem[15][2]" is a latch
    Warning: Node "dram:inst2|mem[23][2]" is a latch
    Warning: Node "dram:inst2|mem[31][2]" is a latch
    Warning: Node "dram:inst2|mem[16][2]" is a latch
    Warning: Node "dram:inst2|mem[20][2]" is a latch
    Warning: Node "dram:inst2|mem[18][2]" is a latch
    Warning: Node "dram:inst2|mem[22][2]" is a latch
    Warning: Node "dram:inst2|mem[10][2]" is a latch
    Warning: Node "dram:inst2|mem[8][2]" is a latch
    Warning: Node "dram:inst2|mem[12][2]" is a latch
    Warning: Node "dram:inst2|mem[14][2]" is a latch
    Warning: Node "dram:inst2|mem[2][2]" is a latch
    Warning: Node "dram:inst2|mem[0][2]" is a latch
    Warning: Node "dram:inst2|mem[6][2]" is a latch
    Warning: Node "dram:inst2|mem[4][2]" is a latch
    Warning: Node "dram:inst2|mem[24][2]" is a latch
    Warning: Node "dram:inst2|mem[28][2]" is a latch
    Warning: Node "dram:inst2|mem[26][2]" is a latch
    Warning: Node "dram:inst2|mem[30][2]" is a latch
    Warning: Node "dram:inst2|mem[17][1]" is a latch
    Warning: Node "dram:inst2|mem[25][1]" is a latch
    Warning: Node "dram:inst2|mem[21][1]" is a latch
    Warning: Node "dram:inst2|mem[29][1]" is a latch
    Warning: Node "dram:inst2|mem[3][1]" is a latch
    Warning: Node "dram:inst2|mem[11][1]" is a latch
    Warning: Node "dram:inst2|mem[15][1]" is a latch
    Warning: Node "dram:inst2|mem[7][1]" is a latch
    Warning: Node "dram:inst2|mem[9][1]" is a latch
    Warning: Node "dram:inst2|mem[1][1]" is a latch
    Warning: Node "dram:inst2|mem[5][1]" is a latch
    Warning: Node "dram:inst2|mem[13][1]" is a latch
    Warning: Node "dram:inst2|mem[27][1]" is a latch
    Warning: Node "dram:inst2|mem[19][1]" is a latch
    Warning: Node "dram:inst2|mem[23][1]" is a latch
    Warning: Node "dram:inst2|mem[31][1]" is a latch
    Warning: Node "dram:inst2|mem[16][1]" is a latch
    Warning: Node "dram:inst2|mem[24][1]" is a latch
    Warning: Node "dram:inst2|mem[18][1]" is a latch
    Warning: Node "dram:inst2|mem[26][1]" is a latch
    Warning: Node "dram:inst2|mem[6][1]" is a latch
    Warning: Node "dram:inst2|mem[4][1]" is a latch
    Warning: Node "dram:inst2|mem[14][1]" is a latch
    Warning: Node "dram:inst2|mem[12][1]" is a latch
    Warning: Node "dram:inst2|mem[2][1]" is a latch
    Warning: Node "dram:inst2|mem[0][1]" is a latch
    Warning: Node "dram:inst2|mem[10][1]" is a latch
    Warning: Node "dram:inst2|mem[8][1]" is a latch
    Warning: Node "dram:inst2|mem[22][1]" is a latch
    Warning: Node "dram:inst2|mem[20][1]" is a latch
    Warning: Node "dram:inst2|mem[28][1]" is a latch
    Warning: Node "dram:inst2|mem[30][1]" is a latch
    Warning: Node "dram:inst2|mem[11][0]" is a latch
    Warning: Node "dram:inst2|mem[3][0]" is a latch
    Warning: Node "dram:inst2|mem[19][0]" is a latch
    Warning: Node "dram:inst2|mem[27][0]" is a latch
    Warning: Node "dram:inst2|mem[13][0]" is a latch
    Warning: Node "dram:inst2|mem[5][0]" is a latch
    Warning: Node "dram:inst2|mem[21][0]" is a latch
    Warning: Node "dram:inst2|mem[29][0]" is a latch
    Warning: Node "dram:inst2|mem[1][0]" is a latch
    Warning: Node "dram:inst2|mem[9][0]" is a latch
    Warning: Node "dram:inst2|mem[17][0]" is a latch
    Warning: Node "dram:inst2|mem[25][0]" is a latch
    Warning: Node "dram:inst2|mem[7][0]" is a latch
    Warning: Node "dram:inst2|mem[15][0]" is a latch
    Warning: Node "dram:inst2|mem[23][0]" is a latch
    Warning: Node "dram:inst2|mem[31][0]" is a latch
    Warning: Node "dram:inst2|mem[18][0]" is a latch
    Warning: Node "dram:inst2|mem[16][0]" is a latch
    Warning: Node "dram:inst2|mem[20][0]" is a latch
    Warning: Node "dram:inst2|mem[22][0]" is a latch
    Warning: Node "dram:inst2|mem[8][0]" is a latch
    Warning: Node "dram:inst2|mem[12][0]" is a latch
    Warning: Node "dram:inst2|mem[14][0]" is a latch
    Warning: Node "dram:inst2|mem[10][0]" is a latch
    Warning: Node "dram:inst2|mem[0][0]" is a latch
    Warning: Node "dram:inst2|mem[4][0]" is a latch
    Warning: Node "dram:inst2|mem[2][0]" is a latch
    Warning: Node "dram:inst2|mem[6][0]" is a latch
    Warning: Node "dram:inst2|mem[26][0]" is a latch
    Warning: Node "dram:inst2|mem[24][0]" is a latch
    Warning: Node "dram:inst2|mem[28][0]" is a latch
    Warning: Node "dram:inst2|mem[30][0]" is a latch
    Warning: Node "dram:inst2|mem[13][15]" is a latch
    Warning: Node "dram:inst2|mem[5][15]" is a latch
    Warning: Node "dram:inst2|mem[29][15]" is a latch
    Warning: Node "dram:inst2|mem[21][15]" is a latch
    Warning: Node "dram:inst2|mem[11][15]" is a latch
    Warning: Node "dram:inst2|mem[3][15]" is a latch
    Warning: Node "dram:inst2|mem[19][15]" is a latch
    Warning: Node "dram:inst2|mem[27][15]" is a latch
    Warning: Node "dram:inst2|mem[1][15]" is a latch
    Warning: Node "dram:inst2|mem[9][15]" is a latch
    Warning: Node "dram:inst2|mem[17][15]" is a latch
    Warning: Node "dram:inst2|mem[25][15]" is a latch
    Warning: Node "dram:inst2|mem[15][15]" is a latch
    Warning: Node "dram:inst2|mem[7][15]" is a latch
    Warning: Node "dram:inst2|mem[23][15]" is a latch
    Warning: Node "dram:inst2|mem[31][15]" is a latch
    Warning: Node "dram:inst2|mem[16][15]" is a latch
    Warning: Node "dram:inst2|mem[20][15]" is a latch
    Warning: Node "dram:inst2|mem[18][15]" is a latch
    Warning: Node "dram:inst2|mem[22][15]" is a latch
    Warning: Node "dram:inst2|mem[10][15]" is a latch
    Warning: Node "dram:inst2|mem[8][15]" is a latch
    Warning: Node "dram:inst2|mem[12][15]" is a latch
    Warning: Node "dram:inst2|mem[14][15]" is a latch
    Warning: Node "dram:inst2|mem[0][15]" is a latch
    Warning: Node "dram:inst2|mem[2][15]" is a latch
    Warning: Node "dram:inst2|mem[6][15]" is a latch
    Warning: Node "dram:inst2|mem[4][15]" is a latch
    Warning: Node "dram:inst2|mem[28][15]" is a latch
    Warning: Node "dram:inst2|mem[24][15]" is a latch
    Warning: Node "dram:inst2|mem[26][15]" is a latch
    Warning: Node "dram:inst2|mem[30][15]" is a latch
    Warning: Node "dram:inst2|data[15]$latch" is a latch
    Warning: Node "dram:inst2|mem[3][14]" is a latch
    Warning: Node "dram:inst2|mem[11][14]" is a latch
    Warning: Node "dram:inst2|mem[19][14]" is a latch
    Warning: Node "dram:inst2|mem[27][14]" is a latch
    Warning: Node "dram:inst2|mem[21][14]" is a latch
    Warning: Node "dram:inst2|mem[5][14]" is a latch
    Warning: Node "dram:inst2|mem[13][14]" is a latch
    Warning: Node "dram:inst2|mem[29][14]" is a latch
    Warning: Node "dram:inst2|mem[1][14]" is a latch
    Warning: Node "dram:inst2|mem[9][14]" is a latch
    Warning: Node "dram:inst2|mem[25][14]" is a latch
    Warning: Node "dram:inst2|mem[17][14]" is a latch
    Warning: Node "dram:inst2|mem[23][14]" is a latch
    Warning: Node "dram:inst2|mem[7][14]" is a latch
    Warning: Node "dram:inst2|mem[31][14]" is a latch
    Warning: Node "dram:inst2|mem[15][14]" is a latch
    Warning: Node "dram:inst2|mem[12][14]" is a latch
    Warning: Node "dram:inst2|mem[8][14]" is a latch
    Warning: Node "dram:inst2|mem[10][14]" is a latch
    Warning: Node "dram:inst2|mem[14][14]" is a latch
    Warning: Node "dram:inst2|mem[16][14]" is a latch
    Warning: Node "dram:inst2|mem[18][14]" is a latch
    Warning: Node "dram:inst2|mem[20][14]" is a latch
    Warning: Node "dram:inst2|mem[22][14]" is a latch
    Warning: Node "dram:inst2|mem[4][14]" is a latch
    Warning: Node "dram:inst2|mem[0][14]" is a latch
    Warning: Node "dram:inst2|mem[2][14]" is a latch
    Warning: Node "dram:inst2|mem[6][14]" is a latch
    Warning: Node "dram:inst2|mem[26][14]" is a latch
    Warning: Node "dram:inst2|mem[24][14]" is a latch
    Warning: Node "dram:inst2|mem[28][14]" is a latch
    Warning: Node "dram:inst2|mem[30][14]" is a latch
    Warning: Node "dram:inst2|data[14]$latch" is a latch
    Warning: Node "dram:inst2|mem[5][13]" is a latch
    Warning: Node "dram:inst2|mem[13][13]" is a latch
    Warning: Node "dram:inst2|mem[29][13]" is a latch
    Warning: Node "dram:inst2|mem[21][13]" is a latch
    Warning: Node "dram:inst2|mem[19][13]" is a latch
    Warning: Node "dram:inst2|mem[3][13]" is a latch
    Warning: Node "dram:inst2|mem[27][13]" is a latch
    Warning: Node "dram:inst2|mem[11][13]" is a latch
    Warning: Node "dram:inst2|mem[17][13]" is a latch
    Warning: Node "dram:inst2|mem[1][13]" is a latch
    Warning: Node "dram:inst2|mem[9][13]" is a latch
    Warning: Node "dram:inst2|mem[25][13]" is a latch
    Warning: Node "dram:inst2|mem[15][13]" is a latch
    Warning: Node "dram:inst2|mem[7][13]" is a latch
    Warning: Node "dram:inst2|mem[23][13]" is a latch
    Warning: Node "dram:inst2|mem[31][13]" is a latch
    Warning: Node "dram:inst2|mem[16][13]" is a latch
    Warning: Node "dram:inst2|mem[20][13]" is a latch
    Warning: Node "dram:inst2|mem[18][13]" is a latch
    Warning: Node "dram:inst2|mem[22][13]" is a latch
    Warning: Node "dram:inst2|mem[8][13]" is a latch
    Warning: Node "dram:inst2|mem[10][13]" is a latch
    Warning: Node "dram:inst2|mem[12][13]" is a latch
    Warning: Node "dram:inst2|mem[14][13]" is a latch
    Warning: Node "dram:inst2|mem[0][13]" is a latch
    Warning: Node "dram:inst2|mem[2][13]" is a latch
    Warning: Node "dram:inst2|mem[6][13]" is a latch
    Warning: Node "dram:inst2|mem[4][13]" is a latch
    Warning: Node "dram:inst2|mem[28][13]" is a latch
    Warning: Node "dram:inst2|mem[24][13]" is a latch
    Warning: Node "dram:inst2|mem[26][13]" is a latch
    Warning: Node "dram:inst2|mem[30][13]" is a latch
    Warning: Node "dram:inst2|data[13]$latch" is a latch
    Warning: Node "dram:inst2|mem[11][12]" is a latch
    Warning: Node "dram:inst2|mem[3][12]" is a latch
    Warning: Node "dram:inst2|mem[27][12]" is a latch
    Warning: Node "dram:inst2|mem[19][12]" is a latch
    Warning: Node "dram:inst2|mem[21][12]" is a latch
    Warning: Node "dram:inst2|mem[5][12]" is a latch
    Warning: Node "dram:inst2|mem[13][12]" is a latch
    Warning: Node "dram:inst2|mem[29][12]" is a latch
    Warning: Node "dram:inst2|mem[9][12]" is a latch
    Warning: Node "dram:inst2|mem[1][12]" is a latch
    Warning: Node "dram:inst2|mem[25][12]" is a latch
    Warning: Node "dram:inst2|mem[17][12]" is a latch
    Warning: Node "dram:inst2|mem[7][12]" is a latch
    Warning: Node "dram:inst2|mem[23][12]" is a latch
    Warning: Node "dram:inst2|mem[31][12]" is a latch
    Warning: Node "dram:inst2|mem[15][12]" is a latch
    Warning: Node "dram:inst2|mem[8][12]" is a latch
    Warning: Node "dram:inst2|mem[12][12]" is a latch
    Warning: Node "dram:inst2|mem[14][12]" is a latch
    Warning: Node "dram:inst2|mem[10][12]" is a latch
    Warning: Node "dram:inst2|mem[18][12]" is a latch
    Warning: Node "dram:inst2|mem[16][12]" is a latch
    Warning: Node "dram:inst2|mem[20][12]" is a latch
    Warning: Node "dram:inst2|mem[22][12]" is a latch
    Warning: Node "dram:inst2|mem[4][12]" is a latch
    Warning: Node "dram:inst2|mem[0][12]" is a latch
    Warning: Node "dram:inst2|mem[6][12]" is a latch
    Warning: Node "dram:inst2|mem[2][12]" is a latch
    Warning: Node "dram:inst2|mem[26][12]" is a latch
    Warning: Node "dram:inst2|mem[24][12]" is a latch
    Warning: Node "dram:inst2|mem[28][12]" is a latch
    Warning: Node "dram:inst2|mem[30][12]" is a latch
    Warning: Node "dram:inst2|data[12]$latch" is a latch
    Warning: Node "dram:inst2|mem[13][11]" is a latch
    Warning: Node "dram:inst2|mem[5][11]" is a latch
    Warning: Node "dram:inst2|mem[21][11]" is a latch
    Warning: Node "dram:inst2|mem[29][11]" is a latch
    Warning: Node "dram:inst2|mem[3][11]" is a latch
    Warning: Node "dram:inst2|mem[19][11]" is a latch
    Warning: Node "dram:inst2|mem[11][11]" is a latch
    Warning: Node "dram:inst2|mem[27][11]" is a latch
    Warning: Node "dram:inst2|mem[17][11]" is a latch
    Warning: Node "dram:inst2|mem[1][11]" is a latch
    Warning: Node "dram:inst2|mem[9][11]" is a latch
    Warning: Node "dram:inst2|mem[25][11]" is a latch
    Warning: Node "dram:inst2|mem[7][11]" is a latch
    Warning: Node "dram:inst2|mem[15][11]" is a latch
    Warning: Node "dram:inst2|mem[31][11]" is a latch
    Warning: Node "dram:inst2|mem[23][11]" is a latch
    Warning: Node "dram:inst2|mem[20][11]" is a latch
    Warning: Node "dram:inst2|mem[16][11]" is a latch
    Warning: Node "dram:inst2|mem[22][11]" is a latch
    Warning: Node "dram:inst2|mem[18][11]" is a latch
    Warning: Node "dram:inst2|mem[10][11]" is a latch
    Warning: Node "dram:inst2|mem[8][11]" is a latch
    Warning: Node "dram:inst2|mem[14][11]" is a latch
    Warning: Node "dram:inst2|mem[12][11]" is a latch
    Warning: Node "dram:inst2|mem[2][11]" is a latch
    Warning: Node "dram:inst2|mem[0][11]" is a latch
    Warning: Node "dram:inst2|mem[4][11]" is a latch
    Warning: Node "dram:inst2|mem[6][11]" is a latch
    Warning: Node "dram:inst2|mem[28][11]" is a latch
    Warning: Node "dram:inst2|mem[24][11]" is a latch
    Warning: Node "dram:inst2|mem[26][11]" is a latch
    Warning: Node "dram:inst2|mem[30][11]" is a latch
    Warning: Node "dram:inst2|data[11]$latch" is a latch
    Warning: Node "dram:inst2|mem[11][10]" is a latch
    Warning: Node "dram:inst2|mem[3][10]" is a latch
    Warning: Node "dram:inst2|mem[19][10]" is a latch
    Warning: Node "dram:inst2|mem[27][10]" is a latch
    Warning: Node "dram:inst2|mem[21][10]" is a latch
    Warning: Node "dram:inst2|mem[5][10]" is a latch
    Warning: Node "dram:inst2|mem[13][10]" is a latch
    Warning: Node "dram:inst2|mem[29][10]" is a latch
    Warning: Node "dram:inst2|mem[1][10]" is a latch
    Warning: Node "dram:inst2|mem[9][10]" is a latch
    Warning: Node "dram:inst2|mem[17][10]" is a latch
    Warning: Node "dram:inst2|mem[25][10]" is a latch
    Warning: Node "dram:inst2|mem[23][10]" is a latch
    Warning: Node "dram:inst2|mem[7][10]" is a latch
    Warning: Node "dram:inst2|mem[15][10]" is a latch
    Warning: Node "dram:inst2|mem[31][10]" is a latch
    Warning: Node "dram:inst2|mem[12][10]" is a latch
    Warning: Node "dram:inst2|mem[8][10]" is a latch
    Warning: Node "dram:inst2|mem[10][10]" is a latch
    Warning: Node "dram:inst2|mem[14][10]" is a latch
    Warning: Node "dram:inst2|mem[18][10]" is a latch
    Warning: Node "dram:inst2|mem[16][10]" is a latch
    Warning: Node "dram:inst2|mem[20][10]" is a latch
    Warning: Node "dram:inst2|mem[22][10]" is a latch
    Warning: Node "dram:inst2|mem[4][10]" is a latch
    Warning: Node "dram:inst2|mem[0][10]" is a latch
    Warning: Node "dram:inst2|mem[2][10]" is a latch
    Warning: Node "dram:inst2|mem[6][10]" is a latch
    Warning: Node "dram:inst2|mem[26][10]" is a latch
    Warning: Node "dram:inst2|mem[24][10]" is a latch
    Warning: Node "dram:inst2|mem[28][10]" is a latch
    Warning: Node "dram:inst2|mem[30][10]" is a latch
    Warning: Node "dram:inst2|data[10]$latch" is a latch
    Warning: Node "dram:inst2|mem[5][9]" is a latch
    Warning: Node "dram:inst2|mem[13][9]" is a latch
    Warning: Node "dram:inst2|mem[29][9]" is a latch
    Warning: Node "dram:inst2|mem[21][9]" is a latch
    Warning: Node "dram:inst2|mem[19][9]" is a latch
    Warning: Node "dram:inst2|mem[3][9]" is a latch
    Warning: Node "dram:inst2|mem[11][9]" is a latch
    Warning: Node "dram:inst2|mem[27][9]" is a latch
    Warning: Node "dram:inst2|mem[17][9]" is a latch
    Warning: Node "dram:inst2|mem[1][9]" is a latch
    Warning: Node "dram:inst2|mem[9][9]" is a latch
    Warning: Node "dram:inst2|mem[25][9]" is a latch
    Warning: Node "dram:inst2|mem[15][9]" is a latch
    Warning: Node "dram:inst2|mem[7][9]" is a latch
    Warning: Node "dram:inst2|mem[23][9]" is a latch
    Warning: Node "dram:inst2|mem[31][9]" is a latch
    Warning: Node "dram:inst2|mem[16][9]" is a latch
    Warning: Node "dram:inst2|mem[20][9]" is a latch
    Warning: Node "dram:inst2|mem[22][9]" is a latch
    Warning: Node "dram:inst2|mem[18][9]" is a latch
    Warning: Node "dram:inst2|mem[8][9]" is a latch
    Warning: Node "dram:inst2|mem[10][9]" is a latch
    Warning: Node "dram:inst2|mem[12][9]" is a latch
    Warning: Node "dram:inst2|mem[14][9]" is a latch
    Warning: Node "dram:inst2|mem[2][9]" is a latch
    Warning: Node "dram:inst2|mem[0][9]" is a latch
    Warning: Node "dram:inst2|mem[6][9]" is a latch
    Warning: Node "dram:inst2|mem[4][9]" is a latch
    Warning: Node "dram:inst2|mem[24][9]" is a latch
    Warning: Node "dram:inst2|mem[28][9]" is a latch
    Warning: Node "dram:inst2|mem[26][9]" is a latch
    Warning: Node "dram:inst2|mem[30][9]" is a latch
    Warning: Node "dram:inst2|data[9]$latch" is a latch
    Warning: Node "dram:inst2|mem[11][8]" is a latch
    Warning: Node "dram:inst2|mem[3][8]" is a latch
    Warning: Node "dram:inst2|mem[19][8]" is a latch
    Warning: Node "dram:inst2|mem[27][8]" is a latch
    Warning: Node "dram:inst2|mem[5][8]" is a latch
    Warning: Node "dram:inst2|mem[21][8]" is a latch
    Warning: Node "dram:inst2|mem[13][8]" is a latch
    Warning: Node "dram:inst2|mem[29][8]" is a latch
    Warning: Node "dram:inst2|mem[9][8]" is a latch
    Warning: Node "dram:inst2|mem[1][8]" is a latch
    Warning: Node "dram:inst2|mem[25][8]" is a latch
    Warning: Node "dram:inst2|mem[17][8]" is a latch
    Warning: Node "dram:inst2|mem[23][8]" is a latch
    Warning: Node "dram:inst2|mem[7][8]" is a latch
    Warning: Node "dram:inst2|mem[31][8]" is a latch
    Warning: Node "dram:inst2|mem[15][8]" is a latch
    Warning: Node "dram:inst2|mem[12][8]" is a latch
    Warning: Node "dram:inst2|mem[8][8]" is a latch
    Warning: Node "dram:inst2|mem[14][8]" is a latch
    Warning: Node "dram:inst2|mem[10][8]" is a latch
    Warning: Node "dram:inst2|mem[18][8]" is a latch
    Warning: Node "dram:inst2|mem[16][8]" is a latch
    Warning: Node "dram:inst2|mem[20][8]" is a latch
    Warning: Node "dram:inst2|mem[22][8]" is a latch
    Warning: Node "dram:inst2|mem[0][8]" is a latch
    Warning: Node "dram:inst2|mem[4][8]" is a latch
    Warning: Node "dram:inst2|mem[6][8]" is a latch
    Warning: Node "dram:inst2|mem[2][8]" is a latch
    Warning: Node "dram:inst2|mem[26][8]" is a latch
    Warning: Node "dram:inst2|mem[24][8]" is a latch
    Warning: Node "dram:inst2|mem[28][8]" is a latch
    Warning: Node "dram:inst2|mem[30][8]" is a latch
    Warning: Node "dram:inst2|data[8]$latch" is a latch
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[11][8]"
    Info: Node "dram:inst2|Mux~2488"
    Info: Node "dram:inst2|Mux~2489"
    Info: Node "dram:inst2|Mux~2497"
    Info: Node "dram:inst2|Mux~2508"
    Info: Node "dram:inst2|data[8]$latch"
    Info: Node "dram:inst2|mem[19][8]"
    Info: Node "dram:inst2|mem[3][8]"
    Info: Node "dram:inst2|mem[27][8]"
    Info: Node "dram:inst2|mem[13][8]"
    Info: Node "dram:inst2|Mux~2491"
    Info: Node "dram:inst2|Mux~2494"
    Info: Node "dram:inst2|mem[21][8]"
    Info: Node "dram:inst2|Mux~2490"
    Info: Node "dram:inst2|mem[5][8]"
    Info: Node "dram:inst2|mem[29][8]"
    Info: Node "dram:inst2|mem[17][8]"
    Info: Node "dram:inst2|Mux~2493"
    Info: Node "dram:inst2|mem[9][8]"
    Info: Node "dram:inst2|Mux~2492"
    Info: Node "dram:inst2|mem[1][8]"
    Info: Node "dram:inst2|mem[25][8]"
    Info: Node "dram:inst2|mem[15][8]"
    Info: Node "dram:inst2|Mux~2496"
    Info: Node "dram:inst2|mem[23][8]"
    Info: Node "dram:inst2|Mux~2495"
    Info: Node "dram:inst2|mem[7][8]"
    Info: Node "dram:inst2|mem[31][8]"
    Info: Node "dram:inst2|mem[10][8]"
    Info: Node "dram:inst2|Mux~2499"
    Info: Node "dram:inst2|Mux~2507"
    Info: Node "dram:inst2|mem[12][8]"
    Info: Node "dram:inst2|Mux~2498"
    Info: Node "dram:inst2|mem[8][8]"
    Info: Node "dram:inst2|mem[14][8]"
    Info: Node "dram:inst2|mem[20][8]"
    Info: Node "dram:inst2|Mux~2501"
    Info: Node "dram:inst2|Mux~2504"
    Info: Node "dram:inst2|mem[18][8]"
    Info: Node "dram:inst2|Mux~2500"
    Info: Node "dram:inst2|mem[16][8]"
    Info: Node "dram:inst2|mem[22][8]"
    Info: Node "dram:inst2|mem[2][8]"
    Info: Node "dram:inst2|Mux~2503"
    Info: Node "dram:inst2|mem[4][8]"
    Info: Node "dram:inst2|Mux~2502"
    Info: Node "dram:inst2|mem[0][8]"
    Info: Node "dram:inst2|mem[6][8]"
    Info: Node "dram:inst2|mem[28][8]"
    Info: Node "dram:inst2|Mux~2506"
    Info: Node "dram:inst2|mem[26][8]"
    Info: Node "dram:inst2|Mux~2505"
    Info: Node "dram:inst2|mem[24][8]"
    Info: Node "dram:inst2|mem[30][8]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[5][9]"
    Info: Node "dram:inst2|Mux~2467"
    Info: Node "dram:inst2|Mux~2468"
    Info: Node "dram:inst2|Mux~2476"
    Info: Node "dram:inst2|Mux~2487"
    Info: Node "dram:inst2|data[9]$latch"
    Info: Node "dram:inst2|mem[21][9]"
    Info: Node "dram:inst2|mem[13][9]"
    Info: Node "dram:inst2|mem[29][9]"
    Info: Node "dram:inst2|mem[11][9]"
    Info: Node "dram:inst2|Mux~2470"
    Info: Node "dram:inst2|Mux~2473"
    Info: Node "dram:inst2|mem[19][9]"
    Info: Node "dram:inst2|Mux~2469"
    Info: Node "dram:inst2|mem[3][9]"
    Info: Node "dram:inst2|mem[27][9]"
    Info: Node "dram:inst2|mem[9][9]"
    Info: Node "dram:inst2|Mux~2472"
    Info: Node "dram:inst2|mem[17][9]"
    Info: Node "dram:inst2|Mux~2471"
    Info: Node "dram:inst2|mem[1][9]"
    Info: Node "dram:inst2|mem[25][9]"
    Info: Node "dram:inst2|mem[23][9]"
    Info: Node "dram:inst2|Mux~2475"
    Info: Node "dram:inst2|mem[15][9]"
    Info: Node "dram:inst2|Mux~2474"
    Info: Node "dram:inst2|mem[7][9]"
    Info: Node "dram:inst2|mem[31][9]"
    Info: Node "dram:inst2|mem[18][9]"
    Info: Node "dram:inst2|Mux~2478"
    Info: Node "dram:inst2|Mux~2486"
    Info: Node "dram:inst2|mem[20][9]"
    Info: Node "dram:inst2|Mux~2477"
    Info: Node "dram:inst2|mem[16][9]"
    Info: Node "dram:inst2|mem[22][9]"
    Info: Node "dram:inst2|mem[12][9]"
    Info: Node "dram:inst2|Mux~2480"
    Info: Node "dram:inst2|Mux~2483"
    Info: Node "dram:inst2|mem[10][9]"
    Info: Node "dram:inst2|Mux~2479"
    Info: Node "dram:inst2|mem[8][9]"
    Info: Node "dram:inst2|mem[14][9]"
    Info: Node "dram:inst2|mem[4][9]"
    Info: Node "dram:inst2|Mux~2482"
    Info: Node "dram:inst2|mem[2][9]"
    Info: Node "dram:inst2|Mux~2481"
    Info: Node "dram:inst2|mem[0][9]"
    Info: Node "dram:inst2|mem[6][9]"
    Info: Node "dram:inst2|mem[26][9]"
    Info: Node "dram:inst2|Mux~2485"
    Info: Node "dram:inst2|mem[28][9]"
    Info: Node "dram:inst2|Mux~2484"
    Info: Node "dram:inst2|mem[24][9]"
    Info: Node "dram:inst2|mem[30][9]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[11][10]"
    Info: Node "dram:inst2|Mux~2446"
    Info: Node "dram:inst2|Mux~2447"
    Info: Node "dram:inst2|Mux~2455"
    Info: Node "dram:inst2|Mux~2466"
    Info: Node "dram:inst2|data[10]$latch"
    Info: Node "dram:inst2|mem[19][10]"
    Info: Node "dram:inst2|mem[3][10]"
    Info: Node "dram:inst2|mem[27][10]"
    Info: Node "dram:inst2|mem[13][10]"
    Info: Node "dram:inst2|Mux~2449"
    Info: Node "dram:inst2|Mux~2452"
    Info: Node "dram:inst2|mem[21][10]"
    Info: Node "dram:inst2|Mux~2448"
    Info: Node "dram:inst2|mem[5][10]"
    Info: Node "dram:inst2|mem[29][10]"
    Info: Node "dram:inst2|mem[17][10]"
    Info: Node "dram:inst2|Mux~2451"
    Info: Node "dram:inst2|mem[9][10]"
    Info: Node "dram:inst2|Mux~2450"
    Info: Node "dram:inst2|mem[1][10]"
    Info: Node "dram:inst2|mem[25][10]"
    Info: Node "dram:inst2|mem[15][10]"
    Info: Node "dram:inst2|Mux~2454"
    Info: Node "dram:inst2|mem[23][10]"
    Info: Node "dram:inst2|Mux~2453"
    Info: Node "dram:inst2|mem[7][10]"
    Info: Node "dram:inst2|mem[31][10]"
    Info: Node "dram:inst2|mem[10][10]"
    Info: Node "dram:inst2|Mux~2457"
    Info: Node "dram:inst2|Mux~2465"
    Info: Node "dram:inst2|mem[12][10]"
    Info: Node "dram:inst2|Mux~2456"
    Info: Node "dram:inst2|mem[8][10]"
    Info: Node "dram:inst2|mem[14][10]"
    Info: Node "dram:inst2|mem[20][10]"
    Info: Node "dram:inst2|Mux~2459"
    Info: Node "dram:inst2|Mux~2462"
    Info: Node "dram:inst2|mem[18][10]"
    Info: Node "dram:inst2|Mux~2458"
    Info: Node "dram:inst2|mem[16][10]"
    Info: Node "dram:inst2|mem[22][10]"
    Info: Node "dram:inst2|mem[2][10]"
    Info: Node "dram:inst2|Mux~2461"
    Info: Node "dram:inst2|mem[4][10]"
    Info: Node "dram:inst2|Mux~2460"
    Info: Node "dram:inst2|mem[0][10]"
    Info: Node "dram:inst2|mem[6][10]"
    Info: Node "dram:inst2|mem[28][10]"
    Info: Node "dram:inst2|Mux~2464"
    Info: Node "dram:inst2|mem[26][10]"
    Info: Node "dram:inst2|Mux~2463"
    Info: Node "dram:inst2|mem[24][10]"
    Info: Node "dram:inst2|mem[30][10]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[13][11]"
    Info: Node "dram:inst2|Mux~2425"
    Info: Node "dram:inst2|Mux~2426"
    Info: Node "dram:inst2|Mux~2434"
    Info: Node "dram:inst2|Mux~2445"
    Info: Node "dram:inst2|data[11]$latch"
    Info: Node "dram:inst2|mem[21][11]"
    Info: Node "dram:inst2|mem[5][11]"
    Info: Node "dram:inst2|mem[29][11]"
    Info: Node "dram:inst2|mem[11][11]"
    Info: Node "dram:inst2|Mux~2428"
    Info: Node "dram:inst2|Mux~2431"
    Info: Node "dram:inst2|mem[19][11]"
    Info: Node "dram:inst2|Mux~2427"
    Info: Node "dram:inst2|mem[3][11]"
    Info: Node "dram:inst2|mem[27][11]"
    Info: Node "dram:inst2|mem[9][11]"
    Info: Node "dram:inst2|Mux~2430"
    Info: Node "dram:inst2|mem[17][11]"
    Info: Node "dram:inst2|Mux~2429"
    Info: Node "dram:inst2|mem[1][11]"
    Info: Node "dram:inst2|mem[25][11]"
    Info: Node "dram:inst2|mem[23][11]"
    Info: Node "dram:inst2|Mux~2433"
    Info: Node "dram:inst2|mem[15][11]"
    Info: Node "dram:inst2|Mux~2432"
    Info: Node "dram:inst2|mem[7][11]"
    Info: Node "dram:inst2|mem[31][11]"
    Info: Node "dram:inst2|mem[18][11]"
    Info: Node "dram:inst2|Mux~2436"
    Info: Node "dram:inst2|Mux~2444"
    Info: Node "dram:inst2|mem[20][11]"
    Info: Node "dram:inst2|Mux~2435"
    Info: Node "dram:inst2|mem[16][11]"
    Info: Node "dram:inst2|mem[22][11]"
    Info: Node "dram:inst2|mem[12][11]"
    Info: Node "dram:inst2|Mux~2438"
    Info: Node "dram:inst2|Mux~2441"
    Info: Node "dram:inst2|mem[10][11]"
    Info: Node "dram:inst2|Mux~2437"
    Info: Node "dram:inst2|mem[8][11]"
    Info: Node "dram:inst2|mem[14][11]"
    Info: Node "dram:inst2|mem[4][11]"
    Info: Node "dram:inst2|Mux~2440"
    Info: Node "dram:inst2|mem[2][11]"
    Info: Node "dram:inst2|Mux~2439"
    Info: Node "dram:inst2|mem[0][11]"
    Info: Node "dram:inst2|mem[6][11]"
    Info: Node "dram:inst2|mem[26][11]"
    Info: Node "dram:inst2|Mux~2443"
    Info: Node "dram:inst2|mem[28][11]"
    Info: Node "dram:inst2|Mux~2442"
    Info: Node "dram:inst2|mem[24][11]"
    Info: Node "dram:inst2|mem[30][11]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[11][12]"
    Info: Node "dram:inst2|Mux~2404"
    Info: Node "dram:inst2|Mux~2405"
    Info: Node "dram:inst2|Mux~2413"
    Info: Node "dram:inst2|Mux~2424"
    Info: Node "dram:inst2|data[12]$latch"
    Info: Node "dram:inst2|mem[19][12]"
    Info: Node "dram:inst2|mem[3][12]"
    Info: Node "dram:inst2|mem[27][12]"
    Info: Node "dram:inst2|mem[13][12]"
    Info: Node "dram:inst2|Mux~2407"
    Info: Node "dram:inst2|Mux~2410"
    Info: Node "dram:inst2|mem[21][12]"
    Info: Node "dram:inst2|Mux~2406"
    Info: Node "dram:inst2|mem[5][12]"
    Info: Node "dram:inst2|mem[29][12]"
    Info: Node "dram:inst2|mem[17][12]"
    Info: Node "dram:inst2|Mux~2409"
    Info: Node "dram:inst2|mem[9][12]"
    Info: Node "dram:inst2|Mux~2408"
    Info: Node "dram:inst2|mem[1][12]"
    Info: Node "dram:inst2|mem[25][12]"
    Info: Node "dram:inst2|mem[15][12]"
    Info: Node "dram:inst2|Mux~2412"
    Info: Node "dram:inst2|mem[23][12]"
    Info: Node "dram:inst2|Mux~2411"
    Info: Node "dram:inst2|mem[7][12]"
    Info: Node "dram:inst2|mem[31][12]"
    Info: Node "dram:inst2|mem[10][12]"
    Info: Node "dram:inst2|Mux~2415"
    Info: Node "dram:inst2|Mux~2423"
    Info: Node "dram:inst2|mem[12][12]"
    Info: Node "dram:inst2|Mux~2414"
    Info: Node "dram:inst2|mem[8][12]"
    Info: Node "dram:inst2|mem[14][12]"
    Info: Node "dram:inst2|mem[20][12]"
    Info: Node "dram:inst2|Mux~2417"
    Info: Node "dram:inst2|Mux~2420"
    Info: Node "dram:inst2|mem[18][12]"
    Info: Node "dram:inst2|Mux~2416"
    Info: Node "dram:inst2|mem[16][12]"
    Info: Node "dram:inst2|mem[22][12]"
    Info: Node "dram:inst2|mem[2][12]"
    Info: Node "dram:inst2|Mux~2419"
    Info: Node "dram:inst2|mem[4][12]"
    Info: Node "dram:inst2|Mux~2418"
    Info: Node "dram:inst2|mem[0][12]"
    Info: Node "dram:inst2|mem[6][12]"
    Info: Node "dram:inst2|mem[28][12]"
    Info: Node "dram:inst2|Mux~2422"
    Info: Node "dram:inst2|mem[26][12]"
    Info: Node "dram:inst2|Mux~2421"
    Info: Node "dram:inst2|mem[24][12]"
    Info: Node "dram:inst2|mem[30][12]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[5][13]"
    Info: Node "dram:inst2|Mux~2383"
    Info: Node "dram:inst2|Mux~2384"
    Info: Node "dram:inst2|Mux~2392"
    Info: Node "dram:inst2|Mux~2403"
    Info: Node "dram:inst2|data[13]$latch"
    Info: Node "dram:inst2|mem[21][13]"
    Info: Node "dram:inst2|mem[13][13]"
    Info: Node "dram:inst2|mem[29][13]"
    Info: Node "dram:inst2|mem[11][13]"
    Info: Node "dram:inst2|Mux~2386"
    Info: Node "dram:inst2|Mux~2389"
    Info: Node "dram:inst2|mem[19][13]"
    Info: Node "dram:inst2|Mux~2385"
    Info: Node "dram:inst2|mem[3][13]"
    Info: Node "dram:inst2|mem[27][13]"
    Info: Node "dram:inst2|mem[9][13]"
    Info: Node "dram:inst2|Mux~2388"
    Info: Node "dram:inst2|mem[17][13]"
    Info: Node "dram:inst2|Mux~2387"
    Info: Node "dram:inst2|mem[1][13]"
    Info: Node "dram:inst2|mem[25][13]"
    Info: Node "dram:inst2|mem[23][13]"
    Info: Node "dram:inst2|Mux~2391"
    Info: Node "dram:inst2|mem[15][13]"
    Info: Node "dram:inst2|Mux~2390"
    Info: Node "dram:inst2|mem[7][13]"
    Info: Node "dram:inst2|mem[31][13]"
    Info: Node "dram:inst2|mem[18][13]"
    Info: Node "dram:inst2|Mux~2394"
    Info: Node "dram:inst2|Mux~2402"
    Info: Node "dram:inst2|mem[20][13]"
    Info: Node "dram:inst2|Mux~2393"
    Info: Node "dram:inst2|mem[16][13]"
    Info: Node "dram:inst2|mem[22][13]"
    Info: Node "dram:inst2|mem[12][13]"
    Info: Node "dram:inst2|Mux~2396"
    Info: Node "dram:inst2|Mux~2399"
    Info: Node "dram:inst2|mem[10][13]"
    Info: Node "dram:inst2|Mux~2395"
    Info: Node "dram:inst2|mem[8][13]"
    Info: Node "dram:inst2|mem[14][13]"
    Info: Node "dram:inst2|mem[4][13]"
    Info: Node "dram:inst2|Mux~2398"
    Info: Node "dram:inst2|mem[2][13]"
    Info: Node "dram:inst2|Mux~2397"
    Info: Node "dram:inst2|mem[0][13]"
    Info: Node "dram:inst2|mem[6][13]"
    Info: Node "dram:inst2|mem[26][13]"
    Info: Node "dram:inst2|Mux~2401"
    Info: Node "dram:inst2|mem[28][13]"
    Info: Node "dram:inst2|Mux~2400"
    Info: Node "dram:inst2|mem[24][13]"
    Info: Node "dram:inst2|mem[30][13]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[3][14]"
    Info: Node "dram:inst2|Mux~2362"
    Info: Node "dram:inst2|Mux~2363"
    Info: Node "dram:inst2|Mux~2371"
    Info: Node "dram:inst2|Mux~2382"
    Info: Node "dram:inst2|data[14]$latch"
    Info: Node "dram:inst2|mem[19][14]"
    Info: Node "dram:inst2|mem[11][14]"
    Info: Node "dram:inst2|mem[27][14]"
    Info: Node "dram:inst2|mem[13][14]"
    Info: Node "dram:inst2|Mux~2365"
    Info: Node "dram:inst2|Mux~2368"
    Info: Node "dram:inst2|mem[21][14]"
    Info: Node "dram:inst2|Mux~2364"
    Info: Node "dram:inst2|mem[5][14]"
    Info: Node "dram:inst2|mem[29][14]"
    Info: Node "dram:inst2|mem[17][14]"
    Info: Node "dram:inst2|Mux~2367"
    Info: Node "dram:inst2|mem[9][14]"
    Info: Node "dram:inst2|Mux~2366"
    Info: Node "dram:inst2|mem[1][14]"
    Info: Node "dram:inst2|mem[25][14]"
    Info: Node "dram:inst2|mem[15][14]"
    Info: Node "dram:inst2|Mux~2370"
    Info: Node "dram:inst2|mem[23][14]"
    Info: Node "dram:inst2|Mux~2369"
    Info: Node "dram:inst2|mem[7][14]"
    Info: Node "dram:inst2|mem[31][14]"
    Info: Node "dram:inst2|mem[10][14]"
    Info: Node "dram:inst2|Mux~2373"
    Info: Node "dram:inst2|Mux~2381"
    Info: Node "dram:inst2|mem[12][14]"
    Info: Node "dram:inst2|Mux~2372"
    Info: Node "dram:inst2|mem[8][14]"
    Info: Node "dram:inst2|mem[14][14]"
    Info: Node "dram:inst2|mem[20][14]"
    Info: Node "dram:inst2|Mux~2375"
    Info: Node "dram:inst2|Mux~2378"
    Info: Node "dram:inst2|mem[18][14]"
    Info: Node "dram:inst2|Mux~2374"
    Info: Node "dram:inst2|mem[16][14]"
    Info: Node "dram:inst2|mem[22][14]"
    Info: Node "dram:inst2|mem[2][14]"
    Info: Node "dram:inst2|Mux~2377"
    Info: Node "dram:inst2|mem[4][14]"
    Info: Node "dram:inst2|Mux~2376"
    Info: Node "dram:inst2|mem[0][14]"
    Info: Node "dram:inst2|mem[6][14]"
    Info: Node "dram:inst2|mem[28][14]"
    Info: Node "dram:inst2|Mux~2380"
    Info: Node "dram:inst2|mem[26][14]"
    Info: Node "dram:inst2|Mux~2379"
    Info: Node "dram:inst2|mem[24][14]"
    Info: Node "dram:inst2|mem[30][14]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|mem[13][15]"
    Info: Node "dram:inst2|Mux~2341"
    Info: Node "dram:inst2|Mux~2342"
    Info: Node "dram:inst2|Mux~2350"
    Info: Node "dram:inst2|Mux~2361"
    Info: Node "dram:inst2|data[15]$latch"
    Info: Node "dram:inst2|mem[21][15]"
    Info: Node "dram:inst2|mem[5][15]"
    Info: Node "dram:inst2|mem[29][15]"
    Info: Node "dram:inst2|mem[19][15]"
    Info: Node "dram:inst2|Mux~2344"
    Info: Node "dram:inst2|Mux~2347"
    Info: Node "dram:inst2|mem[11][15]"
    Info: Node "dram:inst2|Mux~2343"
    Info: Node "dram:inst2|mem[3][15]"
    Info: Node "dram:inst2|mem[27][15]"
    Info: Node "dram:inst2|mem[17][15]"
    Info: Node "dram:inst2|Mux~2346"
    Info: Node "dram:inst2|mem[9][15]"
    Info: Node "dram:inst2|Mux~2345"
    Info: Node "dram:inst2|mem[1][15]"
    Info: Node "dram:inst2|mem[25][15]"
    Info: Node "dram:inst2|mem[23][15]"
    Info: Node "dram:inst2|Mux~2349"
    Info: Node "dram:inst2|mem[15][15]"
    Info: Node "dram:inst2|Mux~2348"
    Info: Node "dram:inst2|mem[7][15]"
    Info: Node "dram:inst2|mem[31][15]"
    Info: Node "dram:inst2|mem[18][15]"
    Info: Node "dram:inst2|Mux~2352"
    Info: Node "dram:inst2|Mux~2360"
    Info: Node "dram:inst2|mem[20][15]"
    Info: Node "dram:inst2|Mux~2351"
    Info: Node "dram:inst2|mem[16][15]"
    Info: Node "dram:inst2|mem[22][15]"
    Info: Node "dram:inst2|mem[12][15]"
    Info: Node "dram:inst2|Mux~2354"
    Info: Node "dram:inst2|Mux~2357"
    Info: Node "dram:inst2|mem[10][15]"
    Info: Node "dram:inst2|Mux~2353"
    Info: Node "dram:inst2|mem[8][15]"
    Info: Node "dram:inst2|mem[14][15]"
    Info: Node "dram:inst2|mem[4][15]"
    Info: Node "dram:inst2|Mux~2356"
    Info: Node "dram:inst2|mem[2][15]"
    Info: Node "dram:inst2|Mux~2355"
    Info: Node "dram:inst2|mem[0][15]"
    Info: Node "dram:inst2|mem[6][15]"
    Info: Node "dram:inst2|mem[26][15]"
    Info: Node "dram:inst2|Mux~2359"
    Info: Node "dram:inst2|mem[28][15]"
    Info: Node "dram:inst2|Mux~2358"
    Info: Node "dram:inst2|mem[24][15]"
    Info: Node "dram:inst2|mem[30][15]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_out_sel[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_out_sel[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|rec[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|rec[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sst[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sci[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sci[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_func[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_func[1]"
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[5]$latch"
    Info: Node "dram:inst2|mem[19][5]"
    Info: Node "dram:inst2|Mux~2216"
    Info: Node "dram:inst2|Mux~2224"
    Info: Node "dram:inst2|Mux~2235"
    Info: Node "dram:inst2|mem[21][5]"
    Info: Node "dram:inst2|Mux~2215"
    Info: Node "dram:inst2|mem[17][5]"
    Info: Node "dram:inst2|mem[23][5]"
    Info: Node "dram:inst2|mem[11][5]"
    Info: Node "dram:inst2|Mux~2218"
    Info: Node "dram:inst2|Mux~2221"
    Info: Node "dram:inst2|mem[13][5]"
    Info: Node "dram:inst2|Mux~2217"
    Info: Node "dram:inst2|mem[9][5]"
    Info: Node "dram:inst2|mem[15][5]"
    Info: Node "dram:inst2|mem[3][5]"
    Info: Node "dram:inst2|Mux~2220"
    Info: Node "dram:inst2|mem[5][5]"
    Info: Node "dram:inst2|Mux~2219"
    Info: Node "dram:inst2|mem[1][5]"
    Info: Node "dram:inst2|mem[7][5]"
    Info: Node "dram:inst2|mem[27][5]"
    Info: Node "dram:inst2|Mux~2223"
    Info: Node "dram:inst2|mem[29][5]"
    Info: Node "dram:inst2|Mux~2222"
    Info: Node "dram:inst2|mem[25][5]"
    Info: Node "dram:inst2|mem[31][5]"
    Info: Node "dram:inst2|mem[20][5]"
    Info: Node "dram:inst2|Mux~2226"
    Info: Node "dram:inst2|Mux~2234"
    Info: Node "dram:inst2|mem[24][5]"
    Info: Node "dram:inst2|Mux~2225"
    Info: Node "dram:inst2|mem[16][5]"
    Info: Node "dram:inst2|mem[28][5]"
    Info: Node "dram:inst2|mem[6][5]"
    Info: Node "dram:inst2|Mux~2228"
    Info: Node "dram:inst2|Mux~2231"
    Info: Node "dram:inst2|mem[10][5]"
    Info: Node "dram:inst2|Mux~2227"
    Info: Node "dram:inst2|mem[2][5]"
    Info: Node "dram:inst2|mem[14][5]"
    Info: Node "dram:inst2|mem[4][5]"
    Info: Node "dram:inst2|Mux~2230"
    Info: Node "dram:inst2|mem[8][5]"
    Info: Node "dram:inst2|Mux~2229"
    Info: Node "dram:inst2|mem[0][5]"
    Info: Node "dram:inst2|mem[12][5]"
    Info: Node "dram:inst2|mem[22][5]"
    Info: Node "dram:inst2|Mux~2233"
    Info: Node "dram:inst2|mem[26][5]"
    Info: Node "dram:inst2|Mux~2232"
    Info: Node "dram:inst2|mem[18][5]"
    Info: Node "dram:inst2|mem[30][5]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[6]$latch"
    Info: Node "dram:inst2|mem[25][6]"
    Info: Node "dram:inst2|Mux~2195"
    Info: Node "dram:inst2|Mux~2203"
    Info: Node "dram:inst2|Mux~2214"
    Info: Node "dram:inst2|mem[19][6]"
    Info: Node "dram:inst2|Mux~2194"
    Info: Node "dram:inst2|mem[17][6]"
    Info: Node "dram:inst2|mem[27][6]"
    Info: Node "dram:inst2|mem[13][6]"
    Info: Node "dram:inst2|Mux~2197"
    Info: Node "dram:inst2|Mux~2200"
    Info: Node "dram:inst2|mem[7][6]"
    Info: Node "dram:inst2|Mux~2196"
    Info: Node "dram:inst2|mem[5][6]"
    Info: Node "dram:inst2|mem[15][6]"
    Info: Node "dram:inst2|mem[9][6]"
    Info: Node "dram:inst2|Mux~2199"
    Info: Node "dram:inst2|mem[3][6]"
    Info: Node "dram:inst2|Mux~2198"
    Info: Node "dram:inst2|mem[1][6]"
    Info: Node "dram:inst2|mem[11][6]"
    Info: Node "dram:inst2|mem[29][6]"
    Info: Node "dram:inst2|Mux~2202"
    Info: Node "dram:inst2|mem[23][6]"
    Info: Node "dram:inst2|Mux~2201"
    Info: Node "dram:inst2|mem[21][6]"
    Info: Node "dram:inst2|mem[31][6]"
    Info: Node "dram:inst2|mem[18][6]"
    Info: Node "dram:inst2|Mux~2205"
    Info: Node "dram:inst2|Mux~2213"
    Info: Node "dram:inst2|mem[20][6]"
    Info: Node "dram:inst2|Mux~2204"
    Info: Node "dram:inst2|mem[16][6]"
    Info: Node "dram:inst2|mem[22][6]"
    Info: Node "dram:inst2|mem[10][6]"
    Info: Node "dram:inst2|Mux~2207"
    Info: Node "dram:inst2|Mux~2210"
    Info: Node "dram:inst2|mem[12][6]"
    Info: Node "dram:inst2|Mux~2206"
    Info: Node "dram:inst2|mem[8][6]"
    Info: Node "dram:inst2|mem[14][6]"
    Info: Node "dram:inst2|mem[2][6]"
    Info: Node "dram:inst2|Mux~2209"
    Info: Node "dram:inst2|mem[4][6]"
    Info: Node "dram:inst2|Mux~2208"
    Info: Node "dram:inst2|mem[0][6]"
    Info: Node "dram:inst2|mem[6][6]"
    Info: Node "dram:inst2|mem[26][6]"
    Info: Node "dram:inst2|Mux~2212"
    Info: Node "dram:inst2|mem[28][6]"
    Info: Node "dram:inst2|Mux~2211"
    Info: Node "dram:inst2|mem[24][6]"
    Info: Node "dram:inst2|mem[30][6]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[0]$latch"
    Info: Node "dram:inst2|mem[19][0]"
    Info: Node "dram:inst2|Mux~2321"
    Info: Node "dram:inst2|Mux~2329"
    Info: Node "dram:inst2|Mux~2340"
    Info: Node "dram:inst2|mem[11][0]"
    Info: Node "dram:inst2|Mux~2320"
    Info: Node "dram:inst2|mem[3][0]"
    Info: Node "dram:inst2|mem[27][0]"
    Info: Node "dram:inst2|mem[21][0]"
    Info: Node "dram:inst2|Mux~2323"
    Info: Node "dram:inst2|Mux~2326"
    Info: Node "dram:inst2|mem[13][0]"
    Info: Node "dram:inst2|Mux~2322"
    Info: Node "dram:inst2|mem[5][0]"
    Info: Node "dram:inst2|mem[29][0]"
    Info: Node "dram:inst2|mem[17][0]"
    Info: Node "dram:inst2|Mux~2325"
    Info: Node "dram:inst2|mem[9][0]"
    Info: Node "dram:inst2|Mux~2324"
    Info: Node "dram:inst2|mem[1][0]"
    Info: Node "dram:inst2|mem[25][0]"
    Info: Node "dram:inst2|mem[23][0]"
    Info: Node "dram:inst2|Mux~2328"
    Info: Node "dram:inst2|mem[15][0]"
    Info: Node "dram:inst2|Mux~2327"
    Info: Node "dram:inst2|mem[7][0]"
    Info: Node "dram:inst2|mem[31][0]"
    Info: Node "dram:inst2|mem[20][0]"
    Info: Node "dram:inst2|Mux~2331"
    Info: Node "dram:inst2|Mux~2339"
    Info: Node "dram:inst2|mem[18][0]"
    Info: Node "dram:inst2|Mux~2330"
    Info: Node "dram:inst2|mem[16][0]"
    Info: Node "dram:inst2|mem[22][0]"
    Info: Node "dram:inst2|mem[10][0]"
    Info: Node "dram:inst2|Mux~2333"
    Info: Node "dram:inst2|Mux~2336"
    Info: Node "dram:inst2|mem[12][0]"
    Info: Node "dram:inst2|Mux~2332"
    Info: Node "dram:inst2|mem[8][0]"
    Info: Node "dram:inst2|mem[14][0]"
    Info: Node "dram:inst2|mem[2][0]"
    Info: Node "dram:inst2|Mux~2335"
    Info: Node "dram:inst2|mem[4][0]"
    Info: Node "dram:inst2|Mux~2334"
    Info: Node "dram:inst2|mem[0][0]"
    Info: Node "dram:inst2|mem[6][0]"
    Info: Node "dram:inst2|mem[28][0]"
    Info: Node "dram:inst2|Mux~2338"
    Info: Node "dram:inst2|mem[26][0]"
    Info: Node "dram:inst2|Mux~2337"
    Info: Node "dram:inst2|mem[24][0]"
    Info: Node "dram:inst2|mem[30][0]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|offset[0]"
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[1]$latch"
    Info: Node "dram:inst2|mem[21][1]"
    Info: Node "dram:inst2|Mux~2300"
    Info: Node "dram:inst2|Mux~2308"
    Info: Node "dram:inst2|Mux~2319"
    Info: Node "dram:inst2|mem[25][1]"
    Info: Node "dram:inst2|Mux~2299"
    Info: Node "dram:inst2|mem[17][1]"
    Info: Node "dram:inst2|mem[29][1]"
    Info: Node "dram:inst2|mem[7][1]"
    Info: Node "dram:inst2|Mux~2302"
    Info: Node "dram:inst2|Mux~2305"
    Info: Node "dram:inst2|mem[11][1]"
    Info: Node "dram:inst2|Mux~2301"
    Info: Node "dram:inst2|mem[3][1]"
    Info: Node "dram:inst2|mem[15][1]"
    Info: Node "dram:inst2|mem[5][1]"
    Info: Node "dram:inst2|Mux~2304"
    Info: Node "dram:inst2|mem[9][1]"
    Info: Node "dram:inst2|Mux~2303"
    Info: Node "dram:inst2|mem[1][1]"
    Info: Node "dram:inst2|mem[13][1]"
    Info: Node "dram:inst2|mem[23][1]"
    Info: Node "dram:inst2|Mux~2307"
    Info: Node "dram:inst2|mem[27][1]"
    Info: Node "dram:inst2|Mux~2306"
    Info: Node "dram:inst2|mem[19][1]"
    Info: Node "dram:inst2|mem[31][1]"
    Info: Node "dram:inst2|mem[18][1]"
    Info: Node "dram:inst2|Mux~2310"
    Info: Node "dram:inst2|Mux~2318"
    Info: Node "dram:inst2|mem[24][1]"
    Info: Node "dram:inst2|Mux~2309"
    Info: Node "dram:inst2|mem[16][1]"
    Info: Node "dram:inst2|mem[26][1]"
    Info: Node "dram:inst2|mem[12][1]"
    Info: Node "dram:inst2|Mux~2312"
    Info: Node "dram:inst2|Mux~2315"
    Info: Node "dram:inst2|mem[6][1]"
    Info: Node "dram:inst2|Mux~2311"
    Info: Node "dram:inst2|mem[4][1]"
    Info: Node "dram:inst2|mem[14][1]"
    Info: Node "dram:inst2|mem[8][1]"
    Info: Node "dram:inst2|Mux~2314"
    Info: Node "dram:inst2|mem[2][1]"
    Info: Node "dram:inst2|Mux~2313"
    Info: Node "dram:inst2|mem[0][1]"
    Info: Node "dram:inst2|mem[10][1]"
    Info: Node "dram:inst2|mem[28][1]"
    Info: Node "dram:inst2|Mux~2317"
    Info: Node "dram:inst2|mem[22][1]"
    Info: Node "dram:inst2|Mux~2316"
    Info: Node "dram:inst2|mem[20][1]"
    Info: Node "dram:inst2|mem[30][1]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|offset[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|offset[2]"
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[2]$latch"
    Info: Node "dram:inst2|mem[21][2]"
    Info: Node "dram:inst2|Mux~2279"
    Info: Node "dram:inst2|Mux~2287"
    Info: Node "dram:inst2|Mux~2298"
    Info: Node "dram:inst2|mem[13][2]"
    Info: Node "dram:inst2|Mux~2278"
    Info: Node "dram:inst2|mem[5][2]"
    Info: Node "dram:inst2|mem[29][2]"
    Info: Node "dram:inst2|mem[19][2]"
    Info: Node "dram:inst2|Mux~2281"
    Info: Node "dram:inst2|Mux~2284"
    Info: Node "dram:inst2|mem[11][2]"
    Info: Node "dram:inst2|Mux~2280"
    Info: Node "dram:inst2|mem[3][2]"
    Info: Node "dram:inst2|mem[27][2]"
    Info: Node "dram:inst2|mem[17][2]"
    Info: Node "dram:inst2|Mux~2283"
    Info: Node "dram:inst2|mem[9][2]"
    Info: Node "dram:inst2|Mux~2282"
    Info: Node "dram:inst2|mem[1][2]"
    Info: Node "dram:inst2|mem[25][2]"
    Info: Node "dram:inst2|mem[23][2]"
    Info: Node "dram:inst2|Mux~2286"
    Info: Node "dram:inst2|mem[15][2]"
    Info: Node "dram:inst2|Mux~2285"
    Info: Node "dram:inst2|mem[7][2]"
    Info: Node "dram:inst2|mem[31][2]"
    Info: Node "dram:inst2|mem[18][2]"
    Info: Node "dram:inst2|Mux~2289"
    Info: Node "dram:inst2|Mux~2297"
    Info: Node "dram:inst2|mem[20][2]"
    Info: Node "dram:inst2|Mux~2288"
    Info: Node "dram:inst2|mem[16][2]"
    Info: Node "dram:inst2|mem[22][2]"
    Info: Node "dram:inst2|mem[12][2]"
    Info: Node "dram:inst2|Mux~2291"
    Info: Node "dram:inst2|Mux~2294"
    Info: Node "dram:inst2|mem[10][2]"
    Info: Node "dram:inst2|Mux~2290"
    Info: Node "dram:inst2|mem[8][2]"
    Info: Node "dram:inst2|mem[14][2]"
    Info: Node "dram:inst2|mem[4][2]"
    Info: Node "dram:inst2|Mux~2293"
    Info: Node "dram:inst2|mem[2][2]"
    Info: Node "dram:inst2|Mux~2292"
    Info: Node "dram:inst2|mem[0][2]"
    Info: Node "dram:inst2|mem[6][2]"
    Info: Node "dram:inst2|mem[26][2]"
    Info: Node "dram:inst2|Mux~2296"
    Info: Node "dram:inst2|mem[28][2]"
    Info: Node "dram:inst2|Mux~2295"
    Info: Node "dram:inst2|mem[24][2]"
    Info: Node "dram:inst2|mem[30][2]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[3]$latch"
    Info: Node "dram:inst2|mem[19][3]"
    Info: Node "dram:inst2|Mux~2258"
    Info: Node "dram:inst2|Mux~2266"
    Info: Node "dram:inst2|Mux~2277"
    Info: Node "dram:inst2|mem[11][3]"
    Info: Node "dram:inst2|Mux~2257"
    Info: Node "dram:inst2|mem[3][3]"
    Info: Node "dram:inst2|mem[27][3]"
    Info: Node "dram:inst2|mem[21][3]"
    Info: Node "dram:inst2|Mux~2260"
    Info: Node "dram:inst2|Mux~2263"
    Info: Node "dram:inst2|mem[13][3]"
    Info: Node "dram:inst2|Mux~2259"
    Info: Node "dram:inst2|mem[5][3]"
    Info: Node "dram:inst2|mem[29][3]"
    Info: Node "dram:inst2|mem[17][3]"
    Info: Node "dram:inst2|Mux~2262"
    Info: Node "dram:inst2|mem[9][3]"
    Info: Node "dram:inst2|Mux~2261"
    Info: Node "dram:inst2|mem[1][3]"
    Info: Node "dram:inst2|mem[25][3]"
    Info: Node "dram:inst2|mem[23][3]"
    Info: Node "dram:inst2|Mux~2265"
    Info: Node "dram:inst2|mem[15][3]"
    Info: Node "dram:inst2|Mux~2264"
    Info: Node "dram:inst2|mem[7][3]"
    Info: Node "dram:inst2|mem[31][3]"
    Info: Node "dram:inst2|mem[20][3]"
    Info: Node "dram:inst2|Mux~2268"
    Info: Node "dram:inst2|Mux~2276"
    Info: Node "dram:inst2|mem[18][3]"
    Info: Node "dram:inst2|Mux~2267"
    Info: Node "dram:inst2|mem[16][3]"
    Info: Node "dram:inst2|mem[22][3]"
    Info: Node "dram:inst2|mem[10][3]"
    Info: Node "dram:inst2|Mux~2270"
    Info: Node "dram:inst2|Mux~2273"
    Info: Node "dram:inst2|mem[12][3]"
    Info: Node "dram:inst2|Mux~2269"
    Info: Node "dram:inst2|mem[8][3]"
    Info: Node "dram:inst2|mem[14][3]"
    Info: Node "dram:inst2|mem[4][3]"
    Info: Node "dram:inst2|Mux~2272"
    Info: Node "dram:inst2|mem[2][3]"
    Info: Node "dram:inst2|Mux~2271"
    Info: Node "dram:inst2|mem[0][3]"
    Info: Node "dram:inst2|mem[6][3]"
    Info: Node "dram:inst2|mem[28][3]"
    Info: Node "dram:inst2|Mux~2275"
    Info: Node "dram:inst2|mem[26][3]"
    Info: Node "dram:inst2|Mux~2274"
    Info: Node "dram:inst2|mem[24][3]"
    Info: Node "dram:inst2|mem[30][3]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[4]$latch"
    Info: Node "dram:inst2|mem[21][4]"
    Info: Node "dram:inst2|Mux~2237"
    Info: Node "dram:inst2|Mux~2245"
    Info: Node "dram:inst2|Mux~2256"
    Info: Node "dram:inst2|mem[13][4]"
    Info: Node "dram:inst2|Mux~2236"
    Info: Node "dram:inst2|mem[5][4]"
    Info: Node "dram:inst2|mem[29][4]"
    Info: Node "dram:inst2|mem[19][4]"
    Info: Node "dram:inst2|Mux~2239"
    Info: Node "dram:inst2|Mux~2242"
    Info: Node "dram:inst2|mem[11][4]"
    Info: Node "dram:inst2|Mux~2238"
    Info: Node "dram:inst2|mem[3][4]"
    Info: Node "dram:inst2|mem[27][4]"
    Info: Node "dram:inst2|mem[17][4]"
    Info: Node "dram:inst2|Mux~2241"
    Info: Node "dram:inst2|mem[9][4]"
    Info: Node "dram:inst2|Mux~2240"
    Info: Node "dram:inst2|mem[1][4]"
    Info: Node "dram:inst2|mem[25][4]"
    Info: Node "dram:inst2|mem[23][4]"
    Info: Node "dram:inst2|Mux~2244"
    Info: Node "dram:inst2|mem[15][4]"
    Info: Node "dram:inst2|Mux~2243"
    Info: Node "dram:inst2|mem[7][4]"
    Info: Node "dram:inst2|mem[31][4]"
    Info: Node "dram:inst2|mem[24][4]"
    Info: Node "dram:inst2|Mux~2247"
    Info: Node "dram:inst2|Mux~2255"
    Info: Node "dram:inst2|mem[18][4]"
    Info: Node "dram:inst2|Mux~2246"
    Info: Node "dram:inst2|mem[16][4]"
    Info: Node "dram:inst2|mem[26][4]"
    Info: Node "dram:inst2|mem[12][4]"
    Info: Node "dram:inst2|Mux~2249"
    Info: Node "dram:inst2|Mux~2252"
    Info: Node "dram:inst2|mem[6][4]"
    Info: Node "dram:inst2|Mux~2248"
    Info: Node "dram:inst2|mem[4][4]"
    Info: Node "dram:inst2|mem[14][4]"
    Info: Node "dram:inst2|mem[8][4]"
    Info: Node "dram:inst2|Mux~2251"
    Info: Node "dram:inst2|mem[2][4]"
    Info: Node "dram:inst2|Mux~2250"
    Info: Node "dram:inst2|mem[0][4]"
    Info: Node "dram:inst2|mem[10][4]"
    Info: Node "dram:inst2|mem[28][4]"
    Info: Node "dram:inst2|Mux~2254"
    Info: Node "dram:inst2|mem[22][4]"
    Info: Node "dram:inst2|Mux~2253"
    Info: Node "dram:inst2|mem[20][4]"
    Info: Node "dram:inst2|mem[30][4]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|dest_reg[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|dest_reg[0]"
Info: Found combinational loop of 54 nodes
    Info: Node "dram:inst2|data[7]$latch"
    Info: Node "dram:inst2|mem[19][7]"
    Info: Node "dram:inst2|Mux~2174"
    Info: Node "dram:inst2|Mux~2182"
    Info: Node "dram:inst2|Mux~2193"
    Info: Node "dram:inst2|mem[21][7]"
    Info: Node "dram:inst2|Mux~2173"
    Info: Node "dram:inst2|mem[17][7]"
    Info: Node "dram:inst2|mem[23][7]"
    Info: Node "dram:inst2|mem[11][7]"
    Info: Node "dram:inst2|Mux~2176"
    Info: Node "dram:inst2|Mux~2179"
    Info: Node "dram:inst2|mem[13][7]"
    Info: Node "dram:inst2|Mux~2175"
    Info: Node "dram:inst2|mem[9][7]"
    Info: Node "dram:inst2|mem[15][7]"
    Info: Node "dram:inst2|mem[3][7]"
    Info: Node "dram:inst2|Mux~2178"
    Info: Node "dram:inst2|mem[5][7]"
    Info: Node "dram:inst2|Mux~2177"
    Info: Node "dram:inst2|mem[1][7]"
    Info: Node "dram:inst2|mem[7][7]"
    Info: Node "dram:inst2|mem[27][7]"
    Info: Node "dram:inst2|Mux~2181"
    Info: Node "dram:inst2|mem[29][7]"
    Info: Node "dram:inst2|Mux~2180"
    Info: Node "dram:inst2|mem[25][7]"
    Info: Node "dram:inst2|mem[31][7]"
    Info: Node "dram:inst2|mem[6][7]"
    Info: Node "dram:inst2|Mux~2184"
    Info: Node "dram:inst2|Mux~2192"
    Info: Node "dram:inst2|mem[10][7]"
    Info: Node "dram:inst2|Mux~2183"
    Info: Node "dram:inst2|mem[2][7]"
    Info: Node "dram:inst2|mem[14][7]"
    Info: Node "dram:inst2|mem[20][7]"
    Info: Node "dram:inst2|Mux~2186"
    Info: Node "dram:inst2|Mux~2189"
    Info: Node "dram:inst2|mem[24][7]"
    Info: Node "dram:inst2|Mux~2185"
    Info: Node "dram:inst2|mem[16][7]"
    Info: Node "dram:inst2|mem[28][7]"
    Info: Node "dram:inst2|mem[4][7]"
    Info: Node "dram:inst2|Mux~2188"
    Info: Node "dram:inst2|mem[8][7]"
    Info: Node "dram:inst2|Mux~2187"
    Info: Node "dram:inst2|mem[0][7]"
    Info: Node "dram:inst2|mem[12][7]"
    Info: Node "dram:inst2|mem[26][7]"
    Info: Node "dram:inst2|Mux~2191"
    Info: Node "dram:inst2|mem[22][7]"
    Info: Node "dram:inst2|Mux~2190"
    Info: Node "dram:inst2|mem[18][7]"
    Info: Node "dram:inst2|mem[30][7]"
Warning: Design contains combinational loop of 54 nodes. Estimating the delays through the loop.
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|wr"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sour_reg[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sour_reg[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_in_sel[2]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|offset[3]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_in_sel[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_in_sel[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|alu_func[2]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst11|sst[1]"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 26.64 MHz between source register "ir:inst13|q[6]" and destination register "reg:inst9|q[7]" (period= 37.544 ns)
    Info: + Longest register to register delay is 37.285 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
        Info: 2: + IC(0.833 ns) + CELL(0.590 ns) = 1.423 ns; Loc. = LC_X10_Y6_N8; Fanout = 8; COMB Node = 'controller:inst11|Mux~4869'
        Info: 3: + IC(0.771 ns) + CELL(0.114 ns) = 2.308 ns; Loc. = LC_X9_Y6_N2; Fanout = 2; COMB Node = 'controller:inst11|Mux~4870'
        Info: 4: + IC(0.000 ns) + CELL(2.570 ns) = 4.878 ns; Loc. = LC_X12_Y12_N2; Fanout = 98; COMB LOOP Node = 'controller:inst11|wr'
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
        Info: 5: + IC(3.015 ns) + CELL(0.442 ns) = 8.335 ns; Loc. = LC_X20_Y10_N2; Fanout = 32; COMB Node = 'dram:inst2|process0~3947'
        Info: 6: + IC(0.000 ns) + CELL(13.618 ns) = 21.953 ns; Loc. = LC_X14_Y8_N7; Fanout = 37; COMB LOOP Node = 'dram:inst2|data[4]$latch'
            Info: Loc. = LC_X9_Y19_N3; Node "dram:inst2|Mux~2252"
            Info: Loc. = LC_X8_Y13_N4; Node "dram:inst2|Mux~2253"
            Info: Loc. = LC_X9_Y14_N9; Node "dram:inst2|mem[20][4]"
            Info: Loc. = LC_X9_Y13_N9; Node "dram:inst2|mem[22][4]"
            Info: Loc. = LC_X8_Y13_N2; Node "dram:inst2|Mux~2254"
            Info: Loc. = LC_X8_Y13_N8; Node "dram:inst2|mem[28][4]"
            Info: Loc. = LC_X8_Y13_N3; Node "dram:inst2|mem[30][4]"
            Info: Loc. = LC_X8_Y13_N7; Node "dram:inst2|Mux~2255"
            Info: Loc. = LC_X14_Y8_N7; Node "dram:inst2|data[4]$latch"
            Info: Loc. = LC_X8_Y10_N0; Node "dram:inst2|Mux~2256"
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
            Info: Loc. = LC_X15_Y10_N5; Node "dram:inst2|Mux~2236"
            Info: Loc. = LC_X15_Y10_N7; Node "dram:inst2|mem[13][4]"
            Info: Loc. = LC_X15_Y10_N8; Node "dram:inst2|mem[5][4]"
            Info: Loc. = LC_X15_Y10_N0; Node "dram:inst2|Mux~2237"
            Info: Loc. = LC_X15_Y10_N9; Node "dram:inst2|mem[29][4]"
            Info: Loc. = LC_X15_Y10_N1; Node "dram:inst2|mem[21][4]"
            Info: Loc. = LC_X20_Y11_N7; Node "dram:inst2|Mux~2238"
            Info: Loc. = LC_X20_Y11_N2; Node "dram:inst2|mem[3][4]"
            Info: Loc. = LC_X20_Y11_N1; Node "dram:inst2|mem[11][4]"
            Info: Loc. = LC_X20_Y11_N5; Node "dram:inst2|Mux~2239"
            Info: Loc. = LC_X20_Y11_N6; Node "dram:inst2|mem[19][4]"
            Info: Loc. = LC_X20_Y10_N5; Node "dram:inst2|mem[27][4]"
            Info: Loc. = LC_X20_Y11_N9; Node "dram:inst2|Mux~2240"
            Info: Loc. = LC_X16_Y12_N3; Node "dram:inst2|mem[1][4]"
            Info: Loc. = LC_X16_Y17_N7; Node "dram:inst2|mem[9][4]"
            Info: Loc. = LC_X20_Y11_N0; Node "dram:inst2|Mux~2241"
            Info: Loc. = LC_X20_Y11_N4; Node "dram:inst2|mem[17][4]"
            Info: Loc. = LC_X20_Y11_N3; Node "dram:inst2|mem[25][4]"
            Info: Loc. = LC_X20_Y11_N8; Node "dram:inst2|Mux~2242"
            Info: Loc. = LC_X16_Y10_N8; Node "dram:inst2|Mux~2243"
            Info: Loc. = LC_X14_Y12_N5; Node "dram:inst2|mem[15][4]"
            Info: Loc. = LC_X16_Y10_N5; Node "dram:inst2|mem[7][4]"
            Info: Loc. = LC_X15_Y10_N6; Node "dram:inst2|Mux~2244"
            Info: Loc. = LC_X15_Y10_N2; Node "dram:inst2|mem[23][4]"
            Info: Loc. = LC_X15_Y10_N3; Node "dram:inst2|mem[31][4]"
            Info: Loc. = LC_X15_Y10_N4; Node "dram:inst2|Mux~2245"
            Info: Loc. = LC_X8_Y13_N9; Node "dram:inst2|Mux~2246"
            Info: Loc. = LC_X8_Y13_N0; Node "dram:inst2|mem[18][4]"
            Info: Loc. = LC_X8_Y13_N6; Node "dram:inst2|mem[16][4]"
            Info: Loc. = LC_X8_Y13_N5; Node "dram:inst2|Mux~2247"
            Info: Loc. = LC_X11_Y13_N0; Node "dram:inst2|mem[24][4]"
            Info: Loc. = LC_X8_Y13_N1; Node "dram:inst2|mem[26][4]"
            Info: Loc. = LC_X9_Y19_N4; Node "dram:inst2|Mux~2248"
            Info: Loc. = LC_X9_Y19_N2; Node "dram:inst2|mem[4][4]"
            Info: Loc. = LC_X9_Y19_N1; Node "dram:inst2|mem[6][4]"
            Info: Loc. = LC_X9_Y19_N5; Node "dram:inst2|Mux~2249"
            Info: Loc. = LC_X9_Y19_N6; Node "dram:inst2|mem[12][4]"
            Info: Loc. = LC_X11_Y14_N1; Node "dram:inst2|mem[14][4]"
            Info: Loc. = LC_X9_Y19_N7; Node "dram:inst2|Mux~2250"
            Info: Loc. = LC_X9_Y18_N6; Node "dram:inst2|mem[0][4]"
            Info: Loc. = LC_X10_Y18_N0; Node "dram:inst2|mem[2][4]"
            Info: Loc. = LC_X9_Y19_N9; Node "dram:inst2|Mux~2251"
            Info: Loc. = LC_X9_Y19_N8; Node "dram:inst2|mem[10][4]"
            Info: Loc. = LC_X9_Y19_N0; Node "dram:inst2|mem[8][4]"
        Info: 7: + IC(0.440 ns) + CELL(0.590 ns) = 22.983 ns; Loc. = LC_X14_Y8_N4; Fanout = 10; COMB Node = 'bus_mux:inst10|alu_dr[4]~1124'
        Info: 8: + IC(1.610 ns) + CELL(0.583 ns) = 25.176 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; COMB Node = 'alu:inst|add~4463'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 25.797 ns; Loc. = LC_X12_Y10_N6; Fanout = 1; COMB Node = 'alu:inst|add~4447'
        Info: 10: + IC(1.252 ns) + CELL(0.292 ns) = 27.341 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'alu:inst|add~4452'
        Info: 11: + IC(1.227 ns) + CELL(0.575 ns) = 29.143 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'alu:inst|add~4409COUT1_4561'
        Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 29.751 ns; Loc. = LC_X12_Y9_N8; Fanout = 2; COMB Node = 'alu:inst|add~4437'
        Info: 13: + IC(1.583 ns) + CELL(0.292 ns) = 31.626 ns; Loc. = LC_X11_Y10_N7; Fanout = 1; COMB Node = 'alu:inst|alu_out[7]~980'
        Info: 14: + IC(0.424 ns) + CELL(0.590 ns) = 32.640 ns; Loc. = LC_X11_Y10_N3; Fanout = 2; COMB Node = 'alu:inst|alu_out[7]~981'
        Info: 15: + IC(1.223 ns) + CELL(0.442 ns) = 34.305 ns; Loc. = LC_X12_Y8_N8; Fanout = 9; COMB Node = 'ar:inst16|q[7]~COMBOUT'
        Info: 16: + IC(2.865 ns) + CELL(0.115 ns) = 37.285 ns; Loc. = LC_X13_Y7_N5; Fanout = 3; REG Node = 'reg:inst9|q[7]'
        Info: Total cell delay = 22.042 ns ( 59.12 % )
        Info: Total interconnect delay = 15.243 ns ( 40.88 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.905 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 80; CLK Node = 'clk'
            Info: 2: + IC(0.725 ns) + CELL(0.711 ns) = 2.905 ns; Loc. = LC_X13_Y7_N5; Fanout = 3; REG Node = 'reg:inst9|q[7]'
            Info: Total cell delay = 2.180 ns ( 75.04 % )
            Info: Total interconnect delay = 0.725 ns ( 24.96 % )
        Info: - Longest clock path from clock "clk" to source register is 2.903 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 80; CLK Node = 'clk'
            Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
            Info: Total cell delay = 2.180 ns ( 75.09 % )
            Info: Total interconnect delay = 0.723 ns ( 24.91 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "reg:inst9|q[7]" (data pin = "reset", clock pin = "clk") is 36.271 ns
    Info: + Longest pin to register delay is 39.139 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 112; PIN Node = 'reset'
        Info: 2: + IC(8.124 ns) + CELL(0.590 ns) = 10.189 ns; Loc. = LC_X20_Y10_N2; Fanout = 32; COMB Node = 'dram:inst2|process0~3947'
        Info: 3: + IC(0.000 ns) + CELL(13.618 ns) = 23.807 ns; Loc. = LC_X14_Y8_N7; Fanout = 37; COMB LOOP Node = 'dram:inst2|data[4]$latch'
            Info: Loc. = LC_X9_Y19_N3; Node "dram:inst2|Mux~2252"
            Info: Loc. = LC_X8_Y13_N4; Node "dram:inst2|Mux~2253"
            Info: Loc. = LC_X9_Y14_N9; Node "dram:inst2|mem[20][4]"
            Info: Loc. = LC_X9_Y13_N9; Node "dram:inst2|mem[22][4]"
            Info: Loc. = LC_X8_Y13_N2; Node "dram:inst2|Mux~2254"
            Info: Loc. = LC_X8_Y13_N8; Node "dram:inst2|mem[28][4]"
            Info: Loc. = LC_X8_Y13_N3; Node "dram:inst2|mem[30][4]"
            Info: Loc. = LC_X8_Y13_N7; Node "dram:inst2|Mux~2255"
            Info: Loc. = LC_X14_Y8_N7; Node "dram:inst2|data[4]$latch"
            Info: Loc. = LC_X8_Y10_N0; Node "dram:inst2|Mux~2256"
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
            Info: Loc. = LC_X15_Y10_N5; Node "dram:inst2|Mux~2236"
            Info: Loc. = LC_X15_Y10_N7; Node "dram:inst2|mem[13][4]"
            Info: Loc. = LC_X15_Y10_N8; Node "dram:inst2|mem[5][4]"
            Info: Loc. = LC_X15_Y10_N0; Node "dram:inst2|Mux~2237"
            Info: Loc. = LC_X15_Y10_N9; Node "dram:inst2|mem[29][4]"
            Info: Loc. = LC_X15_Y10_N1; Node "dram:inst2|mem[21][4]"
            Info: Loc. = LC_X20_Y11_N7; Node "dram:inst2|Mux~2238"
            Info: Loc. = LC_X20_Y11_N2; Node "dram:inst2|mem[3][4]"
            Info: Loc. = LC_X20_Y11_N1; Node "dram:inst2|mem[11][4]"
            Info: Loc. = LC_X20_Y11_N5; Node "dram:inst2|Mux~2239"
            Info: Loc. = LC_X20_Y11_N6; Node "dram:inst2|mem[19][4]"
            Info: Loc. = LC_X20_Y10_N5; Node "dram:inst2|mem[27][4]"
            Info: Loc. = LC_X20_Y11_N9; Node "dram:inst2|Mux~2240"
            Info: Loc. = LC_X16_Y12_N3; Node "dram:inst2|mem[1][4]"
            Info: Loc. = LC_X16_Y17_N7; Node "dram:inst2|mem[9][4]"
            Info: Loc. = LC_X20_Y11_N0; Node "dram:inst2|Mux~2241"
            Info: Loc. = LC_X20_Y11_N4; Node "dram:inst2|mem[17][4]"
            Info: Loc. = LC_X20_Y11_N3; Node "dram:inst2|mem[25][4]"
            Info: Loc. = LC_X20_Y11_N8; Node "dram:inst2|Mux~2242"
            Info: Loc. = LC_X16_Y10_N8; Node "dram:inst2|Mux~2243"
            Info: Loc. = LC_X14_Y12_N5; Node "dram:inst2|mem[15][4]"
            Info: Loc. = LC_X16_Y10_N5; Node "dram:inst2|mem[7][4]"
            Info: Loc. = LC_X15_Y10_N6; Node "dram:inst2|Mux~2244"
            Info: Loc. = LC_X15_Y10_N2; Node "dram:inst2|mem[23][4]"
            Info: Loc. = LC_X15_Y10_N3; Node "dram:inst2|mem[31][4]"
            Info: Loc. = LC_X15_Y10_N4; Node "dram:inst2|Mux~2245"
            Info: Loc. = LC_X8_Y13_N9; Node "dram:inst2|Mux~2246"
            Info: Loc. = LC_X8_Y13_N0; Node "dram:inst2|mem[18][4]"
            Info: Loc. = LC_X8_Y13_N6; Node "dram:inst2|mem[16][4]"
            Info: Loc. = LC_X8_Y13_N5; Node "dram:inst2|Mux~2247"
            Info: Loc. = LC_X11_Y13_N0; Node "dram:inst2|mem[24][4]"
            Info: Loc. = LC_X8_Y13_N1; Node "dram:inst2|mem[26][4]"
            Info: Loc. = LC_X9_Y19_N4; Node "dram:inst2|Mux~2248"
            Info: Loc. = LC_X9_Y19_N2; Node "dram:inst2|mem[4][4]"
            Info: Loc. = LC_X9_Y19_N1; Node "dram:inst2|mem[6][4]"
            Info: Loc. = LC_X9_Y19_N5; Node "dram:inst2|Mux~2249"
            Info: Loc. = LC_X9_Y19_N6; Node "dram:inst2|mem[12][4]"
            Info: Loc. = LC_X11_Y14_N1; Node "dram:inst2|mem[14][4]"
            Info: Loc. = LC_X9_Y19_N7; Node "dram:inst2|Mux~2250"
            Info: Loc. = LC_X9_Y18_N6; Node "dram:inst2|mem[0][4]"
            Info: Loc. = LC_X10_Y18_N0; Node "dram:inst2|mem[2][4]"
            Info: Loc. = LC_X9_Y19_N9; Node "dram:inst2|Mux~2251"
            Info: Loc. = LC_X9_Y19_N8; Node "dram:inst2|mem[10][4]"
            Info: Loc. = LC_X9_Y19_N0; Node "dram:inst2|mem[8][4]"
        Info: 4: + IC(0.440 ns) + CELL(0.590 ns) = 24.837 ns; Loc. = LC_X14_Y8_N4; Fanout = 10; COMB Node = 'bus_mux:inst10|alu_dr[4]~1124'
        Info: 5: + IC(1.610 ns) + CELL(0.583 ns) = 27.030 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; COMB Node = 'alu:inst|add~4463'
        Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 27.651 ns; Loc. = LC_X12_Y10_N6; Fanout = 1; COMB Node = 'alu:inst|add~4447'
        Info: 7: + IC(1.252 ns) + CELL(0.292 ns) = 29.195 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'alu:inst|add~4452'
        Info: 8: + IC(1.227 ns) + CELL(0.575 ns) = 30.997 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'alu:inst|add~4409COUT1_4561'
        Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 31.605 ns; Loc. = LC_X12_Y9_N8; Fanout = 2; COMB Node = 'alu:inst|add~4437'
        Info: 10: + IC(1.583 ns) + CELL(0.292 ns) = 33.480 ns; Loc. = LC_X11_Y10_N7; Fanout = 1; COMB Node = 'alu:inst|alu_out[7]~980'
        Info: 11: + IC(0.424 ns) + CELL(0.590 ns) = 34.494 ns; Loc. = LC_X11_Y10_N3; Fanout = 2; COMB Node = 'alu:inst|alu_out[7]~981'
        Info: 12: + IC(1.223 ns) + CELL(0.442 ns) = 36.159 ns; Loc. = LC_X12_Y8_N8; Fanout = 9; COMB Node = 'ar:inst16|q[7]~COMBOUT'
        Info: 13: + IC(2.865 ns) + CELL(0.115 ns) = 39.139 ns; Loc. = LC_X13_Y7_N5; Fanout = 3; REG Node = 'reg:inst9|q[7]'
        Info: Total cell delay = 20.391 ns ( 52.10 % )
        Info: Total interconnect delay = 18.748 ns ( 47.90 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.905 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 80; CLK Node = 'clk'
        Info: 2: + IC(0.725 ns) + CELL(0.711 ns) = 2.905 ns; Loc. = LC_X13_Y7_N5; Fanout = 3; REG Node = 'reg:inst9|q[7]'
        Info: Total cell delay = 2.180 ns ( 75.04 % )
        Info: Total interconnect delay = 0.725 ns ( 24.96 % )
Info: tco from clock "clk" to destination pin "reg_data[7]" through register "ir:inst13|q[6]" is 48.035 ns
    Info: + Longest clock path from clock "clk" to source register is 2.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 80; CLK Node = 'clk'
        Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
        Info: Total cell delay = 2.180 ns ( 75.09 % )
        Info: Total interconnect delay = 0.723 ns ( 24.91 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 44.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
        Info: 2: + IC(0.833 ns) + CELL(0.590 ns) = 1.423 ns; Loc. = LC_X10_Y6_N8; Fanout = 8; COMB Node = 'controller:inst11|Mux~4869'
        Info: 3: + IC(0.771 ns) + CELL(0.114 ns) = 2.308 ns; Loc. = LC_X9_Y6_N2; Fanout = 2; COMB Node = 'controller:inst11|Mux~4870'
        Info: 4: + IC(0.000 ns) + CELL(2.570 ns) = 4.878 ns; Loc. = LC_X12_Y12_N2; Fanout = 98; COMB LOOP Node = 'controller:inst11|wr'
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
        Info: 5: + IC(3.015 ns) + CELL(0.442 ns) = 8.335 ns; Loc. = LC_X20_Y10_N2; Fanout = 32; COMB Node = 'dram:inst2|process0~3947'
        Info: 6: + IC(0.000 ns) + CELL(13.618 ns) = 21.953 ns; Loc. = LC_X14_Y8_N7; Fanout = 37; COMB LOOP Node = 'dram:inst2|data[4]$latch'
            Info: Loc. = LC_X9_Y19_N3; Node "dram:inst2|Mux~2252"
            Info: Loc. = LC_X8_Y13_N4; Node "dram:inst2|Mux~2253"
            Info: Loc. = LC_X9_Y14_N9; Node "dram:inst2|mem[20][4]"
            Info: Loc. = LC_X9_Y13_N9; Node "dram:inst2|mem[22][4]"
            Info: Loc. = LC_X8_Y13_N2; Node "dram:inst2|Mux~2254"
            Info: Loc. = LC_X8_Y13_N8; Node "dram:inst2|mem[28][4]"
            Info: Loc. = LC_X8_Y13_N3; Node "dram:inst2|mem[30][4]"
            Info: Loc. = LC_X8_Y13_N7; Node "dram:inst2|Mux~2255"
            Info: Loc. = LC_X14_Y8_N7; Node "dram:inst2|data[4]$latch"
            Info: Loc. = LC_X8_Y10_N0; Node "dram:inst2|Mux~2256"
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
            Info: Loc. = LC_X15_Y10_N5; Node "dram:inst2|Mux~2236"
            Info: Loc. = LC_X15_Y10_N7; Node "dram:inst2|mem[13][4]"
            Info: Loc. = LC_X15_Y10_N8; Node "dram:inst2|mem[5][4]"
            Info: Loc. = LC_X15_Y10_N0; Node "dram:inst2|Mux~2237"
            Info: Loc. = LC_X15_Y10_N9; Node "dram:inst2|mem[29][4]"
            Info: Loc. = LC_X15_Y10_N1; Node "dram:inst2|mem[21][4]"
            Info: Loc. = LC_X20_Y11_N7; Node "dram:inst2|Mux~2238"
            Info: Loc. = LC_X20_Y11_N2; Node "dram:inst2|mem[3][4]"
            Info: Loc. = LC_X20_Y11_N1; Node "dram:inst2|mem[11][4]"
            Info: Loc. = LC_X20_Y11_N5; Node "dram:inst2|Mux~2239"
            Info: Loc. = LC_X20_Y11_N6; Node "dram:inst2|mem[19][4]"
            Info: Loc. = LC_X20_Y10_N5; Node "dram:inst2|mem[27][4]"
            Info: Loc. = LC_X20_Y11_N9; Node "dram:inst2|Mux~2240"
            Info: Loc. = LC_X16_Y12_N3; Node "dram:inst2|mem[1][4]"
            Info: Loc. = LC_X16_Y17_N7; Node "dram:inst2|mem[9][4]"
            Info: Loc. = LC_X20_Y11_N0; Node "dram:inst2|Mux~2241"
            Info: Loc. = LC_X20_Y11_N4; Node "dram:inst2|mem[17][4]"
            Info: Loc. = LC_X20_Y11_N3; Node "dram:inst2|mem[25][4]"
            Info: Loc. = LC_X20_Y11_N8; Node "dram:inst2|Mux~2242"
            Info: Loc. = LC_X16_Y10_N8; Node "dram:inst2|Mux~2243"
            Info: Loc. = LC_X14_Y12_N5; Node "dram:inst2|mem[15][4]"
            Info: Loc. = LC_X16_Y10_N5; Node "dram:inst2|mem[7][4]"
            Info: Loc. = LC_X15_Y10_N6; Node "dram:inst2|Mux~2244"
            Info: Loc. = LC_X15_Y10_N2; Node "dram:inst2|mem[23][4]"
            Info: Loc. = LC_X15_Y10_N3; Node "dram:inst2|mem[31][4]"
            Info: Loc. = LC_X15_Y10_N4; Node "dram:inst2|Mux~2245"
            Info: Loc. = LC_X8_Y13_N9; Node "dram:inst2|Mux~2246"
            Info: Loc. = LC_X8_Y13_N0; Node "dram:inst2|mem[18][4]"
            Info: Loc. = LC_X8_Y13_N6; Node "dram:inst2|mem[16][4]"
            Info: Loc. = LC_X8_Y13_N5; Node "dram:inst2|Mux~2247"
            Info: Loc. = LC_X11_Y13_N0; Node "dram:inst2|mem[24][4]"
            Info: Loc. = LC_X8_Y13_N1; Node "dram:inst2|mem[26][4]"
            Info: Loc. = LC_X9_Y19_N4; Node "dram:inst2|Mux~2248"
            Info: Loc. = LC_X9_Y19_N2; Node "dram:inst2|mem[4][4]"
            Info: Loc. = LC_X9_Y19_N1; Node "dram:inst2|mem[6][4]"
            Info: Loc. = LC_X9_Y19_N5; Node "dram:inst2|Mux~2249"
            Info: Loc. = LC_X9_Y19_N6; Node "dram:inst2|mem[12][4]"
            Info: Loc. = LC_X11_Y14_N1; Node "dram:inst2|mem[14][4]"
            Info: Loc. = LC_X9_Y19_N7; Node "dram:inst2|Mux~2250"
            Info: Loc. = LC_X9_Y18_N6; Node "dram:inst2|mem[0][4]"
            Info: Loc. = LC_X10_Y18_N0; Node "dram:inst2|mem[2][4]"
            Info: Loc. = LC_X9_Y19_N9; Node "dram:inst2|Mux~2251"
            Info: Loc. = LC_X9_Y19_N8; Node "dram:inst2|mem[10][4]"
            Info: Loc. = LC_X9_Y19_N0; Node "dram:inst2|mem[8][4]"
        Info: 7: + IC(0.440 ns) + CELL(0.590 ns) = 22.983 ns; Loc. = LC_X14_Y8_N4; Fanout = 10; COMB Node = 'bus_mux:inst10|alu_dr[4]~1124'
        Info: 8: + IC(1.610 ns) + CELL(0.583 ns) = 25.176 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; COMB Node = 'alu:inst|add~4463'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 25.797 ns; Loc. = LC_X12_Y10_N6; Fanout = 1; COMB Node = 'alu:inst|add~4447'
        Info: 10: + IC(1.252 ns) + CELL(0.292 ns) = 27.341 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'alu:inst|add~4452'
        Info: 11: + IC(1.227 ns) + CELL(0.575 ns) = 29.143 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'alu:inst|add~4409COUT1_4561'
        Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 29.751 ns; Loc. = LC_X12_Y9_N8; Fanout = 2; COMB Node = 'alu:inst|add~4437'
        Info: 13: + IC(1.583 ns) + CELL(0.292 ns) = 31.626 ns; Loc. = LC_X11_Y10_N7; Fanout = 1; COMB Node = 'alu:inst|alu_out[7]~980'
        Info: 14: + IC(0.424 ns) + CELL(0.590 ns) = 32.640 ns; Loc. = LC_X11_Y10_N3; Fanout = 2; COMB Node = 'alu:inst|alu_out[7]~981'
        Info: 15: + IC(1.223 ns) + CELL(0.442 ns) = 34.305 ns; Loc. = LC_X12_Y8_N8; Fanout = 9; COMB Node = 'ar:inst16|q[7]~COMBOUT'
        Info: 16: + IC(1.192 ns) + CELL(0.292 ns) = 35.789 ns; Loc. = LC_X10_Y8_N8; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~614'
        Info: 17: + IC(0.444 ns) + CELL(0.292 ns) = 36.525 ns; Loc. = LC_X10_Y8_N9; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~617'
        Info: 18: + IC(0.716 ns) + CELL(0.114 ns) = 37.355 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~618'
        Info: 19: + IC(0.449 ns) + CELL(0.292 ns) = 38.096 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~621'
        Info: 20: + IC(4.688 ns) + CELL(2.124 ns) = 44.908 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'reg_data[7]'
        Info: Total cell delay = 25.041 ns ( 55.76 % )
        Info: Total interconnect delay = 19.867 ns ( 44.24 % )
Info: Longest tpd from source pin "reset" to destination pin "reg_data[7]" is 46.762 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 112; PIN Node = 'reset'
    Info: 2: + IC(8.124 ns) + CELL(0.590 ns) = 10.189 ns; Loc. = LC_X20_Y10_N2; Fanout = 32; COMB Node = 'dram:inst2|process0~3947'
    Info: 3: + IC(0.000 ns) + CELL(13.618 ns) = 23.807 ns; Loc. = LC_X14_Y8_N7; Fanout = 37; COMB LOOP Node = 'dram:inst2|data[4]$latch'
        Info: Loc. = LC_X9_Y19_N3; Node "dram:inst2|Mux~2252"
        Info: Loc. = LC_X8_Y13_N4; Node "dram:inst2|Mux~2253"
        Info: Loc. = LC_X9_Y14_N9; Node "dram:inst2|mem[20][4]"
        Info: Loc. = LC_X9_Y13_N9; Node "dram:inst2|mem[22][4]"
        Info: Loc. = LC_X8_Y13_N2; Node "dram:inst2|Mux~2254"
        Info: Loc. = LC_X8_Y13_N8; Node "dram:inst2|mem[28][4]"
        Info: Loc. = LC_X8_Y13_N3; Node "dram:inst2|mem[30][4]"
        Info: Loc. = LC_X8_Y13_N7; Node "dram:inst2|Mux~2255"
        Info: Loc. = LC_X14_Y8_N7; Node "dram:inst2|data[4]$latch"
        Info: Loc. = LC_X8_Y10_N0; Node "dram:inst2|Mux~2256"
        Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
        Info: Loc. = LC_X15_Y10_N5; Node "dram:inst2|Mux~2236"
        Info: Loc. = LC_X15_Y10_N7; Node "dram:inst2|mem[13][4]"
        Info: Loc. = LC_X15_Y10_N8; Node "dram:inst2|mem[5][4]"
        Info: Loc. = LC_X15_Y10_N0; Node "dram:inst2|Mux~2237"
        Info: Loc. = LC_X15_Y10_N9; Node "dram:inst2|mem[29][4]"
        Info: Loc. = LC_X15_Y10_N1; Node "dram:inst2|mem[21][4]"
        Info: Loc. = LC_X20_Y11_N7; Node "dram:inst2|Mux~2238"
        Info: Loc. = LC_X20_Y11_N2; Node "dram:inst2|mem[3][4]"
        Info: Loc. = LC_X20_Y11_N1; Node "dram:inst2|mem[11][4]"
        Info: Loc. = LC_X20_Y11_N5; Node "dram:inst2|Mux~2239"
        Info: Loc. = LC_X20_Y11_N6; Node "dram:inst2|mem[19][4]"
        Info: Loc. = LC_X20_Y10_N5; Node "dram:inst2|mem[27][4]"
        Info: Loc. = LC_X20_Y11_N9; Node "dram:inst2|Mux~2240"
        Info: Loc. = LC_X16_Y12_N3; Node "dram:inst2|mem[1][4]"
        Info: Loc. = LC_X16_Y17_N7; Node "dram:inst2|mem[9][4]"
        Info: Loc. = LC_X20_Y11_N0; Node "dram:inst2|Mux~2241"
        Info: Loc. = LC_X20_Y11_N4; Node "dram:inst2|mem[17][4]"
        Info: Loc. = LC_X20_Y11_N3; Node "dram:inst2|mem[25][4]"
        Info: Loc. = LC_X20_Y11_N8; Node "dram:inst2|Mux~2242"
        Info: Loc. = LC_X16_Y10_N8; Node "dram:inst2|Mux~2243"
        Info: Loc. = LC_X14_Y12_N5; Node "dram:inst2|mem[15][4]"
        Info: Loc. = LC_X16_Y10_N5; Node "dram:inst2|mem[7][4]"
        Info: Loc. = LC_X15_Y10_N6; Node "dram:inst2|Mux~2244"
        Info: Loc. = LC_X15_Y10_N2; Node "dram:inst2|mem[23][4]"
        Info: Loc. = LC_X15_Y10_N3; Node "dram:inst2|mem[31][4]"
        Info: Loc. = LC_X15_Y10_N4; Node "dram:inst2|Mux~2245"
        Info: Loc. = LC_X8_Y13_N9; Node "dram:inst2|Mux~2246"
        Info: Loc. = LC_X8_Y13_N0; Node "dram:inst2|mem[18][4]"
        Info: Loc. = LC_X8_Y13_N6; Node "dram:inst2|mem[16][4]"
        Info: Loc. = LC_X8_Y13_N5; Node "dram:inst2|Mux~2247"
        Info: Loc. = LC_X11_Y13_N0; Node "dram:inst2|mem[24][4]"
        Info: Loc. = LC_X8_Y13_N1; Node "dram:inst2|mem[26][4]"
        Info: Loc. = LC_X9_Y19_N4; Node "dram:inst2|Mux~2248"
        Info: Loc. = LC_X9_Y19_N2; Node "dram:inst2|mem[4][4]"
        Info: Loc. = LC_X9_Y19_N1; Node "dram:inst2|mem[6][4]"
        Info: Loc. = LC_X9_Y19_N5; Node "dram:inst2|Mux~2249"
        Info: Loc. = LC_X9_Y19_N6; Node "dram:inst2|mem[12][4]"
        Info: Loc. = LC_X11_Y14_N1; Node "dram:inst2|mem[14][4]"
        Info: Loc. = LC_X9_Y19_N7; Node "dram:inst2|Mux~2250"
        Info: Loc. = LC_X9_Y18_N6; Node "dram:inst2|mem[0][4]"
        Info: Loc. = LC_X10_Y18_N0; Node "dram:inst2|mem[2][4]"
        Info: Loc. = LC_X9_Y19_N9; Node "dram:inst2|Mux~2251"
        Info: Loc. = LC_X9_Y19_N8; Node "dram:inst2|mem[10][4]"
        Info: Loc. = LC_X9_Y19_N0; Node "dram:inst2|mem[8][4]"
    Info: 4: + IC(0.440 ns) + CELL(0.590 ns) = 24.837 ns; Loc. = LC_X14_Y8_N4; Fanout = 10; COMB Node = 'bus_mux:inst10|alu_dr[4]~1124'
    Info: 5: + IC(1.610 ns) + CELL(0.583 ns) = 27.030 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; COMB Node = 'alu:inst|add~4463'
    Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 27.651 ns; Loc. = LC_X12_Y10_N6; Fanout = 1; COMB Node = 'alu:inst|add~4447'
    Info: 7: + IC(1.252 ns) + CELL(0.292 ns) = 29.195 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'alu:inst|add~4452'
    Info: 8: + IC(1.227 ns) + CELL(0.575 ns) = 30.997 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'alu:inst|add~4409COUT1_4561'
    Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 31.605 ns; Loc. = LC_X12_Y9_N8; Fanout = 2; COMB Node = 'alu:inst|add~4437'
    Info: 10: + IC(1.583 ns) + CELL(0.292 ns) = 33.480 ns; Loc. = LC_X11_Y10_N7; Fanout = 1; COMB Node = 'alu:inst|alu_out[7]~980'
    Info: 11: + IC(0.424 ns) + CELL(0.590 ns) = 34.494 ns; Loc. = LC_X11_Y10_N3; Fanout = 2; COMB Node = 'alu:inst|alu_out[7]~981'
    Info: 12: + IC(1.223 ns) + CELL(0.442 ns) = 36.159 ns; Loc. = LC_X12_Y8_N8; Fanout = 9; COMB Node = 'ar:inst16|q[7]~COMBOUT'
    Info: 13: + IC(1.192 ns) + CELL(0.292 ns) = 37.643 ns; Loc. = LC_X10_Y8_N8; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~614'
    Info: 14: + IC(0.444 ns) + CELL(0.292 ns) = 38.379 ns; Loc. = LC_X10_Y8_N9; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~617'
    Info: 15: + IC(0.716 ns) + CELL(0.114 ns) = 39.209 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~618'
    Info: 16: + IC(0.449 ns) + CELL(0.292 ns) = 39.950 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; COMB Node = 'reg_out:inst19|reg_data[7]~621'
    Info: 17: + IC(4.688 ns) + CELL(2.124 ns) = 46.762 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'reg_data[7]'
    Info: Total cell delay = 23.390 ns ( 50.02 % )
    Info: Total interconnect delay = 23.372 ns ( 49.98 % )
Info: th for register "ir:inst13|q[6]" (data pin = "reset", clock pin = "clk") is -12.765 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 80; CLK Node = 'clk'
        Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
        Info: Total cell delay = 2.180 ns ( 75.09 % )
        Info: Total interconnect delay = 0.723 ns ( 24.91 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 15.683 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 112; PIN Node = 'reset'
        Info: 2: + IC(7.077 ns) + CELL(0.292 ns) = 8.844 ns; Loc. = LC_X14_Y12_N7; Fanout = 32; COMB Node = 'dram:inst2|process0~3969'
        Info: 3: + IC(0.000 ns) + CELL(5.097 ns) = 13.941 ns; Loc. = LC_X12_Y8_N2; Fanout = 39; COMB LOOP Node = 'dram:inst2|data[6]$latch'
            Info: Loc. = LC_X15_Y9_N5; Node "dram:inst2|Mux~2194"
            Info: Loc. = LC_X15_Y9_N0; Node "dram:inst2|mem[19][6]"
            Info: Loc. = LC_X15_Y9_N9; Node "dram:inst2|mem[17][6]"
            Info: Loc. = LC_X15_Y9_N4; Node "dram:inst2|Mux~2195"
            Info: Loc. = LC_X15_Y9_N2; Node "dram:inst2|mem[25][6]"
            Info: Loc. = LC_X15_Y9_N8; Node "dram:inst2|mem[27][6]"
            Info: Loc. = LC_X15_Y11_N9; Node "dram:inst2|Mux~2196"
            Info: Loc. = LC_X16_Y10_N2; Node "dram:inst2|mem[7][6]"
            Info: Loc. = LC_X15_Y11_N8; Node "dram:inst2|mem[5][6]"
            Info: Loc. = LC_X15_Y11_N2; Node "dram:inst2|Mux~2197"
            Info: Loc. = LC_X15_Y11_N1; Node "dram:inst2|mem[13][6]"
            Info: Loc. = LC_X15_Y11_N6; Node "dram:inst2|mem[15][6]"
            Info: Loc. = LC_X16_Y9_N3; Node "dram:inst2|Mux~2198"
            Info: Loc. = LC_X16_Y9_N2; Node "dram:inst2|mem[3][6]"
            Info: Loc. = LC_X16_Y9_N6; Node "dram:inst2|mem[1][6]"
            Info: Loc. = LC_X16_Y9_N0; Node "dram:inst2|Mux~2199"
            Info: Loc. = LC_X16_Y9_N9; Node "dram:inst2|mem[9][6]"
            Info: Loc. = LC_X16_Y9_N1; Node "dram:inst2|mem[11][6]"
            Info: Loc. = LC_X13_Y12_N5; Node "dram:inst2|Mux~2200"
            Info: Loc. = LC_X16_Y16_N9; Node "dram:inst2|Mux~2201"
            Info: Loc. = LC_X16_Y16_N7; Node "dram:inst2|mem[21][6]"
            Info: Loc. = LC_X16_Y16_N5; Node "dram:inst2|mem[23][6]"
            Info: Loc. = LC_X13_Y12_N3; Node "dram:inst2|Mux~2202"
            Info: Loc. = LC_X13_Y12_N1; Node "dram:inst2|mem[29][6]"
            Info: Loc. = LC_X13_Y12_N2; Node "dram:inst2|mem[31][6]"
            Info: Loc. = LC_X13_Y12_N8; Node "dram:inst2|Mux~2203"
            Info: Loc. = LC_X9_Y14_N4; Node "dram:inst2|Mux~2204"
            Info: Loc. = LC_X9_Y14_N1; Node "dram:inst2|mem[20][6]"
            Info: Loc. = LC_X9_Y14_N3; Node "dram:inst2|mem[16][6]"
            Info: Loc. = LC_X9_Y13_N4; Node "dram:inst2|Mux~2205"
            Info: Loc. = LC_X9_Y13_N3; Node "dram:inst2|mem[22][6]"
            Info: Loc. = LC_X9_Y13_N1; Node "dram:inst2|mem[18][6]"
            Info: Loc. = LC_X13_Y18_N8; Node "dram:inst2|Mux~2206"
            Info: Loc. = LC_X13_Y18_N6; Node "dram:inst2|mem[12][6]"
            Info: Loc. = LC_X13_Y18_N3; Node "dram:inst2|mem[8][6]"
            Info: Loc. = LC_X12_Y18_N4; Node "dram:inst2|Mux~2207"
            Info: Loc. = LC_X12_Y18_N5; Node "dram:inst2|mem[14][6]"
            Info: Loc. = LC_X12_Y18_N7; Node "dram:inst2|mem[10][6]"
            Info: Loc. = LC_X9_Y18_N4; Node "dram:inst2|Mux~2208"
            Info: Loc. = LC_X9_Y18_N1; Node "dram:inst2|mem[0][6]"
            Info: Loc. = LC_X9_Y18_N5; Node "dram:inst2|mem[4][6]"
            Info: Loc. = LC_X11_Y18_N9; Node "dram:inst2|Mux~2209"
            Info: Loc. = LC_X11_Y18_N4; Node "dram:inst2|mem[2][6]"
            Info: Loc. = LC_X9_Y17_N0; Node "dram:inst2|mem[6][6]"
            Info: Loc. = LC_X13_Y12_N0; Node "dram:inst2|Mux~2210"
            Info: Loc. = LC_X8_Y12_N7; Node "dram:inst2|Mux~2211"
            Info: Loc. = LC_X8_Y12_N5; Node "dram:inst2|mem[24][6]"
            Info: Loc. = LC_X8_Y12_N6; Node "dram:inst2|mem[28][6]"
            Info: Loc. = LC_X8_Y12_N2; Node "dram:inst2|Mux~2212"
            Info: Loc. = LC_X8_Y12_N8; Node "dram:inst2|mem[30][6]"
            Info: Loc. = LC_X8_Y12_N1; Node "dram:inst2|mem[26][6]"
            Info: Loc. = LC_X13_Y12_N6; Node "dram:inst2|Mux~2213"
            Info: Loc. = LC_X12_Y12_N2; Node "controller:inst11|wr"
            Info: Loc. = LC_X12_Y8_N2; Node "dram:inst2|data[6]$latch"
            Info: Loc. = LC_X13_Y12_N9; Node "dram:inst2|Mux~2214"
        Info: 4: + IC(1.627 ns) + CELL(0.115 ns) = 15.683 ns; Loc. = LC_X10_Y6_N0; Fanout = 14; REG Node = 'ir:inst13|q[6]'
        Info: Total cell delay = 6.979 ns ( 44.50 % )
        Info: Total interconnect delay = 8.704 ns ( 55.50 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 569 warnings
    Info: Processing ended: Wed Jul 06 22:16:01 2016
    Info: Elapsed time: 00:00:01


