// Seed: 186823774
`define pp_5 0
`timescale 1 ps / 1 ps `default_nettype id_2
module module_0 (
    input id_0,
    output reg id_1,
    output id_2,
    input id_3,
    input id_4
);
  always begin
    id_2 <= id_3;
    id_2 <= #id_3 1;
    if (1) begin
      id_1 <= 1'b0;
      id_1 <= 1;
    end
  end
endmodule
