Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  4 17:14:58 2024
| Host         : infty running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_flow_timing_summary_routed.rpt -pb led_flow_timing_summary_routed.pb -rpx led_flow_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flow
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.219        0.000                      0                   33        0.223        0.000                      0                   33        9.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.219        0.000                      0                   33        0.223        0.000                      0                   33        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.849ns (48.401%)  route 1.971ns (51.599%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.183 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    cnt_reg[16]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.283 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    cnt_reg[20]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.461 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.461    cnt_reg[24]_i_1_n_7
    SLICE_X64Y46         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.235ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.833ns (48.184%)  route 1.971ns (51.816%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.183 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    cnt_reg[16]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.445 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.445    cnt_reg[20]_i_1_n_4
    SLICE_X64Y45         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y45         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                 16.235    

Slack (MET) :             16.240ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.828ns (48.115%)  route 1.971ns (51.885%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.183 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    cnt_reg[16]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.440 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.440    cnt_reg[20]_i_1_n_6
    SLICE_X64Y45         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y45         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 16.240    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.770ns (47.311%)  route 1.971ns (52.689%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.183 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    cnt_reg[16]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.382 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.382    cnt_reg[20]_i_1_n_5
    SLICE_X64Y45         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y45         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 16.298    

Slack (MET) :             16.319ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.749ns (47.014%)  route 1.971ns (52.986%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.183 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    cnt_reg[16]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.361 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.361    cnt_reg[20]_i_1_n_7
    SLICE_X64Y45         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y45         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 16.319    

Slack (MET) :             16.335ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.733ns (46.785%)  route 1.971ns (53.215%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.345 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.345    cnt_reg[16]_i_1_n_4
    SLICE_X64Y44         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y44         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.335    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.728ns (46.713%)  route 1.971ns (53.287%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.340 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.340    cnt_reg[16]_i_1_n_6
    SLICE_X64Y44         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y44         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.398ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.670ns (45.864%)  route 1.971ns (54.136%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.282 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.282    cnt_reg[16]_i_1_n_5
    SLICE_X64Y44         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y44         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 16.398    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.649ns (45.550%)  route 1.971ns (54.450%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.083 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    cnt_reg[12]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.261 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.261    cnt_reg[16]_i_1_n_7
    SLICE_X64Y44         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y44         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.435ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.633ns (45.308%)  route 1.971ns (54.692%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439     4.641    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.433     5.074 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.665     5.739    cnt_reg[7]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.105     5.844 f  led[3]_i_4/O
                         net (fo=2, routed)           0.557     6.400    led[3]_i_4_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.105     6.505 f  cnt[0]_i_8/O
                         net (fo=25, routed)          0.750     7.255    cnt[0]_i_8_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.105     7.360 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.360    cnt[0]_i_6_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.783 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    cnt_reg[0]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.883 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    cnt_reg[4]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.983 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.983    cnt_reg[8]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.245 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.245    cnt_reg[12]_i_1_n_4
    SLICE_X64Y43         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X64Y43         FDCE (Setup_fdce_C_D)        0.101    24.680    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 16.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.200%)  route 0.152ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  led_reg[3]/Q
                         net (fo=2, routed)           0.152     1.812    led_OBUF[3]
    SLICE_X65Y42         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y42         FDPE (Hold_fdpe_C_D)         0.070     1.589    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  cnt_reg[18]/Q
                         net (fo=3, routed)           0.122     1.806    cnt_reg[18]
    SLICE_X64Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.851    cnt[16]_i_3_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.916 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    cnt_reg[16]_i_1_n_5
    SLICE_X64Y44         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.134     1.654    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.271%)  route 0.209ns (59.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  led_reg[2]/Q
                         net (fo=2, routed)           0.209     1.869    led_OBUF[2]
    SLICE_X65Y42         FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  led_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y42         FDCE (Hold_fdce_C_D)         0.072     1.591    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  led_reg[0]/Q
                         net (fo=2, routed)           0.207     1.867    led_OBUF[0]
    SLICE_X65Y42         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y42         FDCE (Hold_fdce_C_D)         0.066     1.585    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.016%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.147     1.831    cnt_reg[19]
    SLICE_X64Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.876    cnt[16]_i_2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    cnt_reg[16]_i_1_n_4
    SLICE_X64Y44         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.134     1.654    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.016%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     1.683 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.147     1.830    cnt_reg[3]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    cnt[0]_i_3_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    cnt_reg[0]_i_1_n_4
    SLICE_X64Y40         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X64Y40         FDCE (Hold_fdce_C_D)         0.134     1.653    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.683 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.831    cnt_reg[7]
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    cnt[4]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    cnt_reg[4]_i_1_n_4
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X64Y41         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.134     1.653    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.273ns (63.438%)  route 0.157ns (36.562%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.164     1.683 r  cnt_reg[11]/Q
                         net (fo=3, routed)           0.157     1.841    cnt_reg[11]
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.886    cnt[8]_i_2_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.950 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    cnt_reg[8]_i_1_n_4
    SLICE_X64Y42         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.134     1.653    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.259%)  route 0.159ns (36.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.159     1.843    cnt_reg[15]
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.888    cnt[12]_i_2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.952 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    cnt_reg[12]_i_1_n_4
    SLICE_X64Y43         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y43         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.134     1.654    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.274ns (59.210%)  route 0.189ns (40.790%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.684 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.189     1.873    cnt_reg[24]
    SLICE_X64Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.918 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.918    cnt[20]_i_3_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.983 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[20]_i_1_n_5
    SLICE_X64Y45         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y45         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.134     1.670    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y40   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y42   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y42   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y43   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y43   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y43   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y43   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y44   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y44   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y40   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y40   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y40   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y42   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y43   cnt_reg[13]/C



