verilog-font-lock-keywords is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>("\\<\\(\\(?:a\\(?:lways\\(?:_\\(?:comb\\|ff\\|latch\\)\\)?\\|ssign\\)\\|break\\|c\\(?:ase[xz]?\\|lass\\|ontinue\\)\\|d\\(?:e\\(?:assign\\|fault\\)\\|isable\\)\\|e\\(?:lse\\|nd\\(?:c\\(?:ase\\|lass\\)\\|function\\|generate\\|interface\\|module\\|p\\(?:ackage\\|r\\(?:imitive\\|ogram\\)\\)\\|specify\\|ta\\(?:ble\\|sk\\)\\)\\)\\|f\\(?:inal\\|or\\(?:ce\\|ever\\|k\\)?\\|unction\\)\\|generate\\|i\\(?:ff?\\|n\\(?:itial\\|terface\\)\\)\\|join\\(?:_\\(?:any\\|none\\)\\)?\\|m\\(?:\\(?:acrom\\)?odule\\)\\|negedge\\|p\\(?:ackage\\|osedge\\|r\\(?:i\\(?:mitive\\|ority\\)\\|ogram\\)\\)\\|r\\(?:andcase\\|e\\(?:lease\\|peat\\|turn\\)\\)\\|specify\\|ta\\(?:ble\\|sk\\)\\|unique\\|w\\(?:ait\\|hile\\)\\)\\|\\$[a-zA-Z][a-zA-Z0-9_\\$]*\\)\\>"<br/> ("\\<\\(\\(?:begin\\|end\\)\\)\\>" . font-lock-type-face)<br/> ("\\<\\(\\(?:and\\|b\\(?:it\\|uf\\(?:if[01]\\)?\\)\\|cmos\\|defparam\\|event\\|genvar\\|in\\(?:out\\|put\\|teger\\)\\|lo\\(?:calparam\\|gic\\)\\|mailbox\\|n\\(?:and\\|mos\\|ot\\(?:if[01]\\)?\\)\\|o\\(?:r\\|utput\\)\\|p\\(?:arameter\\|mos\\|ull\\(?:down\\|up\\|[01]\\)\\)\\|r\\(?:cmos\\|e\\(?:al\\(?:time\\)?\\|g\\)\\|nmos\\|pmos\\|tran\\(?:if[01]\\)?\\)\\|s\\(?:emaphore\\|igned\\|truct\\|upply[01]?\\)\\|t\\(?:ime\\|r\\(?:an\\(?:if[01]\\)?\\|i\\(?:and\\|or\\|reg\\|[01]\\)?\\)\\|ypedef\\)\\|uwire\\|vectored\\|w\\(?:and\\|ire\\|or\\)\\|x\\(?:n?or\\)\\)\\)\\>" . font-lock-type-face)<br/> ("\\<\\(\\(?:a\\(?:lias\\|ss\\(?:ert\\|ume\\)\\|utomatic\\)\\|b\\(?:efore\\|in\\(?:sof\\|[ds]\\)\\|reak\\|yte\\)\\|c\\(?:ell\\|handle\\|l\\(?:ass\\|ocking\\)\\|o\\(?:n\\(?:fig\\|st\\(?:raint\\)?\\|t\\(?:ext\\|inue\\)\\)\\|ver\\(?:group\\|point\\)?\\)\\|ross\\)\\|d\\(?:e\\(?:\\(?:as\\)?sign\\)\\|ist\\|o\\)\\|e\\(?:dge\\|n\\(?:d\\(?:c\\(?:l\\(?:ass\\|ocking\\)\\|onfig\\)\\|group\\|pro\\(?:gram\\|perty\\)\\|sequence\\)\\|um\\)\\|x\\(?:p\\(?:\\(?:ec\\|or\\)t\\)\\|te\\(?:nds\\|rn\\)\\)\\)\\|f\\(?:irst_match\\|or\\(?:each\\|kjoin\\)\\)\\|genvar\\|highz[01]\\|i\\(?:fnone\\|gnore_bins\\|llegal_bins\\|mport\\|n\\(?:c\\(?:dir\\|lude\\)\\|s\\(?:\\(?:id\\|tanc\\)e\\)\\|t\\(?:ersect\\)?\\)\\)\\|l\\(?:arge\\|ib\\(?:list\\|rary\\)\\|o\\(?:cal\\|ngint\\)\\)\\|m\\(?:atches\\|edium\\|odport\\)\\|n\\(?:ew\\|oshowcancelled\\|ull\\)\\|p\\(?:acked\\|ro\\(?:gram\\|perty\\|tected\\)\\|u\\(?:l\\(?:l[01]\\|sestyle_on\\(?:\\(?:detec\\|even\\)t\\)\\)\\|re\\)\\)\\|r\\(?:and\\(?:c\\(?:ase\\)?\\|sequence\\)?\\|e\\(?:f\\|lease\\|turn\\)\\)\\|s\\(?:calared\\|equence\\|ho\\(?:rt\\(?:int\\|real\\)\\|wcancelled\\)\\|mall\\|olve\\|pecparam\\|t\\(?:atic\\|r\\(?:ing\\|ong[01]\\|uct\\)\\)\\|uper\\)\\|t\\(?:agged\\|h\\(?:is\\|roughout\\)\\|ime\\(?:precision\\|unit\\)\\|ype\\)\\|u\\(?:n\\(?:ion\\|signed\\)\\|se\\)\\|v\\(?:ar\\|irtual\\|oid\\)\\|w\\(?:ait_order\\|eak[01]\\|i\\(?:ldcard\\|th\\(?:in\\)?\\)\\)\\)\\)\\>" . font-lock-type-face)<br/> ("\\<\\(\\(?:accept_on\\|checker\\|e\\(?:ndchecker\\|ventually\\)\\|global\\|implies\\|let\\|nexttime\\|re\\(?:ject_on\\|strict\\)\\|s\\(?:_\\(?:always\\|eventually\\|nexttime\\|until\\(?:_with\\)?\\)\\|trong\\|ync_\\(?:\\(?:accep\\|rejec\\)t_on\\)\\)\\|un\\(?:ique0\\|t\\(?:il\\(?:_with\\)?\\|yped\\)\\)\\|weak\\)\\)\\>" . font-lock-type-face)<br/> ("\\<\\(\\(?:a\\(?:b\\(?:ove\\|s\\(?:delay\\)?\\)\\|c\\(?:_stim\\|osh?\\)\\|liasparam\\|nal\\(?:og\\|ysis\\)\\|sinh?\\|tan[2h]?\\)\\|branch\\|c\\(?:eil\\|o\\(?:nnect\\(?:module\\|rules\\)\\|sh?\\)\\)\\|d\\(?:d[tx]\\|\\(?:isciplin\\|river_updat\\)e\\)\\|e\\(?:nd\\(?:connectrules\\|discipline\\|nature\\|paramset\\)\\|x\\(?:clude\\|p\\)\\)\\|f\\(?:inal_step\\|l\\(?:icker_noise\\|o\\(?:or\\|w\\)\\)\\|rom\\)\\|ground\\|hypot\\|i\\(?:dt\\(?:mod\\)?\\|n\\(?:f\\|itial_step\\)\\)\\|l\\(?:a\\(?:place_\\(?:n[dp]\\|z[dp]\\)\\|st_crossing\\)\\|imexp\\|n\\|og\\)\\|m\\(?:ax\\|in\\)\\|n\\(?:ature\\|et_resolution\\|oise_table\\)\\|p\\(?:aramset\\|o\\(?:tential\\|w\\)\\)\\|s\\(?:inh?\\|lew\\|qrt\\)\\|t\\(?:anh?\\|imer\\|ransition\\)\\|w\\(?:hite_noise\\|real\\)\\|zi_\\(?:n[dp]\\|zd\\)\\)\\)\\>" . verilog-font-lock-ams-face))<br/><br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Default highlighting for Verilog mode.