Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun  5 13:55:42 2019
| Host         : AndrewSi64 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/calc_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.358     -879.253                   1524                34934        0.202        0.000                      0                34934        2.020        0.000                       0                 13047  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.358     -879.253                   1524                34934        0.202        0.000                      0                34934        2.020        0.000                       0                 13047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1524  Failing Endpoints,  Worst Slack       -1.358ns,  Total Violation     -879.253ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 4.358ns (59.552%)  route 2.960ns (40.448%))
  Logic Levels:           25  (CARRY4=20 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13046, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176_reg[0]/Q
                         net (fo=1, unplaced)         0.806     2.257    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/rhs_V_2_reg_1176[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.552 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_12/O
                         net (fo=2, unplaced)         0.460     3.012    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_12_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451[3]_i_7/O
                         net (fo=1, unplaced)         0.333     3.469    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/grp_fu_916_p0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.019 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.487    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.604 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.604    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.721 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.721    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[27]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.838 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[31]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.838    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[31]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.955 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.955    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.072 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.072    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_15_reg_1356_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.189 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/underflow_5_reg_1428_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.189    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/underflow_5_reg_1428_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.306 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[47]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.306    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[47]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.423 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[51]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.423    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[51]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.540 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[55]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.540    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[55]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.657 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[59]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.657    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[59]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.774 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[63]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.774    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[63]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.891 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[67]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.891    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[67]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.008 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[71]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.008    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[71]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.125 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[75]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.125    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1451_reg[75]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.381 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/p_Result_18_reg_1476_reg[0]_i_2/O[2]
                         net (fo=2, unplaced)         0.463     6.844    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/data4__0[1]
                         LUT5 (Prop_lut5_I4_O)        0.301     7.145 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_4/O
                         net (fo=1, unplaced)         0.449     7.594    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231[2]_i_2/O
                         net (fo=1, unplaced)         0.449     8.167    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/reg_1231_reg[2]
                         LUT6 (Prop_lut6_I4_O)        0.124     8.291 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/reg_1231[2]_i_1/O
                         net (fo=1, unplaced)         0.000     8.291    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7_n_41
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=13046, unset)        0.924     6.924    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
                         FDRE (Setup_fdre_C_D)        0.044     6.933    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/reg_1231_reg[2]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13046, unset)        0.410     0.410    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/q_reg[30]_0[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13046, unset)        0.432     0.432    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff0_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.000       2.020                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         3.000       2.020                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/calc_mul_40s_41s_dEe_U7/calc_mul_40s_41s_dEe_MulnS_2_U/buff2_reg[0]_srl2/CLK



