Two top level are present here:
-   micro_cpu_obi which is integrated with a random generation of valid and ready for both instruction and data memory

-   micro_cpu_instant which is integrated with single cycle access memories. This allowed to test the burst accesses.
