module top (
    input wire clk50,
    input wire reset,
    output [7:0] leds
);

    wire clk;

    // Zegar (dzielnik zegara 50 MHz -> ~1 Hz dla test√≥w)
    reg [25:0] clk_div;
    always @(posedge clk50) begin
        clk_div <= clk_div + 1;
    end
    assign clk = clk_div[25]; // dzielnik zegara

    wire [7:0] cpu_out;
    cpu cpu_inst (
        .clk(clk),
        .reset(reset),
        .out(cpu_out)
    );

    assign leds = cpu_out;

endmodule
