Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: mccpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mccpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mccpu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mccpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fan/code/MCCPU/g_p.v" into library work
Parsing module <g_p>.
Analyzing Verilog file "/home/fan/code/MCCPU/add.v" into library work
Parsing module <add>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla_2.v" into library work
Parsing module <cla_2>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla_4.v" into library work
Parsing module <cla_4>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla_8.v" into library work
Parsing module <cla_8>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla_16.v" into library work
Parsing module <cla_16>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla_32.v" into library work
Parsing module <cla_32>.
Analyzing Verilog file "/home/fan/code/MCCPU/cla32.v" into library work
Parsing module <cla32>.
Analyzing Verilog file "/home/fan/code/MCCPU/shift.v" into library work
Parsing module <shift>.
Analyzing Verilog file "/home/fan/code/MCCPU/mux4x32.v" into library work
Parsing module <mux4x32>.
Analyzing Verilog file "/home/fan/code/MCCPU/addsub32.v" into library work
Parsing module <addsub32>.
Analyzing Verilog file "/home/fan/code/MCCPU/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/fan/code/MCCPU/mux2x5.v" into library work
Parsing module <mux2x5>.
Analyzing Verilog file "/home/fan/code/MCCPU/mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "/home/fan/code/MCCPU/mccu.v" into library work
Parsing module <mccu>.
Analyzing Verilog file "/home/fan/code/MCCPU/diffe32.v" into library work
Parsing module <dffe32>.
Analyzing Verilog file "/home/fan/code/MCCPU/dff32.v" into library work
Parsing module <dff32>.
Analyzing Verilog file "/home/fan/code/MCCPU/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/fan/code/MCCPU/mccpu.v" into library work
Parsing module <mccpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mccpu>.

Elaborating module <dffe32>.

Elaborating module <dff32>.

Elaborating module <mux2x5>.

Elaborating module <mux2x32>.
WARNING:HDLCompiler:189 - "/home/fan/code/MCCPU/mccpu.v" Line 53: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <mux4x32>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:1016 - "/home/fan/code/MCCPU/addsub32.v" Line 25: Port c0 is not connected to this instance

Elaborating module <addsub32>.

Elaborating module <cla32>.

Elaborating module <cla_32>.

Elaborating module <cla_16>.

Elaborating module <cla_8>.

Elaborating module <cla_4>.

Elaborating module <cla_2>.

Elaborating module <add>.

Elaborating module <g_p>.

Elaborating module <shift>.
WARNING:HDLCompiler:189 - "/home/fan/code/MCCPU/mccpu.v" Line 57: Size mismatch in connection of port <a>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <mccu>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mccpu>.
    Related source file is "/home/fan/code/MCCPU/mccpu.v".
    Summary:
	no macro.
Unit <mccpu> synthesized.

Synthesizing Unit <dffe32>.
    Related source file is "/home/fan/code/MCCPU/diffe32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffe32> synthesized.

Synthesizing Unit <dff32>.
    Related source file is "/home/fan/code/MCCPU/dff32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dff32> synthesized.

Synthesizing Unit <mux2x5>.
    Related source file is "/home/fan/code/MCCPU/mux2x5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x5> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "/home/fan/code/MCCPU/mux2x32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32> synthesized.

Synthesizing Unit <mux4x32>.
    Related source file is "/home/fan/code/MCCPU/mux4x32.v".
    Found 32-bit 4-to-1 multiplexer for signal <y> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/fan/code/MCCPU/regfile.v".
    Found 992-bit register for signal <n0050[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <rna[4]_register[31][31]_wide_mux_1_OUT> created at line 28.
    Found 32-bit 31-to-1 multiplexer for signal <rnb[4]_register[31][31]_wide_mux_4_OUT> created at line 29.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/fan/code/MCCPU/alu.v".
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_11_o> created at line 38
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "/home/fan/code/MCCPU/addsub32.v".
INFO:Xst:3210 - "/home/fan/code/MCCPU/addsub32.v" line 25: Output port <c0> of the instance <as32> is unconnected or connected to loadless signal.
    Summary:
Unit <addsub32> synthesized.

Synthesizing Unit <cla32>.
    Related source file is "/home/fan/code/MCCPU/cla32.v".
    Summary:
	no macro.
Unit <cla32> synthesized.

Synthesizing Unit <cla_32>.
    Related source file is "/home/fan/code/MCCPU/cla_32.v".
    Summary:
	no macro.
Unit <cla_32> synthesized.

Synthesizing Unit <cla_16>.
    Related source file is "/home/fan/code/MCCPU/cla_16.v".
    Summary:
	no macro.
Unit <cla_16> synthesized.

Synthesizing Unit <cla_8>.
    Related source file is "/home/fan/code/MCCPU/cla_8.v".
    Summary:
	no macro.
Unit <cla_8> synthesized.

Synthesizing Unit <cla_4>.
    Related source file is "/home/fan/code/MCCPU/cla_4.v".
    Summary:
	no macro.
Unit <cla_4> synthesized.

Synthesizing Unit <cla_2>.
    Related source file is "/home/fan/code/MCCPU/cla_2.v".
    Summary:
	no macro.
Unit <cla_2> synthesized.

Synthesizing Unit <add>.
    Related source file is "/home/fan/code/MCCPU/add.v".
    Summary:
Unit <add> synthesized.

Synthesizing Unit <g_p>.
    Related source file is "/home/fan/code/MCCPU/g_p.v".
    Summary:
	no macro.
Unit <g_p> synthesized.

Synthesizing Unit <shift>.
    Related source file is "/home/fan/code/MCCPU/shift.v".
    Found 32-bit shifter logical left for signal <d[31]_sa[4]_shift_left_0_OUT> created at line 29
    Found 32-bit shifter logical right for signal <d[31]_sa[4]_shift_right_1_OUT> created at line 31
    Found 32-bit shifter arithmetic right for signal <d[31]_sa[4]_shift_right_2_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift> synthesized.

Synthesizing Unit <mccu>.
    Related source file is "/home/fan/code/MCCPU/mccu.v".
        sif = 3'b000
        sid = 3'b001
        sexe = 3'b010
        smem = 3'b011
        swb = 3'b100
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | resetn (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <wreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mccu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 32-bit register                                       : 6
 992-bit register                                      : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 26
 2-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 66
 1-bit xor2                                            : 64
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <wreg> (without init value) has a constant value of 1 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1184
 Flip-Flops                                            : 1184
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 26
 2-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 66
 1-bit xor2                                            : 64
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wreg> (without init value) has a constant value of 1 in block <mccu>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control_unit/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------

Optimizing unit <dffe32> ...

Optimizing unit <dff32> ...

Optimizing unit <mccpu> ...

Optimizing unit <regfile> ...

Optimizing unit <mccu> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <ra/q_31> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_30> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_29> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_28> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_27> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_26> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_25> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_24> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_23> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_22> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_21> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_20> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_19> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_18> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_17> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_16> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_15> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_14> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_13> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_12> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_11> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_10> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_9> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_8> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_7> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_6> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_5> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_4> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_3> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_2> of sequential type is unconnected in block <mccpu>.
WARNING:Xst:2677 - Node <ra/q_1> of sequential type is unconnected in block <mccpu>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mccpu, actual ratio is 30.
FlipFlop control_unit/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop control_unit/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop ir/q_26 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ir/q_26 connected to a primary input has been replicated
FlipFlop ir/q_27 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ir/q_27 connected to a primary input has been replicated
FlipFlop ir/q_28 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ir/q_28 connected to a primary input has been replicated
FlipFlop ir/q_29 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop ir/q_29 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1167
 Flip-Flops                                            : 1167

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mccpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2281
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 1000
#      LUT4                        : 78
#      LUT5                        : 233
#      LUT6                        : 869
#      MUXCY                       : 11
#      MUXF7                       : 79
#      VCC                         : 1
# FlipFlops/Latches                : 1167
#      FDC                         : 103
#      FDCE                        : 1064
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 197
#      IBUF                        : 33
#      OBUF                        : 164

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1167  out of  18224     6%  
 Number of Slice LUTs:                 2189  out of   9112    24%  
    Number used as Logic:              2189  out of   9112    24%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2253
   Number with an unused Flip Flop:    1086  out of   2253    48%  
   Number with an unused LUT:            64  out of   2253     2%  
   Number of fully used LUT-FF pairs:  1103  out of   2253    48%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         198
 Number of bonded IOBs:                 198  out of    232    85%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 1167  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.385ns (Maximum Frequency: 80.743MHz)
   Minimum input arrival time before clock: 3.899ns
   Maximum output required time after clock: 12.385ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 12.385ns (frequency: 80.743MHz)
  Total number of paths / destination ports: 2625029 / 2159
-------------------------------------------------------------------------
Delay:               12.385ns (Levels of Logic = 11)
  Source:            ir/q_3 (FF)
  Destination:       ip/q_16 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: ir/q_3 to ip/q_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  ir/q_3 (ir/q_3)
     LUT5:I2->O            1   0.205   0.684  control_unit/out16_SW0 (N64)
     LUT6:I4->O            8   0.203   0.803  control_unit/out16 (control_unit/i_jr)
     LUT6:I5->O           11   0.205   0.987  control_unit/Mmux_alusrcb21_2 (control_unit/Mmux_alusrcb21_1)
     LUT5:I3->O            9   0.203   1.058  alu_b/Mmux_y261 (alub<3>)
     LUT6:I3->O           14   0.205   0.958  aluint/as32/as32/cla/cla0/cla0/g_p0/c_out1 (aluint/as32/as32/cla/cla0/cla0/c_out)
     LUT4:I3->O           10   0.205   0.857  aluint/as32/as32/cla/g_p0/c_out3 (aluint/as32/as32/cla/c_out)
     LUT5:I4->O            4   0.205   0.931  aluint/Mmux_r171 (alu_out_24_OBUF)
     LUT5:I1->O            1   0.203   0.580  aluint/z4_SW0 (N109)
     LUT6:I5->O            2   0.205   0.617  aluint/z5 (aluint/z4)
     LUT6:I5->O           17   0.205   1.028  aluint/z8 (z)
     LUT6:I5->O            1   0.205   0.000  ip/q_0_dpot (ip/q_0_dpot)
     FDCE:D                    0.102          ip/q_0
    ----------------------------------------
    Total                     12.385ns (2.798ns logic, 9.587ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1239 / 1239
-------------------------------------------------------------------------
Offset:              3.899ns (Levels of Logic = 1)
  Source:            resetn (PAD)
  Destination:       ip/q_31 (FF)
  Destination Clock: clock rising

  Data Path: resetn to ip/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1167   1.222   2.247  resetn_IBUF (resetn_IBUF)
     FDCE:CLR                  0.430          ip/q_0
    ----------------------------------------
    Total                      3.899ns (1.652ns logic, 2.247ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 69684 / 164
-------------------------------------------------------------------------
Offset:              12.385ns (Levels of Logic = 9)
  Source:            ir/q_3 (FF)
  Destination:       alu_out<25> (PAD)
  Source Clock:      clock rising

  Data Path: ir/q_3 to alu_out<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  ir/q_3 (ir/q_3)
     LUT5:I2->O            1   0.205   0.684  control_unit/out16_SW0 (N64)
     LUT6:I4->O            8   0.203   0.803  control_unit/out16 (control_unit/i_jr)
     LUT6:I5->O           11   0.205   0.987  control_unit/Mmux_alusrcb21_2 (control_unit/Mmux_alusrcb21_1)
     LUT5:I3->O            9   0.203   1.058  alu_b/Mmux_y261 (alub<3>)
     LUT6:I3->O           14   0.205   0.958  aluint/as32/as32/cla/cla0/cla0/g_p0/c_out1 (aluint/as32/as32/cla/cla0/cla0/c_out)
     LUT4:I3->O           10   0.205   0.857  aluint/as32/as32/cla/g_p0/c_out3 (aluint/as32/as32/cla/c_out)
     LUT6:I5->O            2   0.205   0.617  aluint/select/Mmux_y363 (aluint/select/Mmux_y362)
     LUT6:I5->O            4   0.205   0.683  aluint/Mmux_r181 (alu_out_25_OBUF)
     OBUF:I->O                 2.571          alu_out_25_OBUF (alu_out<25>)
    ----------------------------------------
    Total                     12.385ns (4.654ns logic, 7.731ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.385|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.85 secs
 
--> 


Total memory usage is 504264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    5 (   0 filtered)

