{"vcs1":{"timestamp_begin":1747550525.235799793, "rt":9.76, "ut":9.87, "st":0.61}}
{"vcselab":{"timestamp_begin":1747550535.071622754, "rt":0.40, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747550535.533619036, "rt":0.42, "ut":0.20, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550524.605977335}
{"VCS_COMP_START_TIME": 1747550524.605977335}
{"VCS_COMP_END_TIME": 1747550536.108181534}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486684}}
{"vcselab": {"peak_mem": 183884}}
