A RISC V RV32I implementation aimed at low-end FPGAs.

Keeps as much as possible of the CPU state in block RAM so as to minimize how many LEs are used.
