;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB 0, <0
	CMP 250, 400
	CMP 250, 400
	SUB 602, 20
	MOV -8, <-20
	MOV -8, <-20
	SUB 250, 400
	SUB 0, <0
	SUB -227, 100
	ADD 20, 0
	SPL 0, <-2
	SUB 206, 0
	JMN 0, <-2
	SUB 250, 400
	CMP 250, 400
	CMP 0, <0
	SUB 250, 400
	CMP 250, 400
	SUB 6, 0
	ADD 130, 9
	SUB 60, <2
	SUB 0, <0
	SUB -7, <360
	SUB 0, <0
	SUB @128, 106
	SUB @-127, 100
	ADD 3, @20
	CMP 0, 0
	SUB 0, <0
	SUB 0, <0
	ADD 20, 0
	SUB 0, <0
	SUB 250, 400
	SUB 250, 400
	SUB 0, 1
	SLT 0, 0
	SUB 0, 1
	SUB 0, 1
	SLT 0, 0
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SUB @-427, 100
