package define

import chisel3._
import chisel3.util._
import chisel3.stage._


object MACRO {
    val datain_bandwidth = 16
    
    val dataout_bandwidth = 16
}