
TP_SysAcqCom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007188  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  08007368  08007368  00017368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007644  08007644  000201cc  2**0
                  CONTENTS
  4 .ARM          00000008  08007644  08007644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800764c  0800764c  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800764c  0800764c  0001764c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007650  08007650  00017650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  08007654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  200001cc  08007820  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08007820  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013df6  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025ce  00000000  00000000  00033ff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  000365c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001010  00000000  00000000  000376b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027029  00000000  00000000  000386c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013401  00000000  00000000  0005f6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd3dc  00000000  00000000  00072af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016fece  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005430  00000000  00000000  0016ff20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001cc 	.word	0x200001cc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007350 	.word	0x08007350

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d0 	.word	0x200001d0
 800021c:	08007350 	.word	0x08007350

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b0a0      	sub	sp, #128	; 0x80
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char	 	cmdBuffer[CMD_BUFFER_SIZE];
	int 		idx_cmd;
	char* 		argv[MAX_ARGS];
	int		 	argc = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	67bb      	str	r3, [r7, #120]	; 0x78
	char*		token;
	int 		newCmdReady = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	673b      	str	r3, [r7, #112]	; 0x70
	int alphaValue1=0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	66fb      	str	r3, [r7, #108]	; 0x6c
	int alphaValue2=0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	66bb      	str	r3, [r7, #104]	; 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fa:	f000 fdec 	bl	80011d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f99f 	bl	8000940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 fb0f 	bl	8000c24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000606:	f000 fac1 	bl	8000b8c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800060a:	f000 fa89 	bl	8000b20 <MX_TIM6_Init>
  MX_TIM1_Init();
 800060e:	f000 f9e3 	bl	80009d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2224      	movs	r2, #36	; 0x24
 8000616:	2100      	movs	r1, #0
 8000618:	4618      	mov	r0, r3
 800061a:	f005 fbd3 	bl	8005dc4 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 800061e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000622:	2240      	movs	r2, #64	; 0x40
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f005 fbcc 	bl	8005dc4 <memset>
 800062c:	4baa      	ldr	r3, [pc, #680]	; (80008d8 <main+0x2f4>)
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 8000632:	2240      	movs	r2, #64	; 0x40
 8000634:	2100      	movs	r1, #0
 8000636:	48a9      	ldr	r0, [pc, #676]	; (80008dc <main+0x2f8>)
 8000638:	f005 fbc4 	bl	8005dc4 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800063c:	2201      	movs	r2, #1
 800063e:	49a6      	ldr	r1, [pc, #664]	; (80008d8 <main+0x2f4>)
 8000640:	48a7      	ldr	r0, [pc, #668]	; (80008e0 <main+0x2fc>)
 8000642:	f003 fc01 	bl	8003e48 <HAL_UART_Receive_IT>
	HAL_Delay(10);
 8000646:	200a      	movs	r0, #10
 8000648:	f000 fe36 	bl	80012b8 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 800064c:	f04f 33ff 	mov.w	r3, #4294967295
 8000650:	2266      	movs	r2, #102	; 0x66
 8000652:	49a4      	ldr	r1, [pc, #656]	; (80008e4 <main+0x300>)
 8000654:	48a2      	ldr	r0, [pc, #648]	; (80008e0 <main+0x2fc>)
 8000656:	f003 fb60 	bl	8003d1a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	2218      	movs	r2, #24
 8000660:	49a1      	ldr	r1, [pc, #644]	; (80008e8 <main+0x304>)
 8000662:	489f      	ldr	r0, [pc, #636]	; (80008e0 <main+0x2fc>)
 8000664:	f003 fb59 	bl	8003d1a <HAL_UART_Transmit>

	//HAL_TIM_Base_Start(&htim1);

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000668:	2100      	movs	r1, #0
 800066a:	48a0      	ldr	r0, [pc, #640]	; (80008ec <main+0x308>)
 800066c:	f002 fab8 	bl	8002be0 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000670:	2100      	movs	r1, #0
 8000672:	489e      	ldr	r0, [pc, #632]	; (80008ec <main+0x308>)
 8000674:	f003 f8d2 	bl	800381c <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000678:	2104      	movs	r1, #4
 800067a:	489c      	ldr	r0, [pc, #624]	; (80008ec <main+0x308>)
 800067c:	f002 fab0 	bl	8002be0 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000680:	2104      	movs	r1, #4
 8000682:	489a      	ldr	r0, [pc, #616]	; (80008ec <main+0x308>)
 8000684:	f003 f8ca 	bl	800381c <HAL_TIMEx_PWMN_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// uartRxReceived is set to 1 when a new character is received on uart 1
		if(uartRxReceived){
 8000688:	4b99      	ldr	r3, [pc, #612]	; (80008f0 <main+0x30c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d058      	beq.n	8000742 <main+0x15e>
			switch(uartRxBuffer[0]){
 8000690:	4b91      	ldr	r3, [pc, #580]	; (80008d8 <main+0x2f4>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b0d      	cmp	r3, #13
 8000696:	d002      	beq.n	800069e <main+0xba>
 8000698:	2b7f      	cmp	r3, #127	; 0x7f
 800069a:	d02f      	beq.n	80006fc <main+0x118>
 800069c:	e03e      	b.n	800071c <main+0x138>
			// Nouvelle ligne, instruction à traiter
			case ASCII_CR:
				HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 800069e:	f04f 33ff 	mov.w	r3, #4294967295
 80006a2:	2203      	movs	r2, #3
 80006a4:	4993      	ldr	r1, [pc, #588]	; (80008f4 <main+0x310>)
 80006a6:	488e      	ldr	r0, [pc, #568]	; (80008e0 <main+0x2fc>)
 80006a8:	f003 fb37 	bl	8003d1a <HAL_UART_Transmit>
				cmdBuffer[idx_cmd] = '\0';
 80006ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80006b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80006b2:	4413      	add	r3, r2
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
				argc = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	67bb      	str	r3, [r7, #120]	; 0x78
				token = strtok(cmdBuffer, " ");
 80006bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006c0:	498d      	ldr	r1, [pc, #564]	; (80008f8 <main+0x314>)
 80006c2:	4618      	mov	r0, r3
 80006c4:	f005 fba6 	bl	8005e14 <strtok>
 80006c8:	4603      	mov	r3, r0
 80006ca:	677b      	str	r3, [r7, #116]	; 0x74
				while(token!=NULL){
 80006cc:	e00e      	b.n	80006ec <main+0x108>
					argv[argc++] = token;
 80006ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80006d0:	1c5a      	adds	r2, r3, #1
 80006d2:	67ba      	str	r2, [r7, #120]	; 0x78
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	3380      	adds	r3, #128	; 0x80
 80006d8:	443b      	add	r3, r7
 80006da:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80006dc:	f843 2c7c 	str.w	r2, [r3, #-124]
					token = strtok(NULL, " ");
 80006e0:	4985      	ldr	r1, [pc, #532]	; (80008f8 <main+0x314>)
 80006e2:	2000      	movs	r0, #0
 80006e4:	f005 fb96 	bl	8005e14 <strtok>
 80006e8:	4603      	mov	r3, r0
 80006ea:	677b      	str	r3, [r7, #116]	; 0x74
				while(token!=NULL){
 80006ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1ed      	bne.n	80006ce <main+0xea>
				}

				idx_cmd = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	67fb      	str	r3, [r7, #124]	; 0x7c
				newCmdReady = 1;
 80006f6:	2301      	movs	r3, #1
 80006f8:	673b      	str	r3, [r7, #112]	; 0x70
				break;
 80006fa:	e01f      	b.n	800073c <main+0x158>
				// Suppression du dernier caractère
			case ASCII_DEL:
				cmdBuffer[idx_cmd--] = '\0';
 80006fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80006fe:	1e5a      	subs	r2, r3, #1
 8000700:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000702:	3380      	adds	r3, #128	; 0x80
 8000704:	443b      	add	r3, r7
 8000706:	2200      	movs	r2, #0
 8000708:	f803 2c58 	strb.w	r2, [r3, #-88]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800070c:	f04f 33ff 	mov.w	r3, #4294967295
 8000710:	2201      	movs	r2, #1
 8000712:	4971      	ldr	r1, [pc, #452]	; (80008d8 <main+0x2f4>)
 8000714:	4872      	ldr	r0, [pc, #456]	; (80008e0 <main+0x2fc>)
 8000716:	f003 fb00 	bl	8003d1a <HAL_UART_Transmit>
				break;
 800071a:	e00f      	b.n	800073c <main+0x158>
				// Nouveau caractère
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 800071c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000722:	4a6d      	ldr	r2, [pc, #436]	; (80008d8 <main+0x2f4>)
 8000724:	7812      	ldrb	r2, [r2, #0]
 8000726:	3380      	adds	r3, #128	; 0x80
 8000728:	443b      	add	r3, r7
 800072a:	f803 2c58 	strb.w	r2, [r3, #-88]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800072e:	f04f 33ff 	mov.w	r3, #4294967295
 8000732:	2201      	movs	r2, #1
 8000734:	4968      	ldr	r1, [pc, #416]	; (80008d8 <main+0x2f4>)
 8000736:	486a      	ldr	r0, [pc, #424]	; (80008e0 <main+0x2fc>)
 8000738:	f003 faef 	bl	8003d1a <HAL_UART_Transmit>
			}
			uartRxReceived = 0;
 800073c:	4b6c      	ldr	r3, [pc, #432]	; (80008f0 <main+0x30c>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
		}

		if(newCmdReady){
 8000742:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000744:	2b00      	cmp	r3, #0
 8000746:	d09f      	beq.n	8000688 <main+0xa4>
			//=============================================================================================
			if(strcmp(argv[0],"set")==0){
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	496c      	ldr	r1, [pc, #432]	; (80008fc <main+0x318>)
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff fd67 	bl	8000220 <strcmp>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d12d      	bne.n	80007b4 <main+0x1d0>
				if(strcmp(argv[1],"PA5")==0){
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	4969      	ldr	r1, [pc, #420]	; (8000900 <main+0x31c>)
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fd5f 	bl	8000220 <strcmp>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d11d      	bne.n	80007a4 <main+0x1c0>
					HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, atoi(argv[2]));
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	4618      	mov	r0, r3
 800076c:	f005 fafc 	bl	8005d68 <atoi>
 8000770:	4603      	mov	r3, r0
 8000772:	b2db      	uxtb	r3, r3
 8000774:	461a      	mov	r2, r3
 8000776:	2120      	movs	r1, #32
 8000778:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800077c:	f001 f910 	bl	80019a0 <HAL_GPIO_WritePin>
					sprintf(uartTxBuffer,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4618      	mov	r0, r3
 8000784:	f005 faf0 	bl	8005d68 <atoi>
 8000788:	4603      	mov	r3, r0
 800078a:	461a      	mov	r2, r3
 800078c:	495d      	ldr	r1, [pc, #372]	; (8000904 <main+0x320>)
 800078e:	4853      	ldr	r0, [pc, #332]	; (80008dc <main+0x2f8>)
 8000790:	f005 fb20 	bl	8005dd4 <siprintf>
					HAL_UART_Transmit(&huart2, uartTxBuffer, 32, HAL_MAX_DELAY);
 8000794:	f04f 33ff 	mov.w	r3, #4294967295
 8000798:	2220      	movs	r2, #32
 800079a:	4950      	ldr	r1, [pc, #320]	; (80008dc <main+0x2f8>)
 800079c:	4850      	ldr	r0, [pc, #320]	; (80008e0 <main+0x2fc>)
 800079e:	f003 fabc 	bl	8003d1a <HAL_UART_Transmit>
 80007a2:	e08e      	b.n	80008c2 <main+0x2de>
				}
				else{
					HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295
 80007a8:	2214      	movs	r2, #20
 80007aa:	4957      	ldr	r1, [pc, #348]	; (8000908 <main+0x324>)
 80007ac:	484c      	ldr	r0, [pc, #304]	; (80008e0 <main+0x2fc>)
 80007ae:	f003 fab4 	bl	8003d1a <HAL_UART_Transmit>
 80007b2:	e086      	b.n	80008c2 <main+0x2de>
				}
			}

			//=============================================================================================

			else if(strcmp(argv[0],"get")==0)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4955      	ldr	r1, [pc, #340]	; (800090c <main+0x328>)
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff fd31 	bl	8000220 <strcmp>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d107      	bne.n	80007d4 <main+0x1f0>
			{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295
 80007c8:	2214      	movs	r2, #20
 80007ca:	494f      	ldr	r1, [pc, #316]	; (8000908 <main+0x324>)
 80007cc:	4844      	ldr	r0, [pc, #272]	; (80008e0 <main+0x2fc>)
 80007ce:	f003 faa4 	bl	8003d1a <HAL_UART_Transmit>
 80007d2:	e076      	b.n	80008c2 <main+0x2de>
			}

			//=============================================================================================

			else if(strcmp(argv[0],"start")==0)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	494e      	ldr	r1, [pc, #312]	; (8000910 <main+0x32c>)
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fd21 	bl	8000220 <strcmp>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d114      	bne.n	800080e <main+0x22a>
			{
				HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 80007e4:	f04f 33ff 	mov.w	r3, #4294967295
 80007e8:	220b      	movs	r2, #11
 80007ea:	494a      	ldr	r1, [pc, #296]	; (8000914 <main+0x330>)
 80007ec:	483c      	ldr	r0, [pc, #240]	; (80008e0 <main+0x2fc>)
 80007ee:	f003 fa94 	bl	8003d1a <HAL_UART_Transmit>
				HAL_GPIO_WritePin(ISO_Reset_Pinout_GPIO_Port, ISO_Reset_Pinout_Pin, SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2120      	movs	r1, #32
 80007f6:	4848      	ldr	r0, [pc, #288]	; (8000918 <main+0x334>)
 80007f8:	f001 f8d2 	bl	80019a0 <HAL_GPIO_WritePin>
				HAL_Delay(1);
 80007fc:	2001      	movs	r0, #1
 80007fe:	f000 fd5b 	bl	80012b8 <HAL_Delay>
				HAL_GPIO_WritePin(ISO_Reset_Pinout_GPIO_Port, ISO_Reset_Pinout_Pin, RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2120      	movs	r1, #32
 8000806:	4844      	ldr	r0, [pc, #272]	; (8000918 <main+0x334>)
 8000808:	f001 f8ca 	bl	80019a0 <HAL_GPIO_WritePin>
 800080c:	e059      	b.n	80008c2 <main+0x2de>



			//=============================================================================================

			else if(strcmp(argv[0],"stop")==0)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4942      	ldr	r1, [pc, #264]	; (800091c <main+0x338>)
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff fd04 	bl	8000220 <strcmp>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d107      	bne.n	800082e <main+0x24a>
			{
				HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 800081e:	f04f 33ff 	mov.w	r3, #4294967295
 8000822:	220c      	movs	r2, #12
 8000824:	493e      	ldr	r1, [pc, #248]	; (8000920 <main+0x33c>)
 8000826:	482e      	ldr	r0, [pc, #184]	; (80008e0 <main+0x2fc>)
 8000828:	f003 fa77 	bl	8003d1a <HAL_UART_Transmit>
 800082c:	e049      	b.n	80008c2 <main+0x2de>
			}


			//=============================================================================================

			else if(strcmp(argv[0],"help")==0)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	493c      	ldr	r1, [pc, #240]	; (8000924 <main+0x340>)
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff fcf4 	bl	8000220 <strcmp>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d107      	bne.n	800084e <main+0x26a>
			{
				HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 800083e:	f04f 33ff 	mov.w	r3, #4294967295
 8000842:	2247      	movs	r2, #71	; 0x47
 8000844:	4938      	ldr	r1, [pc, #224]	; (8000928 <main+0x344>)
 8000846:	4826      	ldr	r0, [pc, #152]	; (80008e0 <main+0x2fc>)
 8000848:	f003 fa67 	bl	8003d1a <HAL_UART_Transmit>
 800084c:	e039      	b.n	80008c2 <main+0x2de>



			//=============================================================================================

			else if(strcmp(argv[0],"pinout")==0)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4936      	ldr	r1, [pc, #216]	; (800092c <main+0x348>)
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fce4 	bl	8000220 <strcmp>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d107      	bne.n	800086e <main+0x28a>
			{
				HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 800085e:	f04f 33ff 	mov.w	r3, #4294967295
 8000862:	2261      	movs	r2, #97	; 0x61
 8000864:	4932      	ldr	r1, [pc, #200]	; (8000930 <main+0x34c>)
 8000866:	481e      	ldr	r0, [pc, #120]	; (80008e0 <main+0x2fc>)
 8000868:	f003 fa57 	bl	8003d1a <HAL_UART_Transmit>
 800086c:	e029      	b.n	80008c2 <main+0x2de>
			}


			//=============================================================================================
			else if(strcmp(argv[0],"alpha")==0)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4930      	ldr	r1, [pc, #192]	; (8000934 <main+0x350>)
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fcd4 	bl	8000220 <strcmp>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d11a      	bne.n	80008b4 <main+0x2d0>
						{
							alphaValue1 = (atoi(argv[1])*TIM1->ARR)/100;
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	4618      	mov	r0, r3
 8000882:	f005 fa71 	bl	8005d68 <atoi>
 8000886:	4603      	mov	r3, r0
 8000888:	461a      	mov	r2, r3
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <main+0x354>)
 800088c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800088e:	fb02 f303 	mul.w	r3, r2, r3
 8000892:	4a2a      	ldr	r2, [pc, #168]	; (800093c <main+0x358>)
 8000894:	fba2 2303 	umull	r2, r3, r2, r3
 8000898:	095b      	lsrs	r3, r3, #5
 800089a:	66fb      	str	r3, [r7, #108]	; 0x6c
							alphaValue2 = TIM1->ARR-alphaValue1;
 800089c:	4b26      	ldr	r3, [pc, #152]	; (8000938 <main+0x354>)
 800089e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008a2:	1ad3      	subs	r3, r2, r3
 80008a4:	66bb      	str	r3, [r7, #104]	; 0x68
							TIM1->CCR1 = alphaValue1;
 80008a6:	4a24      	ldr	r2, [pc, #144]	; (8000938 <main+0x354>)
 80008a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008aa:	6353      	str	r3, [r2, #52]	; 0x34
							TIM1->CCR2 = alphaValue2;
 80008ac:	4a22      	ldr	r2, [pc, #136]	; (8000938 <main+0x354>)
 80008ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008b0:	6393      	str	r3, [r2, #56]	; 0x38
 80008b2:	e006      	b.n	80008c2 <main+0x2de>

						//=============================================================================================


			else{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80008b4:	f04f 33ff 	mov.w	r3, #4294967295
 80008b8:	2214      	movs	r2, #20
 80008ba:	4913      	ldr	r1, [pc, #76]	; (8000908 <main+0x324>)
 80008bc:	4808      	ldr	r0, [pc, #32]	; (80008e0 <main+0x2fc>)
 80008be:	f003 fa2c 	bl	8003d1a <HAL_UART_Transmit>
			}




			HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80008c2:	f04f 33ff 	mov.w	r3, #4294967295
 80008c6:	2218      	movs	r2, #24
 80008c8:	4907      	ldr	r1, [pc, #28]	; (80008e8 <main+0x304>)
 80008ca:	4805      	ldr	r0, [pc, #20]	; (80008e0 <main+0x2fc>)
 80008cc:	f003 fa25 	bl	8003d1a <HAL_UART_Transmit>
			newCmdReady = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	673b      	str	r3, [r7, #112]	; 0x70
		if(uartRxReceived){
 80008d4:	e6d8      	b.n	8000688 <main+0xa4>
 80008d6:	bf00      	nop
 80008d8:	20000314 	.word	0x20000314
 80008dc:	20000318 	.word	0x20000318
 80008e0:	20000280 	.word	0x20000280
 80008e4:	20000018 	.word	0x20000018
 80008e8:	20000000 	.word	0x20000000
 80008ec:	200001e8 	.word	0x200001e8
 80008f0:	20000310 	.word	0x20000310
 80008f4:	20000080 	.word	0x20000080
 80008f8:	08007368 	.word	0x08007368
 80008fc:	0800736c 	.word	0x0800736c
 8000900:	08007370 	.word	0x08007370
 8000904:	08007374 	.word	0x08007374
 8000908:	20000084 	.word	0x20000084
 800090c:	08007390 	.word	0x08007390
 8000910:	08007394 	.word	0x08007394
 8000914:	20000144 	.word	0x20000144
 8000918:	48000400 	.word	0x48000400
 800091c:	0800739c 	.word	0x0800739c
 8000920:	20000150 	.word	0x20000150
 8000924:	080073a4 	.word	0x080073a4
 8000928:	20000098 	.word	0x20000098
 800092c:	080073ac 	.word	0x080073ac
 8000930:	200000e0 	.word	0x200000e0
 8000934:	080073b4 	.word	0x080073b4
 8000938:	40012c00 	.word	0x40012c00
 800093c:	51eb851f 	.word	0x51eb851f

08000940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b094      	sub	sp, #80	; 0x50
 8000944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000946:	f107 0318 	add.w	r3, r7, #24
 800094a:	2238      	movs	r2, #56	; 0x38
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f005 fa38 	bl	8005dc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000962:	2000      	movs	r0, #0
 8000964:	f001 f858 	bl	8001a18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000968:	2302      	movs	r3, #2
 800096a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800096c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000972:	2340      	movs	r3, #64	; 0x40
 8000974:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000976:	2302      	movs	r3, #2
 8000978:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800097a:	2302      	movs	r3, #2
 800097c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800097e:	2304      	movs	r3, #4
 8000980:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000982:	2355      	movs	r3, #85	; 0x55
 8000984:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000986:	2302      	movs	r3, #2
 8000988:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800098a:	2302      	movs	r3, #2
 800098c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800098e:	2302      	movs	r3, #2
 8000990:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000992:	f107 0318 	add.w	r3, r7, #24
 8000996:	4618      	mov	r0, r3
 8000998:	f001 f8f2 	bl	8001b80 <HAL_RCC_OscConfig>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80009a2:	f000 f9d9 	bl	8000d58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a6:	230f      	movs	r3, #15
 80009a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009aa:	2303      	movs	r3, #3
 80009ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2104      	movs	r1, #4
 80009be:	4618      	mov	r0, r3
 80009c0:	f001 fbf6 	bl	80021b0 <HAL_RCC_ClockConfig>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80009ca:	f000 f9c5 	bl	8000d58 <Error_Handler>
  }
}
 80009ce:	bf00      	nop
 80009d0:	3750      	adds	r7, #80	; 0x50
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
	...

080009d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b098      	sub	sp, #96	; 0x60
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009de:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
 80009f6:	60da      	str	r2, [r3, #12]
 80009f8:	611a      	str	r2, [r3, #16]
 80009fa:	615a      	str	r2, [r3, #20]
 80009fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2234      	movs	r2, #52	; 0x34
 8000a02:	2100      	movs	r1, #0
 8000a04:	4618      	mov	r0, r3
 8000a06:	f005 f9dd 	bl	8005dc4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a0a:	4b43      	ldr	r3, [pc, #268]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a0c:	4a43      	ldr	r2, [pc, #268]	; (8000b1c <MX_TIM1_Init+0x144>)
 8000a0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a10:	4b41      	ldr	r3, [pc, #260]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000a16:	4b40      	ldr	r3, [pc, #256]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a18:	2220      	movs	r2, #32
 8000a1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5312;
 8000a1c:	4b3e      	ldr	r3, [pc, #248]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a1e:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 8000a22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a24:	4b3c      	ldr	r3, [pc, #240]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a2a:	4b3b      	ldr	r3, [pc, #236]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a30:	4b39      	ldr	r3, [pc, #228]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a36:	4838      	ldr	r0, [pc, #224]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a38:	f002 f87b 	bl	8002b32 <HAL_TIM_PWM_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000a42:	f000 f989 	bl	8000d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a46:	2300      	movs	r3, #0
 8000a48:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a52:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a56:	4619      	mov	r1, r3
 8000a58:	482f      	ldr	r0, [pc, #188]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a5a:	f002 ffa1 	bl	80039a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a64:	f000 f978 	bl	8000d58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a68:	2360      	movs	r3, #96	; 0x60
 8000a6a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1312;
 8000a6c:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8000a70:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a72:	2300      	movs	r3, #0
 8000a74:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a76:	2300      	movs	r3, #0
 8000a78:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a82:	2300      	movs	r3, #0
 8000a84:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4822      	ldr	r0, [pc, #136]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000a90:	f002 f9b8 	bl	8002e04 <HAL_TIM_PWM_ConfigChannel>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8000a9a:	f000 f95d 	bl	8000d58 <Error_Handler>
  }
  sConfigOC.Pulse = 4000;
 8000a9e:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000aa4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000aa8:	2204      	movs	r2, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	481a      	ldr	r0, [pc, #104]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000aae:	f002 f9a9 	bl	8002e04 <HAL_TIM_PWM_ConfigChannel>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8000ab8:	f000 f94e 	bl	8000d58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000abc:	2300      	movs	r3, #0
 8000abe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 202;
 8000ac8:	23ca      	movs	r3, #202	; 0xca
 8000aca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ad0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ad4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ae2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000aec:	2300      	movs	r3, #0
 8000aee:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	4619      	mov	r1, r3
 8000af8:	4807      	ldr	r0, [pc, #28]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000afa:	f002 ffe7 	bl	8003acc <HAL_TIMEx_ConfigBreakDeadTime>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8000b04:	f000 f928 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b08:	4803      	ldr	r0, [pc, #12]	; (8000b18 <MX_TIM1_Init+0x140>)
 8000b0a:	f000 f98f 	bl	8000e2c <HAL_TIM_MspPostInit>

}
 8000b0e:	bf00      	nop
 8000b10:	3760      	adds	r7, #96	; 0x60
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200001e8 	.word	0x200001e8
 8000b1c:	40012c00 	.word	0x40012c00

08000b20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b32:	4a15      	ldr	r2, [pc, #84]	; (8000b88 <MX_TIM6_Init+0x68>)
 8000b34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000b36:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b48:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b50:	480c      	ldr	r0, [pc, #48]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b52:	f001 ff97 	bl	8002a84 <HAL_TIM_Base_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000b5c:	f000 f8fc 	bl	8000d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b60:	2300      	movs	r3, #0
 8000b62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_TIM6_Init+0x64>)
 8000b6e:	f002 ff17 	bl	80039a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000b78:	f000 f8ee 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000234 	.word	0x20000234
 8000b88:	40001000 	.word	0x40001000

08000b8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b90:	4b22      	ldr	r3, [pc, #136]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000b92:	4a23      	ldr	r2, [pc, #140]	; (8000c20 <MX_USART2_UART_Init+0x94>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b96:	4b21      	ldr	r3, [pc, #132]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc2:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bc8:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bce:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bd4:	4811      	ldr	r0, [pc, #68]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bd6:	f003 f850 	bl	8003c7a <HAL_UART_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000be0:	f000 f8ba 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000be4:	2100      	movs	r1, #0
 8000be6:	480d      	ldr	r0, [pc, #52]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000be8:	f004 fff3 	bl	8005bd2 <HAL_UARTEx_SetTxFifoThreshold>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000bf2:	f000 f8b1 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4808      	ldr	r0, [pc, #32]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000bfa:	f005 f828 	bl	8005c4e <HAL_UARTEx_SetRxFifoThreshold>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000c04:	f000 f8a8 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000c08:	4804      	ldr	r0, [pc, #16]	; (8000c1c <MX_USART2_UART_Init+0x90>)
 8000c0a:	f004 ffa9 	bl	8005b60 <HAL_UARTEx_DisableFifoMode>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000c14:	f000 f8a0 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000280 	.word	0x20000280
 8000c20:	40004400 	.word	0x40004400

08000c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	; 0x28
 8000c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	f107 0314 	add.w	r3, r7, #20
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3a:	4b39      	ldr	r3, [pc, #228]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3e:	4a38      	ldr	r2, [pc, #224]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c40:	f043 0304 	orr.w	r3, r3, #4
 8000c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c46:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c52:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c56:	4a32      	ldr	r2, [pc, #200]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c58:	f043 0320 	orr.w	r3, r3, #32
 8000c5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c5e:	4b30      	ldr	r3, [pc, #192]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c62:	f003 0320 	and.w	r3, r3, #32
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	4b2d      	ldr	r3, [pc, #180]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6e:	4a2c      	ldr	r2, [pc, #176]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c76:	4b2a      	ldr	r3, [pc, #168]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c82:	4b27      	ldr	r3, [pc, #156]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c86:	4a26      	ldr	r2, [pc, #152]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c88:	f043 0302 	orr.w	r3, r3, #2
 8000c8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c8e:	4b24      	ldr	r3, [pc, #144]	; (8000d20 <MX_GPIO_Init+0xfc>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2120      	movs	r1, #32
 8000c9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ca2:	f000 fe7d 	bl	80019a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_Reset_Pinout_GPIO_Port, ISO_Reset_Pinout_Pin, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2120      	movs	r1, #32
 8000caa:	481e      	ldr	r0, [pc, #120]	; (8000d24 <MX_GPIO_Init+0x100>)
 8000cac:	f000 fe78 	bl	80019a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8000cb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4818      	ldr	r0, [pc, #96]	; (8000d28 <MX_GPIO_Init+0x104>)
 8000cc8:	f000 fce8 	bl	800169c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8000ccc:	2320      	movs	r3, #32
 8000cce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce6:	f000 fcd9 	bl	800169c <HAL_GPIO_Init>

  /*Configure GPIO pin : ISO_Reset_Pinout_Pin */
  GPIO_InitStruct.Pin = ISO_Reset_Pinout_Pin;
 8000cea:	2320      	movs	r3, #32
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ISO_Reset_Pinout_GPIO_Port, &GPIO_InitStruct);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4808      	ldr	r0, [pc, #32]	; (8000d24 <MX_GPIO_Init+0x100>)
 8000d02:	f000 fccb 	bl	800169c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2028      	movs	r0, #40	; 0x28
 8000d0c:	f000 fbd1 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d10:	2028      	movs	r0, #40	; 0x28
 8000d12:	f000 fbe8 	bl	80014e6 <HAL_NVIC_EnableIRQ>

}
 8000d16:	bf00      	nop
 8000d18:	3728      	adds	r7, #40	; 0x28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40021000 	.word	0x40021000
 8000d24:	48000400 	.word	0x48000400
 8000d28:	48000800 	.word	0x48000800

08000d2c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <HAL_UART_RxCpltCallback+0x20>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	4904      	ldr	r1, [pc, #16]	; (8000d50 <HAL_UART_RxCpltCallback+0x24>)
 8000d3e:	4805      	ldr	r0, [pc, #20]	; (8000d54 <HAL_UART_RxCpltCallback+0x28>)
 8000d40:	f003 f882 	bl	8003e48 <HAL_UART_Receive_IT>
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000310 	.word	0x20000310
 8000d50:	20000314 	.word	0x20000314
 8000d54:	20000280 	.word	0x20000280

08000d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
}
 8000d5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d60:	e7fe      	b.n	8000d60 <Error_Handler+0x8>
	...

08000d64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <HAL_MspInit+0x44>)
 8000d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d6e:	4a0e      	ldr	r2, [pc, #56]	; (8000da8 <HAL_MspInit+0x44>)
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	6613      	str	r3, [r2, #96]	; 0x60
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_MspInit+0x44>)
 8000d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_MspInit+0x44>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <HAL_MspInit+0x44>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_MspInit+0x44>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d9a:	f000 fee1 	bl	8001b60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000

08000dac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0a      	ldr	r2, [pc, #40]	; (8000de4 <HAL_TIM_PWM_MspInit+0x38>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d10b      	bne.n	8000dd6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dc2:	4a09      	ldr	r2, [pc, #36]	; (8000de8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000dc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dc8:	6613      	str	r3, [r2, #96]	; 0x60
 8000dca:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000dd6:	bf00      	nop
 8000dd8:	3714      	adds	r7, #20
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40012c00 	.word	0x40012c00
 8000de8:	40021000 	.word	0x40021000

08000dec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <HAL_TIM_Base_MspInit+0x38>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d10b      	bne.n	8000e16 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <HAL_TIM_Base_MspInit+0x3c>)
 8000e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e02:	4a09      	ldr	r2, [pc, #36]	; (8000e28 <HAL_TIM_Base_MspInit+0x3c>)
 8000e04:	f043 0310 	orr.w	r3, r3, #16
 8000e08:	6593      	str	r3, [r2, #88]	; 0x58
 8000e0a:	4b07      	ldr	r3, [pc, #28]	; (8000e28 <HAL_TIM_Base_MspInit+0x3c>)
 8000e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0e:	f003 0310 	and.w	r3, r3, #16
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000e16:	bf00      	nop
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40001000 	.word	0x40001000
 8000e28:	40021000 	.word	0x40021000

08000e2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 030c 	add.w	r3, r7, #12
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a12      	ldr	r2, [pc, #72]	; (8000e94 <HAL_TIM_MspPostInit+0x68>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d11d      	bne.n	8000e8a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_TIM_MspPostInit+0x6c>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	4a11      	ldr	r2, [pc, #68]	; (8000e98 <HAL_TIM_MspPostInit+0x6c>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	; (8000e98 <HAL_TIM_MspPostInit+0x6c>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8000e66:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000e6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000e78:	2306      	movs	r3, #6
 8000e7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	4619      	mov	r1, r3
 8000e82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e86:	f000 fc09 	bl	800169c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e8a:	bf00      	nop
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40012c00 	.word	0x40012c00
 8000e98:	40021000 	.word	0x40021000

08000e9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b09e      	sub	sp, #120	; 0x78
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb4:	f107 0310 	add.w	r3, r7, #16
 8000eb8:	2254      	movs	r2, #84	; 0x54
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f004 ff81 	bl	8005dc4 <memset>
  if(huart->Instance==USART2)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a23      	ldr	r2, [pc, #140]	; (8000f54 <HAL_UART_MspInit+0xb8>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d13e      	bne.n	8000f4a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f001 fb85 	bl	80025e8 <HAL_RCCEx_PeriphCLKConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ee4:	f7ff ff38 	bl	8000d58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ee8:	4b1b      	ldr	r3, [pc, #108]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eec:	4a1a      	ldr	r2, [pc, #104]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000eee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8000ef4:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f00:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f04:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f18:	230c      	movs	r3, #12
 8000f1a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f28:	2307      	movs	r3, #7
 8000f2a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f30:	4619      	mov	r1, r3
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f000 fbb1 	bl	800169c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	2026      	movs	r0, #38	; 0x26
 8000f40:	f000 fab7 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f44:	2026      	movs	r0, #38	; 0x26
 8000f46:	f000 face 	bl	80014e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3778      	adds	r7, #120	; 0x78
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40004400 	.word	0x40004400
 8000f58:	40021000 	.word	0x40021000

08000f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f60:	e7fe      	b.n	8000f60 <NMI_Handler+0x4>

08000f62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f66:	e7fe      	b.n	8000f66 <HardFault_Handler+0x4>

08000f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <MemManage_Handler+0x4>

08000f6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f72:	e7fe      	b.n	8000f72 <BusFault_Handler+0x4>

08000f74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <UsageFault_Handler+0x4>

08000f7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa8:	f000 f968 	bl	800127c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fb4:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <USART2_IRQHandler+0x10>)
 8000fb6:	f002 ff9d 	bl	8003ef4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000280 	.word	0x20000280

08000fc4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 8000fc8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fcc:	f000 fd00 	bl	80019d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
	return 1;
 8000fd8:	2301      	movs	r3, #1
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <_kill>:

int _kill(int pid, int sig)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000fee:	f004 febf 	bl	8005d70 <__errno>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2216      	movs	r2, #22
 8000ff6:	601a      	str	r2, [r3, #0]
	return -1;
 8000ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <_exit>:

void _exit (int status)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800100c:	f04f 31ff 	mov.w	r1, #4294967295
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ffe7 	bl	8000fe4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001016:	e7fe      	b.n	8001016 <_exit+0x12>

08001018 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	e00a      	b.n	8001040 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800102a:	f3af 8000 	nop.w
 800102e:	4601      	mov	r1, r0
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	1c5a      	adds	r2, r3, #1
 8001034:	60ba      	str	r2, [r7, #8]
 8001036:	b2ca      	uxtb	r2, r1
 8001038:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	697a      	ldr	r2, [r7, #20]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	429a      	cmp	r2, r3
 8001046:	dbf0      	blt.n	800102a <_read+0x12>
	}

return len;
 8001048:	687b      	ldr	r3, [r7, #4]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b086      	sub	sp, #24
 8001056:	af00      	add	r7, sp, #0
 8001058:	60f8      	str	r0, [r7, #12]
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	e009      	b.n	8001078 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	60ba      	str	r2, [r7, #8]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3301      	adds	r3, #1
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	429a      	cmp	r2, r3
 800107e:	dbf1      	blt.n	8001064 <_write+0x12>
	}
	return len;
 8001080:	687b      	ldr	r3, [r7, #4]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <_close>:

int _close(int file)
{
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
	return -1;
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001096:	4618      	mov	r0, r3
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b2:	605a      	str	r2, [r3, #4]
	return 0;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <_isatty>:

int _isatty(int file)
{
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
	return 1;
 80010ca:	2301      	movs	r3, #1
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
	return 0;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
	...

080010f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010fc:	4a14      	ldr	r2, [pc, #80]	; (8001150 <_sbrk+0x5c>)
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <_sbrk+0x60>)
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d102      	bne.n	8001116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <_sbrk+0x64>)
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <_sbrk+0x68>)
 8001114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001116:	4b10      	ldr	r3, [pc, #64]	; (8001158 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	429a      	cmp	r2, r3
 8001122:	d207      	bcs.n	8001134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001124:	f004 fe24 	bl	8005d70 <__errno>
 8001128:	4603      	mov	r3, r0
 800112a:	220c      	movs	r2, #12
 800112c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	e009      	b.n	8001148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <_sbrk+0x64>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	4a05      	ldr	r2, [pc, #20]	; (8001158 <_sbrk+0x64>)
 8001144:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001146:	68fb      	ldr	r3, [r7, #12]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20020000 	.word	0x20020000
 8001154:	00000400 	.word	0x00000400
 8001158:	20000358 	.word	0x20000358
 800115c:	20000370 	.word	0x20000370

08001160 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <SystemInit+0x20>)
 8001166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800116a:	4a05      	ldr	r2, [pc, #20]	; (8001180 <SystemInit+0x20>)
 800116c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001170:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001186:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001188:	480d      	ldr	r0, [pc, #52]	; (80011c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800118a:	490e      	ldr	r1, [pc, #56]	; (80011c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800118c:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <LoopForever+0xe>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001190:	e002      	b.n	8001198 <LoopCopyDataInit>

08001192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001196:	3304      	adds	r3, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800119c:	d3f9      	bcc.n	8001192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119e:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80011a0:	4c0b      	ldr	r4, [pc, #44]	; (80011d0 <LoopForever+0x16>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a4:	e001      	b.n	80011aa <LoopFillZerobss>

080011a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a8:	3204      	adds	r2, #4

080011aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ac:	d3fb      	bcc.n	80011a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011ae:	f7ff ffd7 	bl	8001160 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011b2:	f004 fde3 	bl	8005d7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011b6:	f7ff fa15 	bl	80005e4 <main>

080011ba <LoopForever>:

LoopForever:
    b LoopForever
 80011ba:	e7fe      	b.n	80011ba <LoopForever>
  ldr   r0, =_estack
 80011bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c4:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 80011c8:	08007654 	.word	0x08007654
  ldr r2, =_sbss
 80011cc:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 80011d0:	20000370 	.word	0x20000370

080011d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC1_2_IRQHandler>

080011d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011dc:	2300      	movs	r3, #0
 80011de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e0:	2003      	movs	r0, #3
 80011e2:	f000 f95b 	bl	800149c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e6:	2000      	movs	r0, #0
 80011e8:	f000 f80e 	bl	8001208 <HAL_InitTick>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d002      	beq.n	80011f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	e001      	b.n	80011fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011f8:	f7ff fdb4 	bl	8000d64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011fc:	79fb      	ldrb	r3, [r7, #7]

}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_InitTick+0x68>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d022      	beq.n	8001262 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800121c:	4b15      	ldr	r3, [pc, #84]	; (8001274 <HAL_InitTick+0x6c>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b13      	ldr	r3, [pc, #76]	; (8001270 <HAL_InitTick+0x68>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001228:	fbb1 f3f3 	udiv	r3, r1, r3
 800122c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f966 	bl	8001502 <HAL_SYSTICK_Config>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10f      	bne.n	800125c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b0f      	cmp	r3, #15
 8001240:	d809      	bhi.n	8001256 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001242:	2200      	movs	r2, #0
 8001244:	6879      	ldr	r1, [r7, #4]
 8001246:	f04f 30ff 	mov.w	r0, #4294967295
 800124a:	f000 f932 	bl	80014b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800124e:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <HAL_InitTick+0x70>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	e007      	b.n	8001266 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	e004      	b.n	8001266 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	73fb      	strb	r3, [r7, #15]
 8001260:	e001      	b.n	8001266 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000164 	.word	0x20000164
 8001274:	2000015c 	.word	0x2000015c
 8001278:	20000160 	.word	0x20000160

0800127c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <HAL_IncTick+0x1c>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <HAL_IncTick+0x20>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4413      	add	r3, r2
 800128a:	4a03      	ldr	r2, [pc, #12]	; (8001298 <HAL_IncTick+0x1c>)
 800128c:	6013      	str	r3, [r2, #0]
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	2000035c 	.word	0x2000035c
 800129c:	20000164 	.word	0x20000164

080012a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return uwTick;
 80012a4:	4b03      	ldr	r3, [pc, #12]	; (80012b4 <HAL_GetTick+0x14>)
 80012a6:	681b      	ldr	r3, [r3, #0]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	2000035c 	.word	0x2000035c

080012b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012c0:	f7ff ffee 	bl	80012a0 <HAL_GetTick>
 80012c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d0:	d004      	beq.n	80012dc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <HAL_Delay+0x40>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4413      	add	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012dc:	bf00      	nop
 80012de:	f7ff ffdf 	bl	80012a0 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	68fa      	ldr	r2, [r7, #12]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d8f7      	bhi.n	80012de <HAL_Delay+0x26>
  {
  }
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000164 	.word	0x20000164

080012fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001318:	4013      	ands	r3, r2
 800131a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800132c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	60d3      	str	r3, [r2, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001348:	4b04      	ldr	r3, [pc, #16]	; (800135c <__NVIC_GetPriorityGrouping+0x18>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	0a1b      	lsrs	r3, r3, #8
 800134e:	f003 0307 	and.w	r3, r3, #7
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136e:	2b00      	cmp	r3, #0
 8001370:	db0b      	blt.n	800138a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f003 021f 	and.w	r2, r3, #31
 8001378:	4907      	ldr	r1, [pc, #28]	; (8001398 <__NVIC_EnableIRQ+0x38>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	095b      	lsrs	r3, r3, #5
 8001380:	2001      	movs	r0, #1
 8001382:	fa00 f202 	lsl.w	r2, r0, r2
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	; (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	; (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	; 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	; 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3b01      	subs	r3, #1
 8001464:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001468:	d301      	bcc.n	800146e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2301      	movs	r3, #1
 800146c:	e00f      	b.n	800148e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <SysTick_Config+0x40>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001476:	210f      	movs	r1, #15
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f7ff ff8e 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <SysTick_Config+0x40>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001486:	4b04      	ldr	r3, [pc, #16]	; (8001498 <SysTick_Config+0x40>)
 8001488:	2207      	movs	r2, #7
 800148a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff29 	bl	80012fc <__NVIC_SetPriorityGrouping>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014c0:	f7ff ff40 	bl	8001344 <__NVIC_GetPriorityGrouping>
 80014c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	68b9      	ldr	r1, [r7, #8]
 80014ca:	6978      	ldr	r0, [r7, #20]
 80014cc:	f7ff ff90 	bl	80013f0 <NVIC_EncodePriority>
 80014d0:	4602      	mov	r2, r0
 80014d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d6:	4611      	mov	r1, r2
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff5f 	bl	800139c <__NVIC_SetPriority>
}
 80014de:	bf00      	nop
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	4603      	mov	r3, r0
 80014ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff33 	bl	8001360 <__NVIC_EnableIRQ>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ffa4 	bl	8001458 <SysTick_Config>
 8001510:	4603      	mov	r3, r0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800151a:	b480      	push	{r7}
 800151c:	b085      	sub	sp, #20
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d005      	beq.n	800153e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2204      	movs	r2, #4
 8001536:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
 800153c:	e037      	b.n	80015ae <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 020e 	bic.w	r2, r2, #14
 800154c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001558:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800155c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 0201 	bic.w	r2, r2, #1
 800156c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	f003 021f 	and.w	r2, r3, #31
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f202 	lsl.w	r2, r1, r2
 8001580:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800158a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00c      	beq.n	80015ae <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015a2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015ac:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80015be:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d00d      	beq.n	8001600 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2204      	movs	r2, #4
 80015e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2201      	movs	r2, #1
 80015ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	e047      	b.n	8001690 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f022 020e 	bic.w	r2, r2, #14
 800160e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 0201 	bic.w	r2, r2, #1
 800161e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800162a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800162e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001634:	f003 021f 	and.w	r2, r3, #31
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163c:	2101      	movs	r1, #1
 800163e:	fa01 f202 	lsl.w	r2, r1, r2
 8001642:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800164c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001652:	2b00      	cmp	r3, #0
 8001654:	d00c      	beq.n	8001670 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001664:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800166e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
    }
  }
  return status;
 8001690:	7bfb      	ldrb	r3, [r7, #15]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800169c:	b480      	push	{r7}
 800169e:	b087      	sub	sp, #28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80016aa:	e15a      	b.n	8001962 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	2101      	movs	r1, #1
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	fa01 f303 	lsl.w	r3, r1, r3
 80016b8:	4013      	ands	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 814c 	beq.w	800195c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 0303 	and.w	r3, r3, #3
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d005      	beq.n	80016dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d130      	bne.n	800173e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	2203      	movs	r2, #3
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	43db      	mvns	r3, r3
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	4013      	ands	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001712:	2201      	movs	r2, #1
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	091b      	lsrs	r3, r3, #4
 8001728:	f003 0201 	and.w	r2, r3, #1
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	2b03      	cmp	r3, #3
 8001748:	d017      	beq.n	800177a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	2203      	movs	r2, #3
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	689a      	ldr	r2, [r3, #8]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d123      	bne.n	80017ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	08da      	lsrs	r2, r3, #3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3208      	adds	r2, #8
 800178e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	220f      	movs	r2, #15
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	691a      	ldr	r2, [r3, #16]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	08da      	lsrs	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3208      	adds	r2, #8
 80017c8:	6939      	ldr	r1, [r7, #16]
 80017ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	2203      	movs	r2, #3
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 0203 	and.w	r2, r3, #3
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800180a:	2b00      	cmp	r3, #0
 800180c:	f000 80a6 	beq.w	800195c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001810:	4b5b      	ldr	r3, [pc, #364]	; (8001980 <HAL_GPIO_Init+0x2e4>)
 8001812:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001814:	4a5a      	ldr	r2, [pc, #360]	; (8001980 <HAL_GPIO_Init+0x2e4>)
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	6613      	str	r3, [r2, #96]	; 0x60
 800181c:	4b58      	ldr	r3, [pc, #352]	; (8001980 <HAL_GPIO_Init+0x2e4>)
 800181e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001828:	4a56      	ldr	r2, [pc, #344]	; (8001984 <HAL_GPIO_Init+0x2e8>)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	3302      	adds	r3, #2
 8001830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001834:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	f003 0303 	and.w	r3, r3, #3
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	220f      	movs	r2, #15
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4013      	ands	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001852:	d01f      	beq.n	8001894 <HAL_GPIO_Init+0x1f8>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a4c      	ldr	r2, [pc, #304]	; (8001988 <HAL_GPIO_Init+0x2ec>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d019      	beq.n	8001890 <HAL_GPIO_Init+0x1f4>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a4b      	ldr	r2, [pc, #300]	; (800198c <HAL_GPIO_Init+0x2f0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d013      	beq.n	800188c <HAL_GPIO_Init+0x1f0>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a4a      	ldr	r2, [pc, #296]	; (8001990 <HAL_GPIO_Init+0x2f4>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d00d      	beq.n	8001888 <HAL_GPIO_Init+0x1ec>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a49      	ldr	r2, [pc, #292]	; (8001994 <HAL_GPIO_Init+0x2f8>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d007      	beq.n	8001884 <HAL_GPIO_Init+0x1e8>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a48      	ldr	r2, [pc, #288]	; (8001998 <HAL_GPIO_Init+0x2fc>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d101      	bne.n	8001880 <HAL_GPIO_Init+0x1e4>
 800187c:	2305      	movs	r3, #5
 800187e:	e00a      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 8001880:	2306      	movs	r3, #6
 8001882:	e008      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 8001884:	2304      	movs	r3, #4
 8001886:	e006      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 8001888:	2303      	movs	r3, #3
 800188a:	e004      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 800188c:	2302      	movs	r3, #2
 800188e:	e002      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <HAL_GPIO_Init+0x1fa>
 8001894:	2300      	movs	r3, #0
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	f002 0203 	and.w	r2, r2, #3
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	4093      	lsls	r3, r2
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018a6:	4937      	ldr	r1, [pc, #220]	; (8001984 <HAL_GPIO_Init+0x2e8>)
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	089b      	lsrs	r3, r3, #2
 80018ac:	3302      	adds	r3, #2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018b4:	4b39      	ldr	r3, [pc, #228]	; (800199c <HAL_GPIO_Init+0x300>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	43db      	mvns	r3, r3
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	4013      	ands	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018d8:	4a30      	ldr	r2, [pc, #192]	; (800199c <HAL_GPIO_Init+0x300>)
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018de:	4b2f      	ldr	r3, [pc, #188]	; (800199c <HAL_GPIO_Init+0x300>)
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	43db      	mvns	r3, r3
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4013      	ands	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4313      	orrs	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001902:	4a26      	ldr	r2, [pc, #152]	; (800199c <HAL_GPIO_Init+0x300>)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001908:	4b24      	ldr	r3, [pc, #144]	; (800199c <HAL_GPIO_Init+0x300>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	43db      	mvns	r3, r3
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800192c:	4a1b      	ldr	r2, [pc, #108]	; (800199c <HAL_GPIO_Init+0x300>)
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001932:	4b1a      	ldr	r3, [pc, #104]	; (800199c <HAL_GPIO_Init+0x300>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	43db      	mvns	r3, r3
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	4313      	orrs	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001956:	4a11      	ldr	r2, [pc, #68]	; (800199c <HAL_GPIO_Init+0x300>)
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	3301      	adds	r3, #1
 8001960:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	fa22 f303 	lsr.w	r3, r2, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	f47f ae9d 	bne.w	80016ac <HAL_GPIO_Init+0x10>
  }
}
 8001972:	bf00      	nop
 8001974:	bf00      	nop
 8001976:	371c      	adds	r7, #28
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	40021000 	.word	0x40021000
 8001984:	40010000 	.word	0x40010000
 8001988:	48000400 	.word	0x48000400
 800198c:	48000800 	.word	0x48000800
 8001990:	48000c00 	.word	0x48000c00
 8001994:	48001000 	.word	0x48001000
 8001998:	48001400 	.word	0x48001400
 800199c:	40010400 	.word	0x40010400

080019a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	807b      	strh	r3, [r7, #2]
 80019ac:	4613      	mov	r3, r2
 80019ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019b0:	787b      	ldrb	r3, [r7, #1]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019b6:	887a      	ldrh	r2, [r7, #2]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019bc:	e002      	b.n	80019c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019be:	887a      	ldrh	r2, [r7, #2]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019dc:	695a      	ldr	r2, [r3, #20]
 80019de:	88fb      	ldrh	r3, [r7, #6]
 80019e0:	4013      	ands	r3, r2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d006      	beq.n	80019f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019e6:	4a05      	ldr	r2, [pc, #20]	; (80019fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f806 	bl	8001a00 <HAL_GPIO_EXTI_Callback>
  }
}
 80019f4:	bf00      	nop
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40010400 	.word	0x40010400

08001a00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d141      	bne.n	8001aaa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a26:	4b4b      	ldr	r3, [pc, #300]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a32:	d131      	bne.n	8001a98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a34:	4b47      	ldr	r3, [pc, #284]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a3a:	4a46      	ldr	r2, [pc, #280]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a40:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a44:	4b43      	ldr	r3, [pc, #268]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a4c:	4a41      	ldr	r2, [pc, #260]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a54:	4b40      	ldr	r3, [pc, #256]	; (8001b58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2232      	movs	r2, #50	; 0x32
 8001a5a:	fb02 f303 	mul.w	r3, r2, r3
 8001a5e:	4a3f      	ldr	r2, [pc, #252]	; (8001b5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a60:	fba2 2303 	umull	r2, r3, r2, r3
 8001a64:	0c9b      	lsrs	r3, r3, #18
 8001a66:	3301      	adds	r3, #1
 8001a68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a6a:	e002      	b.n	8001a72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a72:	4b38      	ldr	r3, [pc, #224]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a7e:	d102      	bne.n	8001a86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f2      	bne.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a86:	4b33      	ldr	r3, [pc, #204]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a92:	d158      	bne.n	8001b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e057      	b.n	8001b48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a98:	4b2e      	ldr	r3, [pc, #184]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a9e:	4a2d      	ldr	r2, [pc, #180]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aa4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001aa8:	e04d      	b.n	8001b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ab0:	d141      	bne.n	8001b36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ab2:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001abe:	d131      	bne.n	8001b24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ac0:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ac6:	4a23      	ldr	r2, [pc, #140]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001acc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad0:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ad8:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ade:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ae0:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2232      	movs	r2, #50	; 0x32
 8001ae6:	fb02 f303 	mul.w	r3, r2, r3
 8001aea:	4a1c      	ldr	r2, [pc, #112]	; (8001b5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001aec:	fba2 2303 	umull	r2, r3, r2, r3
 8001af0:	0c9b      	lsrs	r3, r3, #18
 8001af2:	3301      	adds	r3, #1
 8001af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001af6:	e002      	b.n	8001afe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b0a:	d102      	bne.n	8001b12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f2      	bne.n	8001af8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b1e:	d112      	bne.n	8001b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e011      	b.n	8001b48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b24:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b34:	e007      	b.n	8001b46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b36:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b3e:	4a05      	ldr	r2, [pc, #20]	; (8001b54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	40007000 	.word	0x40007000
 8001b58:	2000015c 	.word	0x2000015c
 8001b5c:	431bde83 	.word	0x431bde83

08001b60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001b6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b6e:	6093      	str	r3, [r2, #8]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40007000 	.word	0x40007000

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e306      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d075      	beq.n	8001c8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b9e:	4b97      	ldr	r3, [pc, #604]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ba8:	4b94      	ldr	r3, [pc, #592]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b0c      	cmp	r3, #12
 8001bb6:	d102      	bne.n	8001bbe <HAL_RCC_OscConfig+0x3e>
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	2b03      	cmp	r3, #3
 8001bbc:	d002      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x44>
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d10b      	bne.n	8001bdc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc4:	4b8d      	ldr	r3, [pc, #564]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d05b      	beq.n	8001c88 <HAL_RCC_OscConfig+0x108>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d157      	bne.n	8001c88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e2e1      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be4:	d106      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x74>
 8001be6:	4b85      	ldr	r3, [pc, #532]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a84      	ldr	r2, [pc, #528]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e01d      	b.n	8001c30 <HAL_RCC_OscConfig+0xb0>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x98>
 8001bfe:	4b7f      	ldr	r3, [pc, #508]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a7e      	ldr	r2, [pc, #504]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b7c      	ldr	r3, [pc, #496]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a7b      	ldr	r2, [pc, #492]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e00b      	b.n	8001c30 <HAL_RCC_OscConfig+0xb0>
 8001c18:	4b78      	ldr	r3, [pc, #480]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a77      	ldr	r2, [pc, #476]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b75      	ldr	r3, [pc, #468]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a74      	ldr	r2, [pc, #464]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d013      	beq.n	8001c60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c38:	f7ff fb32 	bl	80012a0 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c40:	f7ff fb2e 	bl	80012a0 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b64      	cmp	r3, #100	; 0x64
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e2a6      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c52:	4b6a      	ldr	r3, [pc, #424]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0xc0>
 8001c5e:	e014      	b.n	8001c8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff fb1e 	bl	80012a0 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c68:	f7ff fb1a 	bl	80012a0 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b64      	cmp	r3, #100	; 0x64
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e292      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c7a:	4b60      	ldr	r3, [pc, #384]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0xe8>
 8001c86:	e000      	b.n	8001c8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d075      	beq.n	8001d82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c96:	4b59      	ldr	r3, [pc, #356]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ca0:	4b56      	ldr	r3, [pc, #344]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	2b0c      	cmp	r3, #12
 8001cae:	d102      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x136>
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d002      	beq.n	8001cbc <HAL_RCC_OscConfig+0x13c>
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d11f      	bne.n	8001cfc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cbc:	4b4f      	ldr	r3, [pc, #316]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x154>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e265      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd4:	4b49      	ldr	r3, [pc, #292]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	061b      	lsls	r3, r3, #24
 8001ce2:	4946      	ldr	r1, [pc, #280]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ce8:	4b45      	ldr	r3, [pc, #276]	; (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fa8b 	bl	8001208 <HAL_InitTick>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d043      	beq.n	8001d80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e251      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d023      	beq.n	8001d4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d04:	4b3d      	ldr	r3, [pc, #244]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a3c      	ldr	r2, [pc, #240]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d10:	f7ff fac6 	bl	80012a0 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d18:	f7ff fac2 	bl	80012a0 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e23a      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d2a:	4b34      	ldr	r3, [pc, #208]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f0      	beq.n	8001d18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d36:	4b31      	ldr	r3, [pc, #196]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	061b      	lsls	r3, r3, #24
 8001d44:	492d      	ldr	r1, [pc, #180]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	604b      	str	r3, [r1, #4]
 8001d4a:	e01a      	b.n	8001d82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a2a      	ldr	r2, [pc, #168]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d58:	f7ff faa2 	bl	80012a0 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d60:	f7ff fa9e 	bl	80012a0 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e216      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d72:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x1e0>
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d041      	beq.n	8001e12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d01c      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d96:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d9c:	4a17      	ldr	r2, [pc, #92]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da6:	f7ff fa7b 	bl	80012a0 <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dae:	f7ff fa77 	bl	80012a0 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e1ef      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dc0:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0ef      	beq.n	8001dae <HAL_RCC_OscConfig+0x22e>
 8001dce:	e020      	b.n	8001e12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dd6:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <HAL_RCC_OscConfig+0x27c>)
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de0:	f7ff fa5e 	bl	80012a0 <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001de6:	e00d      	b.n	8001e04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001de8:	f7ff fa5a 	bl	80012a0 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d906      	bls.n	8001e04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e1d2      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	20000160 	.word	0x20000160
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e04:	4b8c      	ldr	r3, [pc, #560]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1ea      	bne.n	8001de8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0304 	and.w	r3, r3, #4
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 80a6 	beq.w	8001f6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e20:	2300      	movs	r3, #0
 8001e22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e24:	4b84      	ldr	r3, [pc, #528]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_RCC_OscConfig+0x2b4>
 8001e30:	2301      	movs	r3, #1
 8001e32:	e000      	b.n	8001e36 <HAL_RCC_OscConfig+0x2b6>
 8001e34:	2300      	movs	r3, #0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00d      	beq.n	8001e56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e3a:	4b7f      	ldr	r3, [pc, #508]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3e:	4a7e      	ldr	r2, [pc, #504]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e44:	6593      	str	r3, [r2, #88]	; 0x58
 8001e46:	4b7c      	ldr	r3, [pc, #496]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e52:	2301      	movs	r3, #1
 8001e54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e56:	4b79      	ldr	r3, [pc, #484]	; (800203c <HAL_RCC_OscConfig+0x4bc>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d118      	bne.n	8001e94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e62:	4b76      	ldr	r3, [pc, #472]	; (800203c <HAL_RCC_OscConfig+0x4bc>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a75      	ldr	r2, [pc, #468]	; (800203c <HAL_RCC_OscConfig+0x4bc>)
 8001e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e6e:	f7ff fa17 	bl	80012a0 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e74:	e008      	b.n	8001e88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e76:	f7ff fa13 	bl	80012a0 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e18b      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e88:	4b6c      	ldr	r3, [pc, #432]	; (800203c <HAL_RCC_OscConfig+0x4bc>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d108      	bne.n	8001eae <HAL_RCC_OscConfig+0x32e>
 8001e9c:	4b66      	ldr	r3, [pc, #408]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ea2:	4a65      	ldr	r2, [pc, #404]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eac:	e024      	b.n	8001ef8 <HAL_RCC_OscConfig+0x378>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2b05      	cmp	r3, #5
 8001eb4:	d110      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x358>
 8001eb6:	4b60      	ldr	r3, [pc, #384]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ebc:	4a5e      	ldr	r2, [pc, #376]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ebe:	f043 0304 	orr.w	r3, r3, #4
 8001ec2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ec6:	4b5c      	ldr	r3, [pc, #368]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ecc:	4a5a      	ldr	r2, [pc, #360]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed6:	e00f      	b.n	8001ef8 <HAL_RCC_OscConfig+0x378>
 8001ed8:	4b57      	ldr	r3, [pc, #348]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ede:	4a56      	ldr	r2, [pc, #344]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ee0:	f023 0301 	bic.w	r3, r3, #1
 8001ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ee8:	4b53      	ldr	r3, [pc, #332]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eee:	4a52      	ldr	r2, [pc, #328]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ef0:	f023 0304 	bic.w	r3, r3, #4
 8001ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d016      	beq.n	8001f2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff f9ce 	bl	80012a0 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f08:	f7ff f9ca 	bl	80012a0 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e140      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f1e:	4b46      	ldr	r3, [pc, #280]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d0ed      	beq.n	8001f08 <HAL_RCC_OscConfig+0x388>
 8001f2c:	e015      	b.n	8001f5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f2e:	f7ff f9b7 	bl	80012a0 <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f34:	e00a      	b.n	8001f4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f36:	f7ff f9b3 	bl	80012a0 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e129      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f4c:	4b3a      	ldr	r3, [pc, #232]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1ed      	bne.n	8001f36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f5a:	7ffb      	ldrb	r3, [r7, #31]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d105      	bne.n	8001f6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f60:	4b35      	ldr	r3, [pc, #212]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f64:	4a34      	ldr	r2, [pc, #208]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0320 	and.w	r3, r3, #32
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d03c      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01c      	beq.n	8001fba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f80:	4b2d      	ldr	r3, [pc, #180]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f86:	4a2c      	ldr	r2, [pc, #176]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f90:	f7ff f986 	bl	80012a0 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f98:	f7ff f982 	bl	80012a0 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e0fa      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001faa:	4b23      	ldr	r3, [pc, #140]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001fac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0ef      	beq.n	8001f98 <HAL_RCC_OscConfig+0x418>
 8001fb8:	e01b      	b.n	8001ff2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001fba:	4b1f      	ldr	r3, [pc, #124]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001fbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001fc0:	4a1d      	ldr	r2, [pc, #116]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001fc2:	f023 0301 	bic.w	r3, r3, #1
 8001fc6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fca:	f7ff f969 	bl	80012a0 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fd2:	f7ff f965 	bl	80012a0 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e0dd      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001fe4:	4b14      	ldr	r3, [pc, #80]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ef      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 80d1 	beq.w	800219e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	2b0c      	cmp	r3, #12
 8002006:	f000 808b 	beq.w	8002120 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d15e      	bne.n	80020d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a08      	ldr	r2, [pc, #32]	; (8002038 <HAL_RCC_OscConfig+0x4b8>)
 8002018:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800201c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201e:	f7ff f93f 	bl	80012a0 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002024:	e00c      	b.n	8002040 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002026:	f7ff f93b 	bl	80012a0 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d905      	bls.n	8002040 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e0b3      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
 8002038:	40021000 	.word	0x40021000
 800203c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002040:	4b59      	ldr	r3, [pc, #356]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1ec      	bne.n	8002026 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800204c:	4b56      	ldr	r3, [pc, #344]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	4b56      	ldr	r3, [pc, #344]	; (80021ac <HAL_RCC_OscConfig+0x62c>)
 8002052:	4013      	ands	r3, r2
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6a11      	ldr	r1, [r2, #32]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800205c:	3a01      	subs	r2, #1
 800205e:	0112      	lsls	r2, r2, #4
 8002060:	4311      	orrs	r1, r2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002066:	0212      	lsls	r2, r2, #8
 8002068:	4311      	orrs	r1, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800206e:	0852      	lsrs	r2, r2, #1
 8002070:	3a01      	subs	r2, #1
 8002072:	0552      	lsls	r2, r2, #21
 8002074:	4311      	orrs	r1, r2
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800207a:	0852      	lsrs	r2, r2, #1
 800207c:	3a01      	subs	r2, #1
 800207e:	0652      	lsls	r2, r2, #25
 8002080:	4311      	orrs	r1, r2
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002086:	06d2      	lsls	r2, r2, #27
 8002088:	430a      	orrs	r2, r1
 800208a:	4947      	ldr	r1, [pc, #284]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 800208c:	4313      	orrs	r3, r2
 800208e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002090:	4b45      	ldr	r3, [pc, #276]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a44      	ldr	r2, [pc, #272]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 8002096:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800209a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800209c:	4b42      	ldr	r3, [pc, #264]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4a41      	ldr	r2, [pc, #260]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7ff f8fa 	bl	80012a0 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b0:	f7ff f8f6 	bl	80012a0 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e06e      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c2:	4b39      	ldr	r3, [pc, #228]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0f0      	beq.n	80020b0 <HAL_RCC_OscConfig+0x530>
 80020ce:	e066      	b.n	800219e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d0:	4b35      	ldr	r3, [pc, #212]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a34      	ldr	r2, [pc, #208]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020da:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80020dc:	4b32      	ldr	r3, [pc, #200]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4a31      	ldr	r2, [pc, #196]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020e2:	f023 0303 	bic.w	r3, r3, #3
 80020e6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80020e8:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	4a2e      	ldr	r2, [pc, #184]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 80020ee:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f8:	f7ff f8d2 	bl	80012a0 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002100:	f7ff f8ce 	bl	80012a0 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e046      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002112:	4b25      	ldr	r3, [pc, #148]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0x580>
 800211e:	e03e      	b.n	800219e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e039      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800212c:	4b1e      	ldr	r3, [pc, #120]	; (80021a8 <HAL_RCC_OscConfig+0x628>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f003 0203 	and.w	r2, r3, #3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	429a      	cmp	r2, r3
 800213e:	d12c      	bne.n	800219a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214a:	3b01      	subs	r3, #1
 800214c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800214e:	429a      	cmp	r2, r3
 8002150:	d123      	bne.n	800219a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800215e:	429a      	cmp	r2, r3
 8002160:	d11b      	bne.n	800219a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800216e:	429a      	cmp	r2, r3
 8002170:	d113      	bne.n	800219a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	3b01      	subs	r3, #1
 8002180:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002182:	429a      	cmp	r2, r3
 8002184:	d109      	bne.n	800219a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002190:	085b      	lsrs	r3, r3, #1
 8002192:	3b01      	subs	r3, #1
 8002194:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002196:	429a      	cmp	r2, r3
 8002198:	d001      	beq.n	800219e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3720      	adds	r7, #32
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40021000 	.word	0x40021000
 80021ac:	019f800c 	.word	0x019f800c

080021b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e11e      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c8:	4b91      	ldr	r3, [pc, #580]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 030f 	and.w	r3, r3, #15
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d910      	bls.n	80021f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d6:	4b8e      	ldr	r3, [pc, #568]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f023 020f 	bic.w	r2, r3, #15
 80021de:	498c      	ldr	r1, [pc, #560]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e6:	4b8a      	ldr	r3, [pc, #552]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d001      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e106      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d073      	beq.n	80022ec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d129      	bne.n	8002260 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800220c:	4b81      	ldr	r3, [pc, #516]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0f4      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800221c:	f000 f99e 	bl	800255c <RCC_GetSysClockFreqFromPLLSource>
 8002220:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4a7c      	ldr	r2, [pc, #496]	; (8002418 <HAL_RCC_ClockConfig+0x268>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d93f      	bls.n	80022aa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800222a:	4b7a      	ldr	r3, [pc, #488]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d009      	beq.n	800224a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800223e:	2b00      	cmp	r3, #0
 8002240:	d033      	beq.n	80022aa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002246:	2b00      	cmp	r3, #0
 8002248:	d12f      	bne.n	80022aa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800224a:	4b72      	ldr	r3, [pc, #456]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002252:	4a70      	ldr	r2, [pc, #448]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 8002254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002258:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	e024      	b.n	80022aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d107      	bne.n	8002278 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002268:	4b6a      	ldr	r3, [pc, #424]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0c6      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002278:	4b66      	ldr	r3, [pc, #408]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0be      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002288:	f000 f8ce 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 800228c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4a61      	ldr	r2, [pc, #388]	; (8002418 <HAL_RCC_ClockConfig+0x268>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d909      	bls.n	80022aa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002296:	4b5f      	ldr	r3, [pc, #380]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800229e:	4a5d      	ldr	r2, [pc, #372]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80022a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022a4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022aa:	4b5a      	ldr	r3, [pc, #360]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f023 0203 	bic.w	r2, r3, #3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	4957      	ldr	r1, [pc, #348]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022bc:	f7fe fff0 	bl	80012a0 <HAL_GetTick>
 80022c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022c2:	e00a      	b.n	80022da <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c4:	f7fe ffec 	bl	80012a0 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e095      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022da:	4b4e      	ldr	r3, [pc, #312]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 020c 	and.w	r2, r3, #12
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d1eb      	bne.n	80022c4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d023      	beq.n	8002340 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	4a42      	ldr	r2, [pc, #264]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800230a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800230e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b00      	cmp	r3, #0
 800231a:	d007      	beq.n	800232c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800231c:	4b3d      	ldr	r3, [pc, #244]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002324:	4a3b      	ldr	r2, [pc, #236]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 8002326:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800232a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800232c:	4b39      	ldr	r3, [pc, #228]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	4936      	ldr	r1, [pc, #216]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800233a:	4313      	orrs	r3, r2
 800233c:	608b      	str	r3, [r1, #8]
 800233e:	e008      	b.n	8002352 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	2b80      	cmp	r3, #128	; 0x80
 8002344:	d105      	bne.n	8002352 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002346:	4b33      	ldr	r3, [pc, #204]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	4a32      	ldr	r2, [pc, #200]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 800234c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002350:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002352:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d21d      	bcs.n	800239c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002360:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f023 020f 	bic.w	r2, r3, #15
 8002368:	4929      	ldr	r1, [pc, #164]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	4313      	orrs	r3, r2
 800236e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002370:	f7fe ff96 	bl	80012a0 <HAL_GetTick>
 8002374:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	e00a      	b.n	800238e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7fe ff92 	bl	80012a0 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	f241 3288 	movw	r2, #5000	; 0x1388
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e03b      	b.n	8002406 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b20      	ldr	r3, [pc, #128]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d1ed      	bne.n	8002378 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a8:	4b1a      	ldr	r3, [pc, #104]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4917      	ldr	r1, [pc, #92]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023c6:	4b13      	ldr	r3, [pc, #76]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	490f      	ldr	r1, [pc, #60]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023da:	f000 f825 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <HAL_RCC_ClockConfig+0x264>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	490c      	ldr	r1, [pc, #48]	; (800241c <HAL_RCC_ClockConfig+0x26c>)
 80023ec:	5ccb      	ldrb	r3, [r1, r3]
 80023ee:	f003 031f 	and.w	r3, r3, #31
 80023f2:	fa22 f303 	lsr.w	r3, r2, r3
 80023f6:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 80023f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80023fa:	4b0a      	ldr	r3, [pc, #40]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe ff02 	bl	8001208 <HAL_InitTick>
 8002404:	4603      	mov	r3, r0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40022000 	.word	0x40022000
 8002414:	40021000 	.word	0x40021000
 8002418:	04c4b400 	.word	0x04c4b400
 800241c:	080073bc 	.word	0x080073bc
 8002420:	2000015c 	.word	0x2000015c
 8002424:	20000160 	.word	0x20000160

08002428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800242e:	4b2c      	ldr	r3, [pc, #176]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 030c 	and.w	r3, r3, #12
 8002436:	2b04      	cmp	r3, #4
 8002438:	d102      	bne.n	8002440 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800243a:	4b2a      	ldr	r3, [pc, #168]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	e047      	b.n	80024d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002440:	4b27      	ldr	r3, [pc, #156]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	d102      	bne.n	8002452 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800244c:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	e03e      	b.n	80024d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002452:	4b23      	ldr	r3, [pc, #140]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 030c 	and.w	r3, r3, #12
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d136      	bne.n	80024cc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800245e:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002468:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	091b      	lsrs	r3, r3, #4
 800246e:	f003 030f 	and.w	r3, r3, #15
 8002472:	3301      	adds	r3, #1
 8002474:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2b03      	cmp	r3, #3
 800247a:	d10c      	bne.n	8002496 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800247c:	4a1a      	ldr	r2, [pc, #104]	; (80024e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	fbb2 f3f3 	udiv	r3, r2, r3
 8002484:	4a16      	ldr	r2, [pc, #88]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002486:	68d2      	ldr	r2, [r2, #12]
 8002488:	0a12      	lsrs	r2, r2, #8
 800248a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	617b      	str	r3, [r7, #20]
      break;
 8002494:	e00c      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002496:	4a13      	ldr	r2, [pc, #76]	; (80024e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	4a10      	ldr	r2, [pc, #64]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024a0:	68d2      	ldr	r2, [r2, #12]
 80024a2:	0a12      	lsrs	r2, r2, #8
 80024a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024a8:	fb02 f303 	mul.w	r3, r2, r3
 80024ac:	617b      	str	r3, [r7, #20]
      break;
 80024ae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	0e5b      	lsrs	r3, r3, #25
 80024b6:	f003 0303 	and.w	r3, r3, #3
 80024ba:	3301      	adds	r3, #1
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	e001      	b.n	80024d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80024d0:	693b      	ldr	r3, [r7, #16]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	371c      	adds	r7, #28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	00f42400 	.word	0x00f42400
 80024e8:	016e3600 	.word	0x016e3600

080024ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <HAL_RCC_GetHCLKFreq+0x14>)
 80024f2:	681b      	ldr	r3, [r3, #0]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	2000015c 	.word	0x2000015c

08002504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002508:	f7ff fff0 	bl	80024ec <HAL_RCC_GetHCLKFreq>
 800250c:	4602      	mov	r2, r0
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	0a1b      	lsrs	r3, r3, #8
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	4904      	ldr	r1, [pc, #16]	; (800252c <HAL_RCC_GetPCLK1Freq+0x28>)
 800251a:	5ccb      	ldrb	r3, [r1, r3]
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002524:	4618      	mov	r0, r3
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	080073cc 	.word	0x080073cc

08002530 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002534:	f7ff ffda 	bl	80024ec <HAL_RCC_GetHCLKFreq>
 8002538:	4602      	mov	r2, r0
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_RCC_GetPCLK2Freq+0x24>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	0adb      	lsrs	r3, r3, #11
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	4904      	ldr	r1, [pc, #16]	; (8002558 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002546:	5ccb      	ldrb	r3, [r1, r3]
 8002548:	f003 031f 	and.w	r3, r3, #31
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002550:	4618      	mov	r0, r3
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40021000 	.word	0x40021000
 8002558:	080073cc 	.word	0x080073cc

0800255c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800255c:	b480      	push	{r7}
 800255e:	b087      	sub	sp, #28
 8002560:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002562:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800256c:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	091b      	lsrs	r3, r3, #4
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	3301      	adds	r3, #1
 8002578:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	2b03      	cmp	r3, #3
 800257e:	d10c      	bne.n	800259a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002580:	4a17      	ldr	r2, [pc, #92]	; (80025e0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	4a14      	ldr	r2, [pc, #80]	; (80025dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800258a:	68d2      	ldr	r2, [r2, #12]
 800258c:	0a12      	lsrs	r2, r2, #8
 800258e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	617b      	str	r3, [r7, #20]
    break;
 8002598:	e00c      	b.n	80025b4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800259a:	4a12      	ldr	r2, [pc, #72]	; (80025e4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a2:	4a0e      	ldr	r2, [pc, #56]	; (80025dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025a4:	68d2      	ldr	r2, [r2, #12]
 80025a6:	0a12      	lsrs	r2, r2, #8
 80025a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025ac:	fb02 f303 	mul.w	r3, r2, r3
 80025b0:	617b      	str	r3, [r7, #20]
    break;
 80025b2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0e5b      	lsrs	r3, r3, #25
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	3301      	adds	r3, #1
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80025ce:	687b      	ldr	r3, [r7, #4]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	40021000 	.word	0x40021000
 80025e0:	016e3600 	.word	0x016e3600
 80025e4:	00f42400 	.word	0x00f42400

080025e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025f0:	2300      	movs	r3, #0
 80025f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025f4:	2300      	movs	r3, #0
 80025f6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 8098 	beq.w	8002736 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002606:	2300      	movs	r3, #0
 8002608:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800260a:	4b43      	ldr	r3, [pc, #268]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800260c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10d      	bne.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002616:	4b40      	ldr	r3, [pc, #256]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261a:	4a3f      	ldr	r2, [pc, #252]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002620:	6593      	str	r3, [r2, #88]	; 0x58
 8002622:	4b3d      	ldr	r3, [pc, #244]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262e:	2301      	movs	r3, #1
 8002630:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002632:	4b3a      	ldr	r3, [pc, #232]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a39      	ldr	r2, [pc, #228]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800263c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800263e:	f7fe fe2f 	bl	80012a0 <HAL_GetTick>
 8002642:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002644:	e009      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002646:	f7fe fe2b 	bl	80012a0 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d902      	bls.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	74fb      	strb	r3, [r7, #19]
        break;
 8002658:	e005      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002662:	2b00      	cmp	r3, #0
 8002664:	d0ef      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002666:	7cfb      	ldrb	r3, [r7, #19]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d159      	bne.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800266c:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002676:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d01e      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	429a      	cmp	r2, r3
 8002686:	d019      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002688:	4b23      	ldr	r3, [pc, #140]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800268a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002692:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002694:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269a:	4a1f      	ldr	r2, [pc, #124]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800269c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026a4:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026aa:	4a1b      	ldr	r2, [pc, #108]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026b4:	4a18      	ldr	r2, [pc, #96]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d016      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7fe fdeb 	bl	80012a0 <HAL_GetTick>
 80026ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026cc:	e00b      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7fe fde7 	bl	80012a0 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026dc:	4293      	cmp	r3, r2
 80026de:	d902      	bls.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	74fb      	strb	r3, [r7, #19]
            break;
 80026e4:	e006      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e6:	4b0c      	ldr	r3, [pc, #48]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ec      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10b      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026fa:	4b07      	ldr	r3, [pc, #28]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002700:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002708:	4903      	ldr	r1, [pc, #12]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800270a:	4313      	orrs	r3, r2
 800270c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002710:	e008      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002712:	7cfb      	ldrb	r3, [r7, #19]
 8002714:	74bb      	strb	r3, [r7, #18]
 8002716:	e005      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002718:	40021000 	.word	0x40021000
 800271c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002720:	7cfb      	ldrb	r3, [r7, #19]
 8002722:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002724:	7c7b      	ldrb	r3, [r7, #17]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d105      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272a:	4ba7      	ldr	r3, [pc, #668]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800272c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272e:	4aa6      	ldr	r2, [pc, #664]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002730:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002734:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002742:	4ba1      	ldr	r3, [pc, #644]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002748:	f023 0203 	bic.w	r2, r3, #3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	499d      	ldr	r1, [pc, #628]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002764:	4b98      	ldr	r3, [pc, #608]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276a:	f023 020c 	bic.w	r2, r3, #12
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4995      	ldr	r1, [pc, #596]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00a      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002786:	4b90      	ldr	r3, [pc, #576]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	498c      	ldr	r1, [pc, #560]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00a      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027a8:	4b87      	ldr	r3, [pc, #540]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	4984      	ldr	r1, [pc, #528]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00a      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027ca:	4b7f      	ldr	r3, [pc, #508]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	497b      	ldr	r1, [pc, #492]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027ec:	4b76      	ldr	r3, [pc, #472]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	4973      	ldr	r1, [pc, #460]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00a      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800280e:	4b6e      	ldr	r3, [pc, #440]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002814:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	496a      	ldr	r1, [pc, #424]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00a      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002830:	4b65      	ldr	r3, [pc, #404]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002836:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	4962      	ldr	r1, [pc, #392]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002852:	4b5d      	ldr	r3, [pc, #372]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002858:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002860:	4959      	ldr	r1, [pc, #356]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002874:	4b54      	ldr	r3, [pc, #336]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002876:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800287a:	f023 0203 	bic.w	r2, r3, #3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	4951      	ldr	r1, [pc, #324]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002896:	4b4c      	ldr	r3, [pc, #304]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a4:	4948      	ldr	r1, [pc, #288]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d015      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028b8:	4b43      	ldr	r3, [pc, #268]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4940      	ldr	r1, [pc, #256]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028d6:	d105      	bne.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028d8:	4b3b      	ldr	r3, [pc, #236]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	4a3a      	ldr	r2, [pc, #232]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d015      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80028f0:	4b35      	ldr	r3, [pc, #212]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fe:	4932      	ldr	r1, [pc, #200]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002900:	4313      	orrs	r3, r2
 8002902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800290a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800290e:	d105      	bne.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002910:	4b2d      	ldr	r3, [pc, #180]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	4a2c      	ldr	r2, [pc, #176]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002916:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800291a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d015      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002928:	4b27      	ldr	r3, [pc, #156]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002936:	4924      	ldr	r1, [pc, #144]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002942:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002946:	d105      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002948:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4a1e      	ldr	r2, [pc, #120]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002952:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d015      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002960:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800296e:	4916      	ldr	r1, [pc, #88]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800297e:	d105      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002980:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	4a10      	ldr	r2, [pc, #64]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800298a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d019      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4908      	ldr	r1, [pc, #32]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029b6:	d109      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	4a02      	ldr	r2, [pc, #8]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029c2:	60d3      	str	r3, [r2, #12]
 80029c4:	e002      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80029c6:	bf00      	nop
 80029c8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d015      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029d8:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e6:	4926      	ldr	r1, [pc, #152]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029f6:	d105      	bne.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80029f8:	4b21      	ldr	r3, [pc, #132]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a02:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d015      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002a10:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a16:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a1e:	4918      	ldr	r1, [pc, #96]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a2e:	d105      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002a30:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a12      	ldr	r2, [pc, #72]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a3a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d015      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002a48:	4b0d      	ldr	r3, [pc, #52]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a56:	490a      	ldr	r1, [pc, #40]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a66:	d105      	bne.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a68:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a04      	ldr	r2, [pc, #16]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a72:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002a74:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40021000 	.word	0x40021000

08002a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e049      	b.n	8002b2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d106      	bne.n	8002ab0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7fe f99e 	bl	8000dec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3304      	adds	r3, #4
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	f000 fab2 	bl	800302c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e049      	b.n	8002bd8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d106      	bne.n	8002b5e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7fe f927 	bl	8000dac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2202      	movs	r2, #2
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4610      	mov	r0, r2
 8002b72:	f000 fa5b 	bl	800302c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_TIM_PWM_Start+0x24>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	e03c      	b.n	8002c7e <HAL_TIM_PWM_Start+0x9e>
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	d109      	bne.n	8002c1e <HAL_TIM_PWM_Start+0x3e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	bf14      	ite	ne
 8002c16:	2301      	movne	r3, #1
 8002c18:	2300      	moveq	r3, #0
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	e02f      	b.n	8002c7e <HAL_TIM_PWM_Start+0x9e>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d109      	bne.n	8002c38 <HAL_TIM_PWM_Start+0x58>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	bf14      	ite	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	2300      	moveq	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e022      	b.n	8002c7e <HAL_TIM_PWM_Start+0x9e>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	2b0c      	cmp	r3, #12
 8002c3c:	d109      	bne.n	8002c52 <HAL_TIM_PWM_Start+0x72>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	bf14      	ite	ne
 8002c4a:	2301      	movne	r3, #1
 8002c4c:	2300      	moveq	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	e015      	b.n	8002c7e <HAL_TIM_PWM_Start+0x9e>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	2b10      	cmp	r3, #16
 8002c56:	d109      	bne.n	8002c6c <HAL_TIM_PWM_Start+0x8c>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	bf14      	ite	ne
 8002c64:	2301      	movne	r3, #1
 8002c66:	2300      	moveq	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	e008      	b.n	8002c7e <HAL_TIM_PWM_Start+0x9e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	bf14      	ite	ne
 8002c78:	2301      	movne	r3, #1
 8002c7a:	2300      	moveq	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e0a6      	b.n	8002dd4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d104      	bne.n	8002c96 <HAL_TIM_PWM_Start+0xb6>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c94:	e023      	b.n	8002cde <HAL_TIM_PWM_Start+0xfe>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d104      	bne.n	8002ca6 <HAL_TIM_PWM_Start+0xc6>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ca4:	e01b      	b.n	8002cde <HAL_TIM_PWM_Start+0xfe>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d104      	bne.n	8002cb6 <HAL_TIM_PWM_Start+0xd6>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cb4:	e013      	b.n	8002cde <HAL_TIM_PWM_Start+0xfe>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b0c      	cmp	r3, #12
 8002cba:	d104      	bne.n	8002cc6 <HAL_TIM_PWM_Start+0xe6>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cc4:	e00b      	b.n	8002cde <HAL_TIM_PWM_Start+0xfe>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	d104      	bne.n	8002cd6 <HAL_TIM_PWM_Start+0xf6>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cd4:	e003      	b.n	8002cde <HAL_TIM_PWM_Start+0xfe>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	6839      	ldr	r1, [r7, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fd72 	bl	80037d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a3a      	ldr	r2, [pc, #232]	; (8002ddc <HAL_TIM_PWM_Start+0x1fc>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d018      	beq.n	8002d28 <HAL_TIM_PWM_Start+0x148>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a39      	ldr	r2, [pc, #228]	; (8002de0 <HAL_TIM_PWM_Start+0x200>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d013      	beq.n	8002d28 <HAL_TIM_PWM_Start+0x148>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a37      	ldr	r2, [pc, #220]	; (8002de4 <HAL_TIM_PWM_Start+0x204>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00e      	beq.n	8002d28 <HAL_TIM_PWM_Start+0x148>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a36      	ldr	r2, [pc, #216]	; (8002de8 <HAL_TIM_PWM_Start+0x208>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d009      	beq.n	8002d28 <HAL_TIM_PWM_Start+0x148>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a34      	ldr	r2, [pc, #208]	; (8002dec <HAL_TIM_PWM_Start+0x20c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d004      	beq.n	8002d28 <HAL_TIM_PWM_Start+0x148>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a33      	ldr	r2, [pc, #204]	; (8002df0 <HAL_TIM_PWM_Start+0x210>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_TIM_PWM_Start+0x14c>
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <HAL_TIM_PWM_Start+0x14e>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d007      	beq.n	8002d42 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a25      	ldr	r2, [pc, #148]	; (8002ddc <HAL_TIM_PWM_Start+0x1fc>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d022      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d54:	d01d      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a26      	ldr	r2, [pc, #152]	; (8002df4 <HAL_TIM_PWM_Start+0x214>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d018      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a24      	ldr	r2, [pc, #144]	; (8002df8 <HAL_TIM_PWM_Start+0x218>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d013      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a23      	ldr	r2, [pc, #140]	; (8002dfc <HAL_TIM_PWM_Start+0x21c>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00e      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a19      	ldr	r2, [pc, #100]	; (8002de0 <HAL_TIM_PWM_Start+0x200>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d009      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a18      	ldr	r2, [pc, #96]	; (8002de4 <HAL_TIM_PWM_Start+0x204>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d004      	beq.n	8002d92 <HAL_TIM_PWM_Start+0x1b2>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a18      	ldr	r2, [pc, #96]	; (8002df0 <HAL_TIM_PWM_Start+0x210>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d115      	bne.n	8002dbe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	4b19      	ldr	r3, [pc, #100]	; (8002e00 <HAL_TIM_PWM_Start+0x220>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2b06      	cmp	r3, #6
 8002da2:	d015      	beq.n	8002dd0 <HAL_TIM_PWM_Start+0x1f0>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002daa:	d011      	beq.n	8002dd0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dbc:	e008      	b.n	8002dd0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	e000      	b.n	8002dd2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40012c00 	.word	0x40012c00
 8002de0:	40013400 	.word	0x40013400
 8002de4:	40014000 	.word	0x40014000
 8002de8:	40014400 	.word	0x40014400
 8002dec:	40014800 	.word	0x40014800
 8002df0:	40015000 	.word	0x40015000
 8002df4:	40000400 	.word	0x40000400
 8002df8:	40000800 	.word	0x40000800
 8002dfc:	40000c00 	.word	0x40000c00
 8002e00:	00010007 	.word	0x00010007

08002e04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d101      	bne.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e0ff      	b.n	8003022 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b14      	cmp	r3, #20
 8002e2e:	f200 80f0 	bhi.w	8003012 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002e32:	a201      	add	r2, pc, #4	; (adr r2, 8002e38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e38:	08002e8d 	.word	0x08002e8d
 8002e3c:	08003013 	.word	0x08003013
 8002e40:	08003013 	.word	0x08003013
 8002e44:	08003013 	.word	0x08003013
 8002e48:	08002ecd 	.word	0x08002ecd
 8002e4c:	08003013 	.word	0x08003013
 8002e50:	08003013 	.word	0x08003013
 8002e54:	08003013 	.word	0x08003013
 8002e58:	08002f0f 	.word	0x08002f0f
 8002e5c:	08003013 	.word	0x08003013
 8002e60:	08003013 	.word	0x08003013
 8002e64:	08003013 	.word	0x08003013
 8002e68:	08002f4f 	.word	0x08002f4f
 8002e6c:	08003013 	.word	0x08003013
 8002e70:	08003013 	.word	0x08003013
 8002e74:	08003013 	.word	0x08003013
 8002e78:	08002f91 	.word	0x08002f91
 8002e7c:	08003013 	.word	0x08003013
 8002e80:	08003013 	.word	0x08003013
 8002e84:	08003013 	.word	0x08003013
 8002e88:	08002fd1 	.word	0x08002fd1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 f972 	bl	800317c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	699a      	ldr	r2, [r3, #24]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0208 	orr.w	r2, r2, #8
 8002ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699a      	ldr	r2, [r3, #24]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0204 	bic.w	r2, r2, #4
 8002eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6999      	ldr	r1, [r3, #24]
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	691a      	ldr	r2, [r3, #16]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	619a      	str	r2, [r3, #24]
      break;
 8002eca:	e0a5      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68b9      	ldr	r1, [r7, #8]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 f9ec 	bl	80032b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699a      	ldr	r2, [r3, #24]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6999      	ldr	r1, [r3, #24]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	021a      	lsls	r2, r3, #8
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	619a      	str	r2, [r3, #24]
      break;
 8002f0c:	e084      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 fa5f 	bl	80033d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	69da      	ldr	r2, [r3, #28]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f042 0208 	orr.w	r2, r2, #8
 8002f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	69da      	ldr	r2, [r3, #28]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0204 	bic.w	r2, r2, #4
 8002f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	69d9      	ldr	r1, [r3, #28]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	691a      	ldr	r2, [r3, #16]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	61da      	str	r2, [r3, #28]
      break;
 8002f4c:	e064      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68b9      	ldr	r1, [r7, #8]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 fad1 	bl	80034fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69da      	ldr	r2, [r3, #28]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69d9      	ldr	r1, [r3, #28]
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	021a      	lsls	r2, r3, #8
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	61da      	str	r2, [r3, #28]
      break;
 8002f8e:	e043      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68b9      	ldr	r1, [r7, #8]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 fb44 	bl	8003624 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0208 	orr.w	r2, r2, #8
 8002faa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0204 	bic.w	r2, r2, #4
 8002fba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	691a      	ldr	r2, [r3, #16]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8002fce:	e023      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68b9      	ldr	r1, [r7, #8]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 fb8e 	bl	80036f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ffa:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	021a      	lsls	r2, r3, #8
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003010:	e002      	b.n	8003018 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	75fb      	strb	r3, [r7, #23]
      break;
 8003016:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003020:	7dfb      	ldrb	r3, [r7, #23]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop

0800302c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a46      	ldr	r2, [pc, #280]	; (8003158 <TIM_Base_SetConfig+0x12c>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d017      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304a:	d013      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a43      	ldr	r2, [pc, #268]	; (800315c <TIM_Base_SetConfig+0x130>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d00f      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a42      	ldr	r2, [pc, #264]	; (8003160 <TIM_Base_SetConfig+0x134>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d00b      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a41      	ldr	r2, [pc, #260]	; (8003164 <TIM_Base_SetConfig+0x138>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d007      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a40      	ldr	r2, [pc, #256]	; (8003168 <TIM_Base_SetConfig+0x13c>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d003      	beq.n	8003074 <TIM_Base_SetConfig+0x48>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a3f      	ldr	r2, [pc, #252]	; (800316c <TIM_Base_SetConfig+0x140>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d108      	bne.n	8003086 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800307a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a33      	ldr	r2, [pc, #204]	; (8003158 <TIM_Base_SetConfig+0x12c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d023      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003094:	d01f      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a30      	ldr	r2, [pc, #192]	; (800315c <TIM_Base_SetConfig+0x130>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d01b      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a2f      	ldr	r2, [pc, #188]	; (8003160 <TIM_Base_SetConfig+0x134>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d017      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a2e      	ldr	r2, [pc, #184]	; (8003164 <TIM_Base_SetConfig+0x138>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d013      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a2d      	ldr	r2, [pc, #180]	; (8003168 <TIM_Base_SetConfig+0x13c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d00f      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a2d      	ldr	r2, [pc, #180]	; (8003170 <TIM_Base_SetConfig+0x144>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00b      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a2c      	ldr	r2, [pc, #176]	; (8003174 <TIM_Base_SetConfig+0x148>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d007      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a2b      	ldr	r2, [pc, #172]	; (8003178 <TIM_Base_SetConfig+0x14c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d003      	beq.n	80030d6 <TIM_Base_SetConfig+0xaa>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a26      	ldr	r2, [pc, #152]	; (800316c <TIM_Base_SetConfig+0x140>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d108      	bne.n	80030e8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a12      	ldr	r2, [pc, #72]	; (8003158 <TIM_Base_SetConfig+0x12c>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d013      	beq.n	800313c <TIM_Base_SetConfig+0x110>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a14      	ldr	r2, [pc, #80]	; (8003168 <TIM_Base_SetConfig+0x13c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00f      	beq.n	800313c <TIM_Base_SetConfig+0x110>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a14      	ldr	r2, [pc, #80]	; (8003170 <TIM_Base_SetConfig+0x144>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d00b      	beq.n	800313c <TIM_Base_SetConfig+0x110>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a13      	ldr	r2, [pc, #76]	; (8003174 <TIM_Base_SetConfig+0x148>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d007      	beq.n	800313c <TIM_Base_SetConfig+0x110>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a12      	ldr	r2, [pc, #72]	; (8003178 <TIM_Base_SetConfig+0x14c>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d003      	beq.n	800313c <TIM_Base_SetConfig+0x110>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a0d      	ldr	r2, [pc, #52]	; (800316c <TIM_Base_SetConfig+0x140>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d103      	bne.n	8003144 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	691a      	ldr	r2, [r3, #16]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	615a      	str	r2, [r3, #20]
}
 800314a:	bf00      	nop
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40000400 	.word	0x40000400
 8003160:	40000800 	.word	0x40000800
 8003164:	40000c00 	.word	0x40000c00
 8003168:	40013400 	.word	0x40013400
 800316c:	40015000 	.word	0x40015000
 8003170:	40014000 	.word	0x40014000
 8003174:	40014400 	.word	0x40014400
 8003178:	40014800 	.word	0x40014800

0800317c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	f023 0201 	bic.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f023 0303 	bic.w	r3, r3, #3
 80031b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f023 0302 	bic.w	r3, r3, #2
 80031c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a30      	ldr	r2, [pc, #192]	; (8003298 <TIM_OC1_SetConfig+0x11c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d013      	beq.n	8003204 <TIM_OC1_SetConfig+0x88>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a2f      	ldr	r2, [pc, #188]	; (800329c <TIM_OC1_SetConfig+0x120>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00f      	beq.n	8003204 <TIM_OC1_SetConfig+0x88>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a2e      	ldr	r2, [pc, #184]	; (80032a0 <TIM_OC1_SetConfig+0x124>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00b      	beq.n	8003204 <TIM_OC1_SetConfig+0x88>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a2d      	ldr	r2, [pc, #180]	; (80032a4 <TIM_OC1_SetConfig+0x128>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d007      	beq.n	8003204 <TIM_OC1_SetConfig+0x88>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a2c      	ldr	r2, [pc, #176]	; (80032a8 <TIM_OC1_SetConfig+0x12c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_OC1_SetConfig+0x88>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a2b      	ldr	r2, [pc, #172]	; (80032ac <TIM_OC1_SetConfig+0x130>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d10c      	bne.n	800321e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f023 0308 	bic.w	r3, r3, #8
 800320a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f023 0304 	bic.w	r3, r3, #4
 800321c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a1d      	ldr	r2, [pc, #116]	; (8003298 <TIM_OC1_SetConfig+0x11c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d013      	beq.n	800324e <TIM_OC1_SetConfig+0xd2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a1c      	ldr	r2, [pc, #112]	; (800329c <TIM_OC1_SetConfig+0x120>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00f      	beq.n	800324e <TIM_OC1_SetConfig+0xd2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a1b      	ldr	r2, [pc, #108]	; (80032a0 <TIM_OC1_SetConfig+0x124>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d00b      	beq.n	800324e <TIM_OC1_SetConfig+0xd2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a1a      	ldr	r2, [pc, #104]	; (80032a4 <TIM_OC1_SetConfig+0x128>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d007      	beq.n	800324e <TIM_OC1_SetConfig+0xd2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a19      	ldr	r2, [pc, #100]	; (80032a8 <TIM_OC1_SetConfig+0x12c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d003      	beq.n	800324e <TIM_OC1_SetConfig+0xd2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a18      	ldr	r2, [pc, #96]	; (80032ac <TIM_OC1_SetConfig+0x130>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d111      	bne.n	8003272 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800325c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	4313      	orrs	r3, r2
 8003270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	621a      	str	r2, [r3, #32]
}
 800328c:	bf00      	nop
 800328e:	371c      	adds	r7, #28
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	40012c00 	.word	0x40012c00
 800329c:	40013400 	.word	0x40013400
 80032a0:	40014000 	.word	0x40014000
 80032a4:	40014400 	.word	0x40014400
 80032a8:	40014800 	.word	0x40014800
 80032ac:	40015000 	.word	0x40015000

080032b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b087      	sub	sp, #28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	f023 0210 	bic.w	r2, r3, #16
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	f023 0320 	bic.w	r3, r3, #32
 80032fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4313      	orrs	r3, r2
 800330a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a2c      	ldr	r2, [pc, #176]	; (80033c0 <TIM_OC2_SetConfig+0x110>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d007      	beq.n	8003324 <TIM_OC2_SetConfig+0x74>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a2b      	ldr	r2, [pc, #172]	; (80033c4 <TIM_OC2_SetConfig+0x114>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d003      	beq.n	8003324 <TIM_OC2_SetConfig+0x74>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a2a      	ldr	r2, [pc, #168]	; (80033c8 <TIM_OC2_SetConfig+0x118>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d10d      	bne.n	8003340 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800332a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800333e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <TIM_OC2_SetConfig+0x110>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d013      	beq.n	8003370 <TIM_OC2_SetConfig+0xc0>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <TIM_OC2_SetConfig+0x114>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00f      	beq.n	8003370 <TIM_OC2_SetConfig+0xc0>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a1e      	ldr	r2, [pc, #120]	; (80033cc <TIM_OC2_SetConfig+0x11c>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d00b      	beq.n	8003370 <TIM_OC2_SetConfig+0xc0>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a1d      	ldr	r2, [pc, #116]	; (80033d0 <TIM_OC2_SetConfig+0x120>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d007      	beq.n	8003370 <TIM_OC2_SetConfig+0xc0>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a1c      	ldr	r2, [pc, #112]	; (80033d4 <TIM_OC2_SetConfig+0x124>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d003      	beq.n	8003370 <TIM_OC2_SetConfig+0xc0>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a17      	ldr	r2, [pc, #92]	; (80033c8 <TIM_OC2_SetConfig+0x118>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d113      	bne.n	8003398 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800337e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	4313      	orrs	r3, r2
 800338a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	621a      	str	r2, [r3, #32]
}
 80033b2:	bf00      	nop
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40012c00 	.word	0x40012c00
 80033c4:	40013400 	.word	0x40013400
 80033c8:	40015000 	.word	0x40015000
 80033cc:	40014000 	.word	0x40014000
 80033d0:	40014400 	.word	0x40014400
 80033d4:	40014800 	.word	0x40014800

080033d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800340a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 0303 	bic.w	r3, r3, #3
 8003412:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003424:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	021b      	lsls	r3, r3, #8
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a2b      	ldr	r2, [pc, #172]	; (80034e4 <TIM_OC3_SetConfig+0x10c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d007      	beq.n	800344a <TIM_OC3_SetConfig+0x72>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a2a      	ldr	r2, [pc, #168]	; (80034e8 <TIM_OC3_SetConfig+0x110>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d003      	beq.n	800344a <TIM_OC3_SetConfig+0x72>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a29      	ldr	r2, [pc, #164]	; (80034ec <TIM_OC3_SetConfig+0x114>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d10d      	bne.n	8003466 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	021b      	lsls	r3, r3, #8
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	4313      	orrs	r3, r2
 800345c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a1e      	ldr	r2, [pc, #120]	; (80034e4 <TIM_OC3_SetConfig+0x10c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d013      	beq.n	8003496 <TIM_OC3_SetConfig+0xbe>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <TIM_OC3_SetConfig+0x110>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00f      	beq.n	8003496 <TIM_OC3_SetConfig+0xbe>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a1d      	ldr	r2, [pc, #116]	; (80034f0 <TIM_OC3_SetConfig+0x118>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00b      	beq.n	8003496 <TIM_OC3_SetConfig+0xbe>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a1c      	ldr	r2, [pc, #112]	; (80034f4 <TIM_OC3_SetConfig+0x11c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <TIM_OC3_SetConfig+0xbe>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a1b      	ldr	r2, [pc, #108]	; (80034f8 <TIM_OC3_SetConfig+0x120>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d003      	beq.n	8003496 <TIM_OC3_SetConfig+0xbe>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a16      	ldr	r2, [pc, #88]	; (80034ec <TIM_OC3_SetConfig+0x114>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d113      	bne.n	80034be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800349c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	621a      	str	r2, [r3, #32]
}
 80034d8:	bf00      	nop
 80034da:	371c      	adds	r7, #28
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40013400 	.word	0x40013400
 80034ec:	40015000 	.word	0x40015000
 80034f0:	40014000 	.word	0x40014000
 80034f4:	40014400 	.word	0x40014400
 80034f8:	40014800 	.word	0x40014800

080034fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b087      	sub	sp, #28
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800352a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800352e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800354a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	031b      	lsls	r3, r3, #12
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a2c      	ldr	r2, [pc, #176]	; (800360c <TIM_OC4_SetConfig+0x110>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d007      	beq.n	8003570 <TIM_OC4_SetConfig+0x74>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a2b      	ldr	r2, [pc, #172]	; (8003610 <TIM_OC4_SetConfig+0x114>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d003      	beq.n	8003570 <TIM_OC4_SetConfig+0x74>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a2a      	ldr	r2, [pc, #168]	; (8003614 <TIM_OC4_SetConfig+0x118>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d10d      	bne.n	800358c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003576:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	031b      	lsls	r3, r3, #12
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800358a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a1f      	ldr	r2, [pc, #124]	; (800360c <TIM_OC4_SetConfig+0x110>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d013      	beq.n	80035bc <TIM_OC4_SetConfig+0xc0>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a1e      	ldr	r2, [pc, #120]	; (8003610 <TIM_OC4_SetConfig+0x114>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d00f      	beq.n	80035bc <TIM_OC4_SetConfig+0xc0>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a1e      	ldr	r2, [pc, #120]	; (8003618 <TIM_OC4_SetConfig+0x11c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d00b      	beq.n	80035bc <TIM_OC4_SetConfig+0xc0>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a1d      	ldr	r2, [pc, #116]	; (800361c <TIM_OC4_SetConfig+0x120>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d007      	beq.n	80035bc <TIM_OC4_SetConfig+0xc0>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a1c      	ldr	r2, [pc, #112]	; (8003620 <TIM_OC4_SetConfig+0x124>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d003      	beq.n	80035bc <TIM_OC4_SetConfig+0xc0>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a17      	ldr	r2, [pc, #92]	; (8003614 <TIM_OC4_SetConfig+0x118>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d113      	bne.n	80035e4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80035ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	019b      	lsls	r3, r3, #6
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	019b      	lsls	r3, r3, #6
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40012c00 	.word	0x40012c00
 8003610:	40013400 	.word	0x40013400
 8003614:	40015000 	.word	0x40015000
 8003618:	40014000 	.word	0x40014000
 800361c:	40014400 	.word	0x40014400
 8003620:	40014800 	.word	0x40014800

08003624 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003624:	b480      	push	{r7}
 8003626:	b087      	sub	sp, #28
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800364a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	4313      	orrs	r3, r2
 8003660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003668:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	041b      	lsls	r3, r3, #16
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4313      	orrs	r3, r2
 8003674:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a19      	ldr	r2, [pc, #100]	; (80036e0 <TIM_OC5_SetConfig+0xbc>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d013      	beq.n	80036a6 <TIM_OC5_SetConfig+0x82>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a18      	ldr	r2, [pc, #96]	; (80036e4 <TIM_OC5_SetConfig+0xc0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00f      	beq.n	80036a6 <TIM_OC5_SetConfig+0x82>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a17      	ldr	r2, [pc, #92]	; (80036e8 <TIM_OC5_SetConfig+0xc4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d00b      	beq.n	80036a6 <TIM_OC5_SetConfig+0x82>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a16      	ldr	r2, [pc, #88]	; (80036ec <TIM_OC5_SetConfig+0xc8>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d007      	beq.n	80036a6 <TIM_OC5_SetConfig+0x82>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a15      	ldr	r2, [pc, #84]	; (80036f0 <TIM_OC5_SetConfig+0xcc>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d003      	beq.n	80036a6 <TIM_OC5_SetConfig+0x82>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a14      	ldr	r2, [pc, #80]	; (80036f4 <TIM_OC5_SetConfig+0xd0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d109      	bne.n	80036ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	021b      	lsls	r3, r3, #8
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	621a      	str	r2, [r3, #32]
}
 80036d4:	bf00      	nop
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	40012c00 	.word	0x40012c00
 80036e4:	40013400 	.word	0x40013400
 80036e8:	40014000 	.word	0x40014000
 80036ec:	40014400 	.word	0x40014400
 80036f0:	40014800 	.word	0x40014800
 80036f4:	40015000 	.word	0x40015000

080036f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b087      	sub	sp, #28
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800372a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	021b      	lsls	r3, r3, #8
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800373e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	051b      	lsls	r3, r3, #20
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a1a      	ldr	r2, [pc, #104]	; (80037b8 <TIM_OC6_SetConfig+0xc0>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d013      	beq.n	800377c <TIM_OC6_SetConfig+0x84>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a19      	ldr	r2, [pc, #100]	; (80037bc <TIM_OC6_SetConfig+0xc4>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00f      	beq.n	800377c <TIM_OC6_SetConfig+0x84>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a18      	ldr	r2, [pc, #96]	; (80037c0 <TIM_OC6_SetConfig+0xc8>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d00b      	beq.n	800377c <TIM_OC6_SetConfig+0x84>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a17      	ldr	r2, [pc, #92]	; (80037c4 <TIM_OC6_SetConfig+0xcc>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d007      	beq.n	800377c <TIM_OC6_SetConfig+0x84>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a16      	ldr	r2, [pc, #88]	; (80037c8 <TIM_OC6_SetConfig+0xd0>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d003      	beq.n	800377c <TIM_OC6_SetConfig+0x84>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a15      	ldr	r2, [pc, #84]	; (80037cc <TIM_OC6_SetConfig+0xd4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d109      	bne.n	8003790 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003782:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	029b      	lsls	r3, r3, #10
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	4313      	orrs	r3, r2
 800378e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	621a      	str	r2, [r3, #32]
}
 80037aa:	bf00      	nop
 80037ac:	371c      	adds	r7, #28
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40012c00 	.word	0x40012c00
 80037bc:	40013400 	.word	0x40013400
 80037c0:	40014000 	.word	0x40014000
 80037c4:	40014400 	.word	0x40014400
 80037c8:	40014800 	.word	0x40014800
 80037cc:	40015000 	.word	0x40015000

080037d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	2201      	movs	r2, #1
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6a1a      	ldr	r2, [r3, #32]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	401a      	ands	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a1a      	ldr	r2, [r3, #32]
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f003 031f 	and.w	r3, r3, #31
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	fa01 f303 	lsl.w	r3, r1, r3
 8003808:	431a      	orrs	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	621a      	str	r2, [r3, #32]
}
 800380e:	bf00      	nop
 8003810:	371c      	adds	r7, #28
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
	...

0800381c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d109      	bne.n	8003840 <HAL_TIMEx_PWMN_Start+0x24>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b01      	cmp	r3, #1
 8003836:	bf14      	ite	ne
 8003838:	2301      	movne	r3, #1
 800383a:	2300      	moveq	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	e022      	b.n	8003886 <HAL_TIMEx_PWMN_Start+0x6a>
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	2b04      	cmp	r3, #4
 8003844:	d109      	bne.n	800385a <HAL_TIMEx_PWMN_Start+0x3e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b01      	cmp	r3, #1
 8003850:	bf14      	ite	ne
 8003852:	2301      	movne	r3, #1
 8003854:	2300      	moveq	r3, #0
 8003856:	b2db      	uxtb	r3, r3
 8003858:	e015      	b.n	8003886 <HAL_TIMEx_PWMN_Start+0x6a>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d109      	bne.n	8003874 <HAL_TIMEx_PWMN_Start+0x58>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b01      	cmp	r3, #1
 800386a:	bf14      	ite	ne
 800386c:	2301      	movne	r3, #1
 800386e:	2300      	moveq	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	e008      	b.n	8003886 <HAL_TIMEx_PWMN_Start+0x6a>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	bf14      	ite	ne
 8003880:	2301      	movne	r3, #1
 8003882:	2300      	moveq	r3, #0
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e073      	b.n	8003976 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d104      	bne.n	800389e <HAL_TIMEx_PWMN_Start+0x82>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800389c:	e013      	b.n	80038c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d104      	bne.n	80038ae <HAL_TIMEx_PWMN_Start+0x92>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2202      	movs	r2, #2
 80038a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038ac:	e00b      	b.n	80038c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d104      	bne.n	80038be <HAL_TIMEx_PWMN_Start+0xa2>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80038bc:	e003      	b.n	80038c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2202      	movs	r2, #2
 80038c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2204      	movs	r2, #4
 80038cc:	6839      	ldr	r1, [r7, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f000 f9ae 	bl	8003c30 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038e2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a25      	ldr	r2, [pc, #148]	; (8003980 <HAL_TIMEx_PWMN_Start+0x164>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d022      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038f6:	d01d      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a21      	ldr	r2, [pc, #132]	; (8003984 <HAL_TIMEx_PWMN_Start+0x168>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d018      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a20      	ldr	r2, [pc, #128]	; (8003988 <HAL_TIMEx_PWMN_Start+0x16c>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d013      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1e      	ldr	r2, [pc, #120]	; (800398c <HAL_TIMEx_PWMN_Start+0x170>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00e      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a1d      	ldr	r2, [pc, #116]	; (8003990 <HAL_TIMEx_PWMN_Start+0x174>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d009      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a1b      	ldr	r2, [pc, #108]	; (8003994 <HAL_TIMEx_PWMN_Start+0x178>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d004      	beq.n	8003934 <HAL_TIMEx_PWMN_Start+0x118>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a1a      	ldr	r2, [pc, #104]	; (8003998 <HAL_TIMEx_PWMN_Start+0x17c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d115      	bne.n	8003960 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	4b18      	ldr	r3, [pc, #96]	; (800399c <HAL_TIMEx_PWMN_Start+0x180>)
 800393c:	4013      	ands	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b06      	cmp	r3, #6
 8003944:	d015      	beq.n	8003972 <HAL_TIMEx_PWMN_Start+0x156>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800394c:	d011      	beq.n	8003972 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395e:	e008      	b.n	8003972 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	e000      	b.n	8003974 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003972:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40012c00 	.word	0x40012c00
 8003984:	40000400 	.word	0x40000400
 8003988:	40000800 	.word	0x40000800
 800398c:	40000c00 	.word	0x40000c00
 8003990:	40013400 	.word	0x40013400
 8003994:	40014000 	.word	0x40014000
 8003998:	40015000 	.word	0x40015000
 800399c:	00010007 	.word	0x00010007

080039a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e074      	b.n	8003aa2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a34      	ldr	r2, [pc, #208]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d009      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a33      	ldr	r2, [pc, #204]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d004      	beq.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a31      	ldr	r2, [pc, #196]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d108      	bne.n	8003a08 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80039fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a21      	ldr	r2, [pc, #132]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d022      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a38:	d01d      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1f      	ldr	r2, [pc, #124]	; (8003abc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d018      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a1d      	ldr	r2, [pc, #116]	; (8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d013      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1c      	ldr	r2, [pc, #112]	; (8003ac4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d00e      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a15      	ldr	r2, [pc, #84]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d009      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a18      	ldr	r2, [pc, #96]	; (8003ac8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d004      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a11      	ldr	r2, [pc, #68]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d10c      	bne.n	8003a90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40012c00 	.word	0x40012c00
 8003ab4:	40013400 	.word	0x40013400
 8003ab8:	40015000 	.word	0x40015000
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800
 8003ac4:	40000c00 	.word	0x40000c00
 8003ac8:	40014000 	.word	0x40014000

08003acc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d101      	bne.n	8003ae8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e096      	b.n	8003c16 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	041b      	lsls	r3, r3, #16
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a2f      	ldr	r2, [pc, #188]	; (8003c24 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d009      	beq.n	8003b80 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a2d      	ldr	r2, [pc, #180]	; (8003c28 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d004      	beq.n	8003b80 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a2c      	ldr	r2, [pc, #176]	; (8003c2c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d106      	bne.n	8003b8e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a24      	ldr	r2, [pc, #144]	; (8003c24 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d009      	beq.n	8003bac <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a22      	ldr	r2, [pc, #136]	; (8003c28 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d004      	beq.n	8003bac <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a21      	ldr	r2, [pc, #132]	; (8003c2c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d12b      	bne.n	8003c04 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb6:	051b      	lsls	r3, r3, #20
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a11      	ldr	r2, [pc, #68]	; (8003c24 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d009      	beq.n	8003bf6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a10      	ldr	r2, [pc, #64]	; (8003c28 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d004      	beq.n	8003bf6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a0e      	ldr	r2, [pc, #56]	; (8003c2c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d106      	bne.n	8003c04 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	40012c00 	.word	0x40012c00
 8003c28:	40013400 	.word	0x40013400
 8003c2c:	40015000 	.word	0x40015000

08003c30 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f003 031f 	and.w	r3, r3, #31
 8003c42:	2204      	movs	r2, #4
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6a1a      	ldr	r2, [r3, #32]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	401a      	ands	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a1a      	ldr	r2, [r3, #32]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f003 031f 	and.w	r3, r3, #31
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	fa01 f303 	lsl.w	r3, r1, r3
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	621a      	str	r2, [r3, #32]
}
 8003c6e:	bf00      	nop
 8003c70:	371c      	adds	r7, #28
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e042      	b.n	8003d12 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d106      	bne.n	8003ca4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7fd f8fc 	bl	8000e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2224      	movs	r2, #36	; 0x24
 8003ca8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 fc51 	bl	8004564 <UART_SetConfig>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e022      	b.n	8003d12 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 ff41 	bl	8004b5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ce8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cf8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f042 0201 	orr.w	r2, r2, #1
 8003d08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 ffc8 	bl	8004ca0 <UART_CheckIdleState>
 8003d10:	4603      	mov	r3, r0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b08a      	sub	sp, #40	; 0x28
 8003d1e:	af02      	add	r7, sp, #8
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	4613      	mov	r3, r2
 8003d28:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	f040 8083 	bne.w	8003e3c <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d002      	beq.n	8003d42 <HAL_UART_Transmit+0x28>
 8003d3c:	88fb      	ldrh	r3, [r7, #6]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e07b      	b.n	8003e3e <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_UART_Transmit+0x3a>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e074      	b.n	8003e3e <HAL_UART_Transmit+0x124>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2221      	movs	r2, #33	; 0x21
 8003d68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d6c:	f7fd fa98 	bl	80012a0 <HAL_GetTick>
 8003d70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	88fa      	ldrh	r2, [r7, #6]
 8003d76:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	88fa      	ldrh	r2, [r7, #6]
 8003d7e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8a:	d108      	bne.n	8003d9e <HAL_UART_Transmit+0x84>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d104      	bne.n	8003d9e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	61bb      	str	r3, [r7, #24]
 8003d9c:	e003      	b.n	8003da6 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003dae:	e02c      	b.n	8003e0a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2180      	movs	r1, #128	; 0x80
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 ffbb 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e039      	b.n	8003e3e <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dde:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	3302      	adds	r3, #2
 8003de4:	61bb      	str	r3, [r7, #24]
 8003de6:	e007      	b.n	8003df8 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3301      	adds	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	3b01      	subs	r3, #1
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1cc      	bne.n	8003db0 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2140      	movs	r1, #64	; 0x40
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 ff88 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e006      	b.n	8003e3e <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	e000      	b.n	8003e3e <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003e3c:	2302      	movs	r3, #2
  }
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3720      	adds	r7, #32
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08a      	sub	sp, #40	; 0x28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	4613      	mov	r3, r2
 8003e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	d142      	bne.n	8003ee6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_UART_Receive_IT+0x24>
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e03b      	b.n	8003ee8 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_UART_Receive_IT+0x36>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e034      	b.n	8003ee8 <HAL_UART_Receive_IT+0xa0>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a17      	ldr	r2, [pc, #92]	; (8003ef0 <HAL_UART_Receive_IT+0xa8>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d01f      	beq.n	8003ed6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d018      	beq.n	8003ed6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	e853 3f00 	ldrex	r3, [r3]
 8003eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	623b      	str	r3, [r7, #32]
 8003ec4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	69f9      	ldr	r1, [r7, #28]
 8003ec8:	6a3a      	ldr	r2, [r7, #32]
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e6      	bne.n	8003ea4 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003ed6:	88fb      	ldrh	r3, [r7, #6]
 8003ed8:	461a      	mov	r2, r3
 8003eda:	68b9      	ldr	r1, [r7, #8]
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fff3 	bl	8004ec8 <UART_Start_Receive_IT>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	e000      	b.n	8003ee8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003ee6:	2302      	movs	r3, #2
  }
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3728      	adds	r7, #40	; 0x28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40008000 	.word	0x40008000

08003ef4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b0ba      	sub	sp, #232	; 0xe8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003f1e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003f22:	4013      	ands	r3, r2
 8003f24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003f28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d11b      	bne.n	8003f68 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d015      	beq.n	8003f68 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d105      	bne.n	8003f54 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d009      	beq.n	8003f68 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 82d6 	beq.w	800450a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
      }
      return;
 8003f66:	e2d0      	b.n	800450a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003f68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 811f 	beq.w	80041b0 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003f72:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003f76:	4b8b      	ldr	r3, [pc, #556]	; (80041a4 <HAL_UART_IRQHandler+0x2b0>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003f7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003f82:	4b89      	ldr	r3, [pc, #548]	; (80041a8 <HAL_UART_IRQHandler+0x2b4>)
 8003f84:	4013      	ands	r3, r2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 8112 	beq.w	80041b0 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d011      	beq.n	8003fbc <HAL_UART_IRQHandler+0xc8>
 8003f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00b      	beq.n	8003fbc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fb2:	f043 0201 	orr.w	r2, r3, #1
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d011      	beq.n	8003fec <HAL_UART_IRQHandler+0xf8>
 8003fc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00b      	beq.n	8003fec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fe2:	f043 0204 	orr.w	r2, r3, #4
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d011      	beq.n	800401c <HAL_UART_IRQHandler+0x128>
 8003ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00b      	beq.n	800401c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2204      	movs	r2, #4
 800400a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004012:	f043 0202 	orr.w	r2, r3, #2
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800401c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d017      	beq.n	8004058 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800402c:	f003 0320 	and.w	r3, r3, #32
 8004030:	2b00      	cmp	r3, #0
 8004032:	d105      	bne.n	8004040 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004034:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004038:	4b5a      	ldr	r3, [pc, #360]	; (80041a4 <HAL_UART_IRQHandler+0x2b0>)
 800403a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00b      	beq.n	8004058 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2208      	movs	r2, #8
 8004046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800404e:	f043 0208 	orr.w	r2, r3, #8
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800405c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004060:	2b00      	cmp	r3, #0
 8004062:	d012      	beq.n	800408a <HAL_UART_IRQHandler+0x196>
 8004064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004068:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00c      	beq.n	800408a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004078:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004080:	f043 0220 	orr.w	r2, r3, #32
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 823c 	beq.w	800450e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d013      	beq.n	80040ca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80040a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d105      	bne.n	80040ba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80040ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d007      	beq.n	80040ca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040de:	2b40      	cmp	r3, #64	; 0x40
 80040e0:	d005      	beq.n	80040ee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80040e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80040e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d04f      	beq.n	800418e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f001 f814 	bl	800511c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fe:	2b40      	cmp	r3, #64	; 0x40
 8004100:	d141      	bne.n	8004186 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3308      	adds	r3, #8
 8004108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004110:	e853 3f00 	ldrex	r3, [r3]
 8004114:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004118:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800411c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3308      	adds	r3, #8
 800412a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800412e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004136:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800413a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800413e:	e841 2300 	strex	r3, r2, [r1]
 8004142:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004146:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1d9      	bne.n	8004102 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004152:	2b00      	cmp	r3, #0
 8004154:	d013      	beq.n	800417e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800415a:	4a14      	ldr	r2, [pc, #80]	; (80041ac <HAL_UART_IRQHandler+0x2b8>)
 800415c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004162:	4618      	mov	r0, r3
 8004164:	f7fd fa32 	bl	80015cc <HAL_DMA_Abort_IT>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d017      	beq.n	800419e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8004178:	4610      	mov	r0, r2
 800417a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800417c:	e00f      	b.n	800419e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f9da 	bl	8004538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004184:	e00b      	b.n	800419e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f9d6 	bl	8004538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800418c:	e007      	b.n	800419e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f9d2 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800419c:	e1b7      	b.n	800450e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800419e:	bf00      	nop
    return;
 80041a0:	e1b5      	b.n	800450e <HAL_UART_IRQHandler+0x61a>
 80041a2:	bf00      	nop
 80041a4:	10000001 	.word	0x10000001
 80041a8:	04000120 	.word	0x04000120
 80041ac:	080051e9 	.word	0x080051e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	f040 814a 	bne.w	800444e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80041ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 8143 	beq.w	800444e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80041c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041cc:	f003 0310 	and.w	r3, r3, #16
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 813c 	beq.w	800444e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2210      	movs	r2, #16
 80041dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e8:	2b40      	cmp	r3, #64	; 0x40
 80041ea:	f040 80b5 	bne.w	8004358 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80041fa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 8187 	beq.w	8004512 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800420a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800420e:	429a      	cmp	r2, r3
 8004210:	f080 817f 	bcs.w	8004512 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800421a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0320 	and.w	r3, r3, #32
 800422a:	2b00      	cmp	r3, #0
 800422c:	f040 8086 	bne.w	800433c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004244:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800424c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800425a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800425e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004266:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004272:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1da      	bne.n	8004230 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	3308      	adds	r3, #8
 8004280:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004282:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004284:	e853 3f00 	ldrex	r3, [r3]
 8004288:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800428a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800428c:	f023 0301 	bic.w	r3, r3, #1
 8004290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3308      	adds	r3, #8
 800429a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800429e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80042a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042aa:	e841 2300 	strex	r3, r2, [r1]
 80042ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1e1      	bne.n	800427a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3308      	adds	r3, #8
 80042bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042c0:	e853 3f00 	ldrex	r3, [r3]
 80042c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80042c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3308      	adds	r3, #8
 80042d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80042da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80042dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80042e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80042e2:	e841 2300 	strex	r3, r2, [r1]
 80042e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80042e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1e3      	bne.n	80042b6 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004304:	e853 3f00 	ldrex	r3, [r3]
 8004308:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800430a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800430c:	f023 0310 	bic.w	r3, r3, #16
 8004310:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800431e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004320:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004324:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800432c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e4      	bne.n	80042fc <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004336:	4618      	mov	r0, r3
 8004338:	f7fd f8ef 	bl	800151a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004348:	b29b      	uxth	r3, r3
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	b29b      	uxth	r3, r3
 800434e:	4619      	mov	r1, r3
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 f8fb 	bl	800454c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004356:	e0dc      	b.n	8004512 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004364:	b29b      	uxth	r3, r3
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80ce 	beq.w	8004516 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800437a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 80c9 	beq.w	8004516 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800438c:	e853 3f00 	ldrex	r3, [r3]
 8004390:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004394:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004398:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	461a      	mov	r2, r3
 80043a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80043a6:	647b      	str	r3, [r7, #68]	; 0x44
 80043a8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043ae:	e841 2300 	strex	r3, r2, [r1]
 80043b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1e4      	bne.n	8004384 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	3308      	adds	r3, #8
 80043c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	623b      	str	r3, [r7, #32]
   return(result);
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043d0:	f023 0301 	bic.w	r3, r3, #1
 80043d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	3308      	adds	r3, #8
 80043de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80043e2:	633a      	str	r2, [r7, #48]	; 0x30
 80043e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ea:	e841 2300 	strex	r3, r2, [r1]
 80043ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80043f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1e1      	bne.n	80043ba <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2220      	movs	r2, #32
 80043fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	60fb      	str	r3, [r7, #12]
   return(result);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0310 	bic.w	r3, r3, #16
 800441e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800442c:	61fb      	str	r3, [r7, #28]
 800442e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	69b9      	ldr	r1, [r7, #24]
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	e841 2300 	strex	r3, r2, [r1]
 8004438:	617b      	str	r3, [r7, #20]
   return(result);
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e4      	bne.n	800440a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004440:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004444:	4619      	mov	r1, r3
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f880 	bl	800454c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800444c:	e063      	b.n	8004516 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800444e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00e      	beq.n	8004478 <HAL_UART_IRQHandler+0x584>
 800445a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800445e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d008      	beq.n	8004478 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800446e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f001 fb57 	bl	8005b24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004476:	e051      	b.n	800451c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800447c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004480:	2b00      	cmp	r3, #0
 8004482:	d014      	beq.n	80044ae <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800448c:	2b00      	cmp	r3, #0
 800448e:	d105      	bne.n	800449c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004490:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004494:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d03a      	beq.n	800451a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	4798      	blx	r3
    }
    return;
 80044ac:	e035      	b.n	800451a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80044ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d009      	beq.n	80044ce <HAL_UART_IRQHandler+0x5da>
 80044ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fea4 	bl	8005214 <UART_EndTransmit_IT>
    return;
 80044cc:	e026      	b.n	800451c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80044ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d009      	beq.n	80044ee <HAL_UART_IRQHandler+0x5fa>
 80044da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044de:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f001 fb30 	bl	8005b4c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80044ec:	e016      	b.n	800451c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80044ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d010      	beq.n	800451c <HAL_UART_IRQHandler+0x628>
 80044fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	da0c      	bge.n	800451c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f001 fb18 	bl	8005b38 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004508:	e008      	b.n	800451c <HAL_UART_IRQHandler+0x628>
      return;
 800450a:	bf00      	nop
 800450c:	e006      	b.n	800451c <HAL_UART_IRQHandler+0x628>
    return;
 800450e:	bf00      	nop
 8004510:	e004      	b.n	800451c <HAL_UART_IRQHandler+0x628>
      return;
 8004512:	bf00      	nop
 8004514:	e002      	b.n	800451c <HAL_UART_IRQHandler+0x628>
      return;
 8004516:	bf00      	nop
 8004518:	e000      	b.n	800451c <HAL_UART_IRQHandler+0x628>
    return;
 800451a:	bf00      	nop
  }
}
 800451c:	37e8      	adds	r7, #232	; 0xe8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop

08004524 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004568:	b08c      	sub	sp, #48	; 0x30
 800456a:	af00      	add	r7, sp, #0
 800456c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	431a      	orrs	r2, r3
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	431a      	orrs	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	4313      	orrs	r3, r2
 800458a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4baa      	ldr	r3, [pc, #680]	; (800483c <UART_SetConfig+0x2d8>)
 8004594:	4013      	ands	r3, r2
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800459c:	430b      	orrs	r3, r1
 800459e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a9f      	ldr	r2, [pc, #636]	; (8004840 <UART_SetConfig+0x2dc>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d004      	beq.n	80045d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045cc:	4313      	orrs	r3, r2
 80045ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80045da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	6812      	ldr	r2, [r2, #0]
 80045e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045e4:	430b      	orrs	r3, r1
 80045e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ee:	f023 010f 	bic.w	r1, r3, #15
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a90      	ldr	r2, [pc, #576]	; (8004844 <UART_SetConfig+0x2e0>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d125      	bne.n	8004654 <UART_SetConfig+0xf0>
 8004608:	4b8f      	ldr	r3, [pc, #572]	; (8004848 <UART_SetConfig+0x2e4>)
 800460a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800460e:	f003 0303 	and.w	r3, r3, #3
 8004612:	2b03      	cmp	r3, #3
 8004614:	d81a      	bhi.n	800464c <UART_SetConfig+0xe8>
 8004616:	a201      	add	r2, pc, #4	; (adr r2, 800461c <UART_SetConfig+0xb8>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	0800462d 	.word	0x0800462d
 8004620:	0800463d 	.word	0x0800463d
 8004624:	08004635 	.word	0x08004635
 8004628:	08004645 	.word	0x08004645
 800462c:	2301      	movs	r3, #1
 800462e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004632:	e116      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004634:	2302      	movs	r3, #2
 8004636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800463a:	e112      	b.n	8004862 <UART_SetConfig+0x2fe>
 800463c:	2304      	movs	r3, #4
 800463e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004642:	e10e      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004644:	2308      	movs	r3, #8
 8004646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800464a:	e10a      	b.n	8004862 <UART_SetConfig+0x2fe>
 800464c:	2310      	movs	r3, #16
 800464e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004652:	e106      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a7c      	ldr	r2, [pc, #496]	; (800484c <UART_SetConfig+0x2e8>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d138      	bne.n	80046d0 <UART_SetConfig+0x16c>
 800465e:	4b7a      	ldr	r3, [pc, #488]	; (8004848 <UART_SetConfig+0x2e4>)
 8004660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004664:	f003 030c 	and.w	r3, r3, #12
 8004668:	2b0c      	cmp	r3, #12
 800466a:	d82d      	bhi.n	80046c8 <UART_SetConfig+0x164>
 800466c:	a201      	add	r2, pc, #4	; (adr r2, 8004674 <UART_SetConfig+0x110>)
 800466e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004672:	bf00      	nop
 8004674:	080046a9 	.word	0x080046a9
 8004678:	080046c9 	.word	0x080046c9
 800467c:	080046c9 	.word	0x080046c9
 8004680:	080046c9 	.word	0x080046c9
 8004684:	080046b9 	.word	0x080046b9
 8004688:	080046c9 	.word	0x080046c9
 800468c:	080046c9 	.word	0x080046c9
 8004690:	080046c9 	.word	0x080046c9
 8004694:	080046b1 	.word	0x080046b1
 8004698:	080046c9 	.word	0x080046c9
 800469c:	080046c9 	.word	0x080046c9
 80046a0:	080046c9 	.word	0x080046c9
 80046a4:	080046c1 	.word	0x080046c1
 80046a8:	2300      	movs	r3, #0
 80046aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046ae:	e0d8      	b.n	8004862 <UART_SetConfig+0x2fe>
 80046b0:	2302      	movs	r3, #2
 80046b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046b6:	e0d4      	b.n	8004862 <UART_SetConfig+0x2fe>
 80046b8:	2304      	movs	r3, #4
 80046ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046be:	e0d0      	b.n	8004862 <UART_SetConfig+0x2fe>
 80046c0:	2308      	movs	r3, #8
 80046c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046c6:	e0cc      	b.n	8004862 <UART_SetConfig+0x2fe>
 80046c8:	2310      	movs	r3, #16
 80046ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046ce:	e0c8      	b.n	8004862 <UART_SetConfig+0x2fe>
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a5e      	ldr	r2, [pc, #376]	; (8004850 <UART_SetConfig+0x2ec>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d125      	bne.n	8004726 <UART_SetConfig+0x1c2>
 80046da:	4b5b      	ldr	r3, [pc, #364]	; (8004848 <UART_SetConfig+0x2e4>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80046e4:	2b30      	cmp	r3, #48	; 0x30
 80046e6:	d016      	beq.n	8004716 <UART_SetConfig+0x1b2>
 80046e8:	2b30      	cmp	r3, #48	; 0x30
 80046ea:	d818      	bhi.n	800471e <UART_SetConfig+0x1ba>
 80046ec:	2b20      	cmp	r3, #32
 80046ee:	d00a      	beq.n	8004706 <UART_SetConfig+0x1a2>
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d814      	bhi.n	800471e <UART_SetConfig+0x1ba>
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <UART_SetConfig+0x19a>
 80046f8:	2b10      	cmp	r3, #16
 80046fa:	d008      	beq.n	800470e <UART_SetConfig+0x1aa>
 80046fc:	e00f      	b.n	800471e <UART_SetConfig+0x1ba>
 80046fe:	2300      	movs	r3, #0
 8004700:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004704:	e0ad      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004706:	2302      	movs	r3, #2
 8004708:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800470c:	e0a9      	b.n	8004862 <UART_SetConfig+0x2fe>
 800470e:	2304      	movs	r3, #4
 8004710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004714:	e0a5      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004716:	2308      	movs	r3, #8
 8004718:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800471c:	e0a1      	b.n	8004862 <UART_SetConfig+0x2fe>
 800471e:	2310      	movs	r3, #16
 8004720:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004724:	e09d      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a4a      	ldr	r2, [pc, #296]	; (8004854 <UART_SetConfig+0x2f0>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d125      	bne.n	800477c <UART_SetConfig+0x218>
 8004730:	4b45      	ldr	r3, [pc, #276]	; (8004848 <UART_SetConfig+0x2e4>)
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004736:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800473a:	2bc0      	cmp	r3, #192	; 0xc0
 800473c:	d016      	beq.n	800476c <UART_SetConfig+0x208>
 800473e:	2bc0      	cmp	r3, #192	; 0xc0
 8004740:	d818      	bhi.n	8004774 <UART_SetConfig+0x210>
 8004742:	2b80      	cmp	r3, #128	; 0x80
 8004744:	d00a      	beq.n	800475c <UART_SetConfig+0x1f8>
 8004746:	2b80      	cmp	r3, #128	; 0x80
 8004748:	d814      	bhi.n	8004774 <UART_SetConfig+0x210>
 800474a:	2b00      	cmp	r3, #0
 800474c:	d002      	beq.n	8004754 <UART_SetConfig+0x1f0>
 800474e:	2b40      	cmp	r3, #64	; 0x40
 8004750:	d008      	beq.n	8004764 <UART_SetConfig+0x200>
 8004752:	e00f      	b.n	8004774 <UART_SetConfig+0x210>
 8004754:	2300      	movs	r3, #0
 8004756:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800475a:	e082      	b.n	8004862 <UART_SetConfig+0x2fe>
 800475c:	2302      	movs	r3, #2
 800475e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004762:	e07e      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004764:	2304      	movs	r3, #4
 8004766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800476a:	e07a      	b.n	8004862 <UART_SetConfig+0x2fe>
 800476c:	2308      	movs	r3, #8
 800476e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004772:	e076      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004774:	2310      	movs	r3, #16
 8004776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800477a:	e072      	b.n	8004862 <UART_SetConfig+0x2fe>
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a35      	ldr	r2, [pc, #212]	; (8004858 <UART_SetConfig+0x2f4>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d12a      	bne.n	80047dc <UART_SetConfig+0x278>
 8004786:	4b30      	ldr	r3, [pc, #192]	; (8004848 <UART_SetConfig+0x2e4>)
 8004788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800478c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004790:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004794:	d01a      	beq.n	80047cc <UART_SetConfig+0x268>
 8004796:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800479a:	d81b      	bhi.n	80047d4 <UART_SetConfig+0x270>
 800479c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047a0:	d00c      	beq.n	80047bc <UART_SetConfig+0x258>
 80047a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047a6:	d815      	bhi.n	80047d4 <UART_SetConfig+0x270>
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <UART_SetConfig+0x250>
 80047ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047b0:	d008      	beq.n	80047c4 <UART_SetConfig+0x260>
 80047b2:	e00f      	b.n	80047d4 <UART_SetConfig+0x270>
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ba:	e052      	b.n	8004862 <UART_SetConfig+0x2fe>
 80047bc:	2302      	movs	r3, #2
 80047be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047c2:	e04e      	b.n	8004862 <UART_SetConfig+0x2fe>
 80047c4:	2304      	movs	r3, #4
 80047c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ca:	e04a      	b.n	8004862 <UART_SetConfig+0x2fe>
 80047cc:	2308      	movs	r3, #8
 80047ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047d2:	e046      	b.n	8004862 <UART_SetConfig+0x2fe>
 80047d4:	2310      	movs	r3, #16
 80047d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047da:	e042      	b.n	8004862 <UART_SetConfig+0x2fe>
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a17      	ldr	r2, [pc, #92]	; (8004840 <UART_SetConfig+0x2dc>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d13a      	bne.n	800485c <UART_SetConfig+0x2f8>
 80047e6:	4b18      	ldr	r3, [pc, #96]	; (8004848 <UART_SetConfig+0x2e4>)
 80047e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047f4:	d01a      	beq.n	800482c <UART_SetConfig+0x2c8>
 80047f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047fa:	d81b      	bhi.n	8004834 <UART_SetConfig+0x2d0>
 80047fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004800:	d00c      	beq.n	800481c <UART_SetConfig+0x2b8>
 8004802:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004806:	d815      	bhi.n	8004834 <UART_SetConfig+0x2d0>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <UART_SetConfig+0x2b0>
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004810:	d008      	beq.n	8004824 <UART_SetConfig+0x2c0>
 8004812:	e00f      	b.n	8004834 <UART_SetConfig+0x2d0>
 8004814:	2300      	movs	r3, #0
 8004816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481a:	e022      	b.n	8004862 <UART_SetConfig+0x2fe>
 800481c:	2302      	movs	r3, #2
 800481e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004822:	e01e      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004824:	2304      	movs	r3, #4
 8004826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800482a:	e01a      	b.n	8004862 <UART_SetConfig+0x2fe>
 800482c:	2308      	movs	r3, #8
 800482e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004832:	e016      	b.n	8004862 <UART_SetConfig+0x2fe>
 8004834:	2310      	movs	r3, #16
 8004836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800483a:	e012      	b.n	8004862 <UART_SetConfig+0x2fe>
 800483c:	cfff69f3 	.word	0xcfff69f3
 8004840:	40008000 	.word	0x40008000
 8004844:	40013800 	.word	0x40013800
 8004848:	40021000 	.word	0x40021000
 800484c:	40004400 	.word	0x40004400
 8004850:	40004800 	.word	0x40004800
 8004854:	40004c00 	.word	0x40004c00
 8004858:	40005000 	.word	0x40005000
 800485c:	2310      	movs	r3, #16
 800485e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4aae      	ldr	r2, [pc, #696]	; (8004b20 <UART_SetConfig+0x5bc>)
 8004868:	4293      	cmp	r3, r2
 800486a:	f040 8097 	bne.w	800499c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800486e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004872:	2b08      	cmp	r3, #8
 8004874:	d823      	bhi.n	80048be <UART_SetConfig+0x35a>
 8004876:	a201      	add	r2, pc, #4	; (adr r2, 800487c <UART_SetConfig+0x318>)
 8004878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800487c:	080048a1 	.word	0x080048a1
 8004880:	080048bf 	.word	0x080048bf
 8004884:	080048a9 	.word	0x080048a9
 8004888:	080048bf 	.word	0x080048bf
 800488c:	080048af 	.word	0x080048af
 8004890:	080048bf 	.word	0x080048bf
 8004894:	080048bf 	.word	0x080048bf
 8004898:	080048bf 	.word	0x080048bf
 800489c:	080048b7 	.word	0x080048b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048a0:	f7fd fe30 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 80048a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80048a6:	e010      	b.n	80048ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048a8:	4b9e      	ldr	r3, [pc, #632]	; (8004b24 <UART_SetConfig+0x5c0>)
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80048ac:	e00d      	b.n	80048ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ae:	f7fd fdbb 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 80048b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80048b4:	e009      	b.n	80048ca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80048bc:	e005      	b.n	80048ca <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80048c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 8130 	beq.w	8004b32 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	4a94      	ldr	r2, [pc, #592]	; (8004b28 <UART_SetConfig+0x5c4>)
 80048d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048dc:	461a      	mov	r2, r3
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	4613      	mov	r3, r2
 80048ec:	005b      	lsls	r3, r3, #1
 80048ee:	4413      	add	r3, r2
 80048f0:	69ba      	ldr	r2, [r7, #24]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d305      	bcc.n	8004902 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d903      	bls.n	800490a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004908:	e113      	b.n	8004b32 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	2200      	movs	r2, #0
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	60fa      	str	r2, [r7, #12]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	4a84      	ldr	r2, [pc, #528]	; (8004b28 <UART_SetConfig+0x5c4>)
 8004918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800491c:	b29b      	uxth	r3, r3
 800491e:	2200      	movs	r2, #0
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004928:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800492c:	f7fb fcd8 	bl	80002e0 <__aeabi_uldivmod>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	f04f 0200 	mov.w	r2, #0
 800493c:	f04f 0300 	mov.w	r3, #0
 8004940:	020b      	lsls	r3, r1, #8
 8004942:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004946:	0202      	lsls	r2, r0, #8
 8004948:	6979      	ldr	r1, [r7, #20]
 800494a:	6849      	ldr	r1, [r1, #4]
 800494c:	0849      	lsrs	r1, r1, #1
 800494e:	2000      	movs	r0, #0
 8004950:	460c      	mov	r4, r1
 8004952:	4605      	mov	r5, r0
 8004954:	eb12 0804 	adds.w	r8, r2, r4
 8004958:	eb43 0905 	adc.w	r9, r3, r5
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	469a      	mov	sl, r3
 8004964:	4693      	mov	fp, r2
 8004966:	4652      	mov	r2, sl
 8004968:	465b      	mov	r3, fp
 800496a:	4640      	mov	r0, r8
 800496c:	4649      	mov	r1, r9
 800496e:	f7fb fcb7 	bl	80002e0 <__aeabi_uldivmod>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4613      	mov	r3, r2
 8004978:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004980:	d308      	bcc.n	8004994 <UART_SetConfig+0x430>
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004988:	d204      	bcs.n	8004994 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6a3a      	ldr	r2, [r7, #32]
 8004990:	60da      	str	r2, [r3, #12]
 8004992:	e0ce      	b.n	8004b32 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800499a:	e0ca      	b.n	8004b32 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049a4:	d166      	bne.n	8004a74 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80049a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049aa:	2b08      	cmp	r3, #8
 80049ac:	d827      	bhi.n	80049fe <UART_SetConfig+0x49a>
 80049ae:	a201      	add	r2, pc, #4	; (adr r2, 80049b4 <UART_SetConfig+0x450>)
 80049b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b4:	080049d9 	.word	0x080049d9
 80049b8:	080049e1 	.word	0x080049e1
 80049bc:	080049e9 	.word	0x080049e9
 80049c0:	080049ff 	.word	0x080049ff
 80049c4:	080049ef 	.word	0x080049ef
 80049c8:	080049ff 	.word	0x080049ff
 80049cc:	080049ff 	.word	0x080049ff
 80049d0:	080049ff 	.word	0x080049ff
 80049d4:	080049f7 	.word	0x080049f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d8:	f7fd fd94 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 80049dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049de:	e014      	b.n	8004a0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049e0:	f7fd fda6 	bl	8002530 <HAL_RCC_GetPCLK2Freq>
 80049e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049e6:	e010      	b.n	8004a0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049e8:	4b4e      	ldr	r3, [pc, #312]	; (8004b24 <UART_SetConfig+0x5c0>)
 80049ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049ec:	e00d      	b.n	8004a0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049ee:	f7fd fd1b 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 80049f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049f4:	e009      	b.n	8004a0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049fc:	e005      	b.n	8004a0a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80049fe:	2300      	movs	r3, #0
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 8090 	beq.w	8004b32 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	4a44      	ldr	r2, [pc, #272]	; (8004b28 <UART_SetConfig+0x5c4>)
 8004a18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a24:	005a      	lsls	r2, r3, #1
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	085b      	lsrs	r3, r3, #1
 8004a2c:	441a      	add	r2, r3
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a36:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	2b0f      	cmp	r3, #15
 8004a3c:	d916      	bls.n	8004a6c <UART_SetConfig+0x508>
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a44:	d212      	bcs.n	8004a6c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a46:	6a3b      	ldr	r3, [r7, #32]
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	f023 030f 	bic.w	r3, r3, #15
 8004a4e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a50:	6a3b      	ldr	r3, [r7, #32]
 8004a52:	085b      	lsrs	r3, r3, #1
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	f003 0307 	and.w	r3, r3, #7
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	8bfb      	ldrh	r3, [r7, #30]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	8bfa      	ldrh	r2, [r7, #30]
 8004a68:	60da      	str	r2, [r3, #12]
 8004a6a:	e062      	b.n	8004b32 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a72:	e05e      	b.n	8004b32 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d828      	bhi.n	8004ace <UART_SetConfig+0x56a>
 8004a7c:	a201      	add	r2, pc, #4	; (adr r2, 8004a84 <UART_SetConfig+0x520>)
 8004a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a82:	bf00      	nop
 8004a84:	08004aa9 	.word	0x08004aa9
 8004a88:	08004ab1 	.word	0x08004ab1
 8004a8c:	08004ab9 	.word	0x08004ab9
 8004a90:	08004acf 	.word	0x08004acf
 8004a94:	08004abf 	.word	0x08004abf
 8004a98:	08004acf 	.word	0x08004acf
 8004a9c:	08004acf 	.word	0x08004acf
 8004aa0:	08004acf 	.word	0x08004acf
 8004aa4:	08004ac7 	.word	0x08004ac7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aa8:	f7fd fd2c 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8004aac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004aae:	e014      	b.n	8004ada <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ab0:	f7fd fd3e 	bl	8002530 <HAL_RCC_GetPCLK2Freq>
 8004ab4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ab6:	e010      	b.n	8004ada <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ab8:	4b1a      	ldr	r3, [pc, #104]	; (8004b24 <UART_SetConfig+0x5c0>)
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004abc:	e00d      	b.n	8004ada <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004abe:	f7fd fcb3 	bl	8002428 <HAL_RCC_GetSysClockFreq>
 8004ac2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ac4:	e009      	b.n	8004ada <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ac6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004acc:	e005      	b.n	8004ada <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ad8:	bf00      	nop
    }

    if (pclk != 0U)
 8004ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d028      	beq.n	8004b32 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae4:	4a10      	ldr	r2, [pc, #64]	; (8004b28 <UART_SetConfig+0x5c4>)
 8004ae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004aea:	461a      	mov	r2, r3
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aee:	fbb3 f2f2 	udiv	r2, r3, r2
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	085b      	lsrs	r3, r3, #1
 8004af8:	441a      	add	r2, r3
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	2b0f      	cmp	r3, #15
 8004b08:	d910      	bls.n	8004b2c <UART_SetConfig+0x5c8>
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b10:	d20c      	bcs.n	8004b2c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	60da      	str	r2, [r3, #12]
 8004b1c:	e009      	b.n	8004b32 <UART_SetConfig+0x5ce>
 8004b1e:	bf00      	nop
 8004b20:	40008000 	.word	0x40008000
 8004b24:	00f42400 	.word	0x00f42400
 8004b28:	080073d4 	.word	0x080073d4
      }
      else
      {
        ret = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	2200      	movs	r2, #0
 8004b46:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004b4e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3730      	adds	r7, #48	; 0x30
 8004b56:	46bd      	mov	sp, r7
 8004b58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004b5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00a      	beq.n	8004b86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00a      	beq.n	8004bca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf0:	f003 0310 	and.w	r3, r3, #16
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00a      	beq.n	8004c0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c12:	f003 0320 	and.w	r3, r3, #32
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d01a      	beq.n	8004c72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c5a:	d10a      	bne.n	8004c72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	605a      	str	r2, [r3, #4]
  }
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cb0:	f7fc faf6 	bl	80012a0 <HAL_GetTick>
 8004cb4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d10e      	bne.n	8004ce2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cc8:	9300      	str	r3, [sp, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f82f 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e025      	b.n	8004d2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b04      	cmp	r3, #4
 8004cee:	d10e      	bne.n	8004d0e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cf0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f819 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e00f      	b.n	8004d2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b09c      	sub	sp, #112	; 0x70
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	603b      	str	r3, [r7, #0]
 8004d42:	4613      	mov	r3, r2
 8004d44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d46:	e0a9      	b.n	8004e9c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	f000 80a5 	beq.w	8004e9c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d52:	f7fc faa5 	bl	80012a0 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d302      	bcc.n	8004d68 <UART_WaitOnFlagUntilTimeout+0x32>
 8004d62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d140      	bne.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d7c:	667b      	str	r3, [r7, #100]	; 0x64
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	461a      	mov	r2, r3
 8004d84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d88:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004d94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e6      	bne.n	8004d68 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3308      	adds	r3, #8
 8004da0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da4:	e853 3f00 	ldrex	r3, [r3]
 8004da8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	663b      	str	r3, [r7, #96]	; 0x60
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	3308      	adds	r3, #8
 8004db8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004dba:	64ba      	str	r2, [r7, #72]	; 0x48
 8004dbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004dc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dc2:	e841 2300 	strex	r3, r2, [r1]
 8004dc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1e5      	bne.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e069      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d051      	beq.n	8004e9c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e06:	d149      	bne.n	8004e9c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e10:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1a:	e853 3f00 	ldrex	r3, [r3]
 8004e1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e30:	637b      	str	r3, [r7, #52]	; 0x34
 8004e32:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e38:	e841 2300 	strex	r3, r2, [r1]
 8004e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1e6      	bne.n	8004e12 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3308      	adds	r3, #8
 8004e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	613b      	str	r3, [r7, #16]
   return(result);
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f023 0301 	bic.w	r3, r3, #1
 8004e5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	3308      	adds	r3, #8
 8004e62:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e64:	623a      	str	r2, [r7, #32]
 8004e66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	69f9      	ldr	r1, [r7, #28]
 8004e6a:	6a3a      	ldr	r2, [r7, #32]
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e5      	bne.n	8004e44 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2220      	movs	r2, #32
 8004e84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e010      	b.n	8004ebe <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	69da      	ldr	r2, [r3, #28]
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	79fb      	ldrb	r3, [r7, #7]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	f43f af46 	beq.w	8004d48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3770      	adds	r7, #112	; 0x70
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b0a3      	sub	sp, #140	; 0x8c
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	88fa      	ldrh	r2, [r7, #6]
 8004ee0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efa:	d10e      	bne.n	8004f1a <UART_Start_Receive_IT+0x52>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d105      	bne.n	8004f10 <UART_Start_Receive_IT+0x48>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004f0a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f0e:	e02d      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	22ff      	movs	r2, #255	; 0xff
 8004f14:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f18:	e028      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10d      	bne.n	8004f3e <UART_Start_Receive_IT+0x76>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d104      	bne.n	8004f34 <UART_Start_Receive_IT+0x6c>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	22ff      	movs	r2, #255	; 0xff
 8004f2e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f32:	e01b      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	227f      	movs	r2, #127	; 0x7f
 8004f38:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f3c:	e016      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f46:	d10d      	bne.n	8004f64 <UART_Start_Receive_IT+0x9c>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d104      	bne.n	8004f5a <UART_Start_Receive_IT+0x92>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	227f      	movs	r2, #127	; 0x7f
 8004f54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f58:	e008      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	223f      	movs	r2, #63	; 0x3f
 8004f5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004f62:	e003      	b.n	8004f6c <UART_Start_Receive_IT+0xa4>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2222      	movs	r2, #34	; 0x22
 8004f78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3308      	adds	r3, #8
 8004f82:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f86:	e853 3f00 	ldrex	r3, [r3]
 8004f8a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8004f8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	3308      	adds	r3, #8
 8004f9c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004fa0:	673a      	str	r2, [r7, #112]	; 0x70
 8004fa2:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004fa6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004fa8:	e841 2300 	strex	r3, r2, [r1]
 8004fac:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8004fae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1e3      	bne.n	8004f7c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fbc:	d153      	bne.n	8005066 <UART_Start_Receive_IT+0x19e>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004fc4:	88fa      	ldrh	r2, [r7, #6]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d34d      	bcc.n	8005066 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd2:	d107      	bne.n	8004fe4 <UART_Start_Receive_IT+0x11c>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d103      	bne.n	8004fe4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	4a4b      	ldr	r2, [pc, #300]	; (800510c <UART_Start_Receive_IT+0x244>)
 8004fe0:	671a      	str	r2, [r3, #112]	; 0x70
 8004fe2:	e002      	b.n	8004fea <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4a4a      	ldr	r2, [pc, #296]	; (8005110 <UART_Start_Receive_IT+0x248>)
 8004fe8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d01a      	beq.n	8005030 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005002:	e853 3f00 	ldrex	r3, [r3]
 8005006:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800500a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800500e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800501c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800501e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005020:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005022:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005024:	e841 2300 	strex	r3, r2, [r1]
 8005028:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800502a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1e4      	bne.n	8004ffa <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	3308      	adds	r3, #8
 8005036:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800503a:	e853 3f00 	ldrex	r3, [r3]
 800503e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005046:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3308      	adds	r3, #8
 800504e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005050:	64ba      	str	r2, [r7, #72]	; 0x48
 8005052:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005054:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005056:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005058:	e841 2300 	strex	r3, r2, [r1]
 800505c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800505e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e5      	bne.n	8005030 <UART_Start_Receive_IT+0x168>
 8005064:	e04a      	b.n	80050fc <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800506e:	d107      	bne.n	8005080 <UART_Start_Receive_IT+0x1b8>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d103      	bne.n	8005080 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4a26      	ldr	r2, [pc, #152]	; (8005114 <UART_Start_Receive_IT+0x24c>)
 800507c:	671a      	str	r2, [r3, #112]	; 0x70
 800507e:	e002      	b.n	8005086 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4a25      	ldr	r2, [pc, #148]	; (8005118 <UART_Start_Receive_IT+0x250>)
 8005084:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d019      	beq.n	80050ca <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509e:	e853 3f00 	ldrex	r3, [r3]
 80050a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80050aa:	677b      	str	r3, [r7, #116]	; 0x74
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	461a      	mov	r2, r3
 80050b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050b4:	637b      	str	r3, [r7, #52]	; 0x34
 80050b6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050bc:	e841 2300 	strex	r3, r2, [r1]
 80050c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80050c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e6      	bne.n	8005096 <UART_Start_Receive_IT+0x1ce>
 80050c8:	e018      	b.n	80050fc <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	e853 3f00 	ldrex	r3, [r3]
 80050d6:	613b      	str	r3, [r7, #16]
   return(result);
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f043 0320 	orr.w	r3, r3, #32
 80050de:	67bb      	str	r3, [r7, #120]	; 0x78
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050e8:	623b      	str	r3, [r7, #32]
 80050ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ec:	69f9      	ldr	r1, [r7, #28]
 80050ee:	6a3a      	ldr	r2, [r7, #32]
 80050f0:	e841 2300 	strex	r3, r2, [r1]
 80050f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1e6      	bne.n	80050ca <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	378c      	adds	r7, #140	; 0x8c
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	08005825 	.word	0x08005825
 8005110:	0800552d 	.word	0x0800552d
 8005114:	080053cb 	.word	0x080053cb
 8005118:	0800526b 	.word	0x0800526b

0800511c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800511c:	b480      	push	{r7}
 800511e:	b095      	sub	sp, #84	; 0x54
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005138:	64fb      	str	r3, [r7, #76]	; 0x4c
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	461a      	mov	r2, r3
 8005140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005142:	643b      	str	r3, [r7, #64]	; 0x40
 8005144:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005146:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005148:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800514a:	e841 2300 	strex	r3, r2, [r1]
 800514e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1e6      	bne.n	8005124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3308      	adds	r3, #8
 800515c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	e853 3f00 	ldrex	r3, [r3]
 8005164:	61fb      	str	r3, [r7, #28]
   return(result);
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	64bb      	str	r3, [r7, #72]	; 0x48
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3308      	adds	r3, #8
 8005178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800517a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800517c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800517e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005182:	e841 2300 	strex	r3, r2, [r1]
 8005186:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1e3      	bne.n	8005156 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005192:	2b01      	cmp	r3, #1
 8005194:	d118      	bne.n	80051c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	e853 3f00 	ldrex	r3, [r3]
 80051a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f023 0310 	bic.w	r3, r3, #16
 80051aa:	647b      	str	r3, [r7, #68]	; 0x44
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	461a      	mov	r2, r3
 80051b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051b4:	61bb      	str	r3, [r7, #24]
 80051b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b8:	6979      	ldr	r1, [r7, #20]
 80051ba:	69ba      	ldr	r2, [r7, #24]
 80051bc:	e841 2300 	strex	r3, r2, [r1]
 80051c0:	613b      	str	r3, [r7, #16]
   return(result);
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e6      	bne.n	8005196 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	671a      	str	r2, [r3, #112]	; 0x70
}
 80051dc:	bf00      	nop
 80051de:	3754      	adds	r7, #84	; 0x54
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7ff f996 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800520c:	bf00      	nop
 800520e:	3710      	adds	r7, #16
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b088      	sub	sp, #32
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	e853 3f00 	ldrex	r3, [r3]
 8005228:	60bb      	str	r3, [r7, #8]
   return(result);
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005230:	61fb      	str	r3, [r7, #28]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	61bb      	str	r3, [r7, #24]
 800523c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523e:	6979      	ldr	r1, [r7, #20]
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	e841 2300 	strex	r3, r2, [r1]
 8005246:	613b      	str	r3, [r7, #16]
   return(result);
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1e6      	bne.n	800521c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2220      	movs	r2, #32
 8005252:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff f961 	bl	8004524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005262:	bf00      	nop
 8005264:	3720      	adds	r7, #32
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b096      	sub	sp, #88	; 0x58
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005278:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005282:	2b22      	cmp	r3, #34	; 0x22
 8005284:	f040 8095 	bne.w	80053b2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005292:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005296:	b2d9      	uxtb	r1, r3
 8005298:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800529c:	b2da      	uxtb	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052a2:	400a      	ands	r2, r1
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d178      	bne.n	80053c2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d8:	e853 3f00 	ldrex	r3, [r3]
 80052dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052e4:	653b      	str	r3, [r7, #80]	; 0x50
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052ee:	647b      	str	r3, [r7, #68]	; 0x44
 80052f0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052f6:	e841 2300 	strex	r3, r2, [r1]
 80052fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1e6      	bne.n	80052d0 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3308      	adds	r3, #8
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	623b      	str	r3, [r7, #32]
   return(result);
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	f023 0301 	bic.w	r3, r3, #1
 8005318:	64fb      	str	r3, [r7, #76]	; 0x4c
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	3308      	adds	r3, #8
 8005320:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005322:	633a      	str	r2, [r7, #48]	; 0x30
 8005324:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005326:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800532a:	e841 2300 	strex	r3, r2, [r1]
 800532e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1e5      	bne.n	8005302 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2220      	movs	r2, #32
 800533a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d12e      	bne.n	80053aa <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0310 	bic.w	r3, r3, #16
 8005366:	64bb      	str	r3, [r7, #72]	; 0x48
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	461a      	mov	r2, r3
 800536e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	69b9      	ldr	r1, [r7, #24]
 8005376:	69fa      	ldr	r2, [r7, #28]
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	617b      	str	r3, [r7, #20]
   return(result);
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e6      	bne.n	8005352 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	2b10      	cmp	r3, #16
 8005390:	d103      	bne.n	800539a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2210      	movs	r2, #16
 8005398:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7ff f8d2 	bl	800454c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053a8:	e00b      	b.n	80053c2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fb fcbe 	bl	8000d2c <HAL_UART_RxCpltCallback>
}
 80053b0:	e007      	b.n	80053c2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	699a      	ldr	r2, [r3, #24]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0208 	orr.w	r2, r2, #8
 80053c0:	619a      	str	r2, [r3, #24]
}
 80053c2:	bf00      	nop
 80053c4:	3758      	adds	r7, #88	; 0x58
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b096      	sub	sp, #88	; 0x58
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80053d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e2:	2b22      	cmp	r3, #34	; 0x22
 80053e4:	f040 8095 	bne.w	8005512 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ee:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f6:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80053f8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80053fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005400:	4013      	ands	r3, r2
 8005402:	b29a      	uxth	r2, r3
 8005404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005406:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	1c9a      	adds	r2, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b01      	subs	r3, #1
 800541c:	b29a      	uxth	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800542a:	b29b      	uxth	r3, r3
 800542c:	2b00      	cmp	r3, #0
 800542e:	d178      	bne.n	8005522 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005438:	e853 3f00 	ldrex	r3, [r3]
 800543c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800543e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005440:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005444:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	461a      	mov	r2, r3
 800544c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800544e:	643b      	str	r3, [r7, #64]	; 0x40
 8005450:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005452:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005454:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005456:	e841 2300 	strex	r3, r2, [r1]
 800545a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800545c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1e6      	bne.n	8005430 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3308      	adds	r3, #8
 8005468:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	e853 3f00 	ldrex	r3, [r3]
 8005470:	61fb      	str	r3, [r7, #28]
   return(result);
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f023 0301 	bic.w	r3, r3, #1
 8005478:	64bb      	str	r3, [r7, #72]	; 0x48
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3308      	adds	r3, #8
 8005480:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005482:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005484:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005486:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005488:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800548a:	e841 2300 	strex	r3, r2, [r1]
 800548e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1e5      	bne.n	8005462 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2220      	movs	r2, #32
 800549a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d12e      	bne.n	800550a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	60bb      	str	r3, [r7, #8]
   return(result);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f023 0310 	bic.w	r3, r3, #16
 80054c6:	647b      	str	r3, [r7, #68]	; 0x44
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	461a      	mov	r2, r3
 80054ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	6979      	ldr	r1, [r7, #20]
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	613b      	str	r3, [r7, #16]
   return(result);
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e6      	bne.n	80054b2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	f003 0310 	and.w	r3, r3, #16
 80054ee:	2b10      	cmp	r3, #16
 80054f0:	d103      	bne.n	80054fa <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2210      	movs	r2, #16
 80054f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005500:	4619      	mov	r1, r3
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff f822 	bl	800454c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005508:	e00b      	b.n	8005522 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fb fc0e 	bl	8000d2c <HAL_UART_RxCpltCallback>
}
 8005510:	e007      	b.n	8005522 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	699a      	ldr	r2, [r3, #24]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0208 	orr.w	r2, r2, #8
 8005520:	619a      	str	r2, [r3, #24]
}
 8005522:	bf00      	nop
 8005524:	3758      	adds	r7, #88	; 0x58
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b0a6      	sub	sp, #152	; 0x98
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800553a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005562:	2b22      	cmp	r3, #34	; 0x22
 8005564:	f040 814f 	bne.w	8005806 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800556e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005572:	e0f6      	b.n	8005762 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800557e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8005582:	b2d9      	uxtb	r1, r3
 8005584:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8005588:	b2da      	uxtb	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558e:	400a      	ands	r2, r1
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80055ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d053      	beq.n	800566e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80055c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d011      	beq.n	80055f6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80055d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2201      	movs	r2, #1
 80055e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055ec:	f043 0201 	orr.w	r2, r3, #1
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d011      	beq.n	8005626 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005602:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2202      	movs	r2, #2
 8005614:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800561c:	f043 0204 	orr.w	r2, r3, #4
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005626:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800562a:	f003 0304 	and.w	r3, r3, #4
 800562e:	2b00      	cmp	r3, #0
 8005630:	d011      	beq.n	8005656 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005632:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00b      	beq.n	8005656 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2204      	movs	r2, #4
 8005644:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800564c:	f043 0202 	orr.w	r2, r3, #2
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800565c:	2b00      	cmp	r3, #0
 800565e:	d006      	beq.n	800566e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7fe ff69 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005674:	b29b      	uxth	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d173      	bne.n	8005762 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8005688:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800568a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800568e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800569c:	66bb      	str	r3, [r7, #104]	; 0x68
 800569e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80056a2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056a4:	e841 2300 	strex	r3, r2, [r1]
 80056a8:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80056aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1e4      	bne.n	800567a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	3308      	adds	r3, #8
 80056b6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ba:	e853 3f00 	ldrex	r3, [r3]
 80056be:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80056c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056c6:	f023 0301 	bic.w	r3, r3, #1
 80056ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3308      	adds	r3, #8
 80056d2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80056d4:	657a      	str	r2, [r7, #84]	; 0x54
 80056d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80056da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80056dc:	e841 2300 	strex	r3, r2, [r1]
 80056e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80056e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1e3      	bne.n	80056b0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d12e      	bne.n	800575c <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005714:	f023 0310 	bic.w	r3, r3, #16
 8005718:	67bb      	str	r3, [r7, #120]	; 0x78
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005722:	643b      	str	r3, [r7, #64]	; 0x40
 8005724:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005728:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e6      	bne.n	8005704 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b10      	cmp	r3, #16
 8005742:	d103      	bne.n	800574c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2210      	movs	r2, #16
 800574a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005752:	4619      	mov	r1, r3
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7fe fef9 	bl	800454c <HAL_UARTEx_RxEventCallback>
 800575a:	e002      	b.n	8005762 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f7fb fae5 	bl	8000d2c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005762:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005766:	2b00      	cmp	r3, #0
 8005768:	d006      	beq.n	8005778 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800576a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800576e:	f003 0320 	and.w	r3, r3, #32
 8005772:	2b00      	cmp	r3, #0
 8005774:	f47f aefe 	bne.w	8005574 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800577e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005782:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8005786:	2b00      	cmp	r3, #0
 8005788:	d045      	beq.n	8005816 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005790:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005794:	429a      	cmp	r2, r3
 8005796:	d23e      	bcs.n	8005816 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3308      	adds	r3, #8
 800579e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	e853 3f00 	ldrex	r3, [r3]
 80057a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057ae:	673b      	str	r3, [r7, #112]	; 0x70
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3308      	adds	r3, #8
 80057b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80057b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1e5      	bne.n	8005798 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a14      	ldr	r2, [pc, #80]	; (8005820 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80057d0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	e853 3f00 	ldrex	r3, [r3]
 80057de:	60bb      	str	r3, [r7, #8]
   return(result);
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	f043 0320 	orr.w	r3, r3, #32
 80057e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	461a      	mov	r2, r3
 80057ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	6979      	ldr	r1, [r7, #20]
 80057f6:	69ba      	ldr	r2, [r7, #24]
 80057f8:	e841 2300 	strex	r3, r2, [r1]
 80057fc:	613b      	str	r3, [r7, #16]
   return(result);
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1e6      	bne.n	80057d2 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005804:	e007      	b.n	8005816 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	699a      	ldr	r2, [r3, #24]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0208 	orr.w	r2, r2, #8
 8005814:	619a      	str	r2, [r3, #24]
}
 8005816:	bf00      	nop
 8005818:	3798      	adds	r7, #152	; 0x98
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	0800526b 	.word	0x0800526b

08005824 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b0a8      	sub	sp, #160	; 0xa0
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005832:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69db      	ldr	r3, [r3, #28]
 800583c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585a:	2b22      	cmp	r3, #34	; 0x22
 800585c:	f040 8153 	bne.w	8005b06 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005866:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800586a:	e0fa      	b.n	8005a62 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800587e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8005882:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005886:	4013      	ands	r3, r2
 8005888:	b29a      	uxth	r2, r3
 800588a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800588e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005894:	1c9a      	adds	r2, r3, #2
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80058b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d053      	beq.n	800596a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80058c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d011      	beq.n	80058f2 <UART_RxISR_16BIT_FIFOEN+0xce>
 80058ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00b      	beq.n	80058f2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2201      	movs	r2, #1
 80058e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e8:	f043 0201 	orr.w	r2, r3, #1
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d011      	beq.n	8005922 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80058fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2202      	movs	r2, #2
 8005910:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005918:	f043 0204 	orr.w	r2, r3, #4
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005922:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b00      	cmp	r3, #0
 800592c:	d011      	beq.n	8005952 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800592e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00b      	beq.n	8005952 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2204      	movs	r2, #4
 8005940:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005948:	f043 0202 	orr.w	r2, r3, #2
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005958:	2b00      	cmp	r3, #0
 800595a:	d006      	beq.n	800596a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7fe fdeb 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005970:	b29b      	uxth	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d175      	bne.n	8005a62 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800597e:	e853 3f00 	ldrex	r3, [r3]
 8005982:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005984:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005986:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800598a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	461a      	mov	r2, r3
 8005994:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005998:	66fb      	str	r3, [r7, #108]	; 0x6c
 800599a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800599e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80059a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e4      	bne.n	8005976 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3308      	adds	r3, #8
 80059b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059b6:	e853 3f00 	ldrex	r3, [r3]
 80059ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80059bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059c2:	f023 0301 	bic.w	r3, r3, #1
 80059c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3308      	adds	r3, #8
 80059d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80059d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80059d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80059da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80059e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e1      	bne.n	80059ac <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d12e      	bne.n	8005a5c <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0c:	e853 3f00 	ldrex	r3, [r3]
 8005a10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a14:	f023 0310 	bic.w	r3, r3, #16
 8005a18:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005a22:	647b      	str	r3, [r7, #68]	; 0x44
 8005a24:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1e6      	bne.n	8005a04 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	f003 0310 	and.w	r3, r3, #16
 8005a40:	2b10      	cmp	r3, #16
 8005a42:	d103      	bne.n	8005a4c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2210      	movs	r2, #16
 8005a4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005a52:	4619      	mov	r1, r3
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7fe fd79 	bl	800454c <HAL_UARTEx_RxEventCallback>
 8005a5a:	e002      	b.n	8005a62 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7fb f965 	bl	8000d2c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005a62:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d006      	beq.n	8005a78 <UART_RxISR_16BIT_FIFOEN+0x254>
 8005a6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005a6e:	f003 0320 	and.w	r3, r3, #32
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f47f aefa 	bne.w	800586c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005a7e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005a82:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d045      	beq.n	8005b16 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005a90:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d23e      	bcs.n	8005b16 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	3308      	adds	r3, #8
 8005a9e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	e853 3f00 	ldrex	r3, [r3]
 8005aa6:	623b      	str	r3, [r7, #32]
   return(result);
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aae:	677b      	str	r3, [r7, #116]	; 0x74
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3308      	adds	r3, #8
 8005ab6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005ab8:	633a      	str	r2, [r7, #48]	; 0x30
 8005aba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005abe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ac0:	e841 2300 	strex	r3, r2, [r1]
 8005ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e5      	bne.n	8005a98 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a14      	ldr	r2, [pc, #80]	; (8005b20 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8005ad0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f043 0320 	orr.w	r3, r3, #32
 8005ae6:	673b      	str	r3, [r7, #112]	; 0x70
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	461a      	mov	r2, r3
 8005aee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005af0:	61fb      	str	r3, [r7, #28]
 8005af2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	69b9      	ldr	r1, [r7, #24]
 8005af6:	69fa      	ldr	r2, [r7, #28]
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	617b      	str	r3, [r7, #20]
   return(result);
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e6      	bne.n	8005ad2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b04:	e007      	b.n	8005b16 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699a      	ldr	r2, [r3, #24]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f042 0208 	orr.w	r2, r2, #8
 8005b14:	619a      	str	r2, [r3, #24]
}
 8005b16:	bf00      	nop
 8005b18:	37a0      	adds	r7, #160	; 0xa0
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	080053cb 	.word	0x080053cb

08005b24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d101      	bne.n	8005b76 <HAL_UARTEx_DisableFifoMode+0x16>
 8005b72:	2302      	movs	r3, #2
 8005b74:	e027      	b.n	8005bc6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2224      	movs	r2, #36	; 0x24
 8005b82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0201 	bic.w	r2, r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ba4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
 8005bda:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d101      	bne.n	8005bea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005be6:	2302      	movs	r3, #2
 8005be8:	e02d      	b.n	8005c46 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2224      	movs	r2, #36	; 0x24
 8005bf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0201 	bic.w	r2, r2, #1
 8005c10:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	683a      	ldr	r2, [r7, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f850 	bl	8005ccc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b084      	sub	sp, #16
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c62:	2302      	movs	r3, #2
 8005c64:	e02d      	b.n	8005cc2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2224      	movs	r2, #36	; 0x24
 8005c72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0201 	bic.w	r2, r2, #1
 8005c8c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	683a      	ldr	r2, [r7, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f812 	bl	8005ccc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
	...

08005ccc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d108      	bne.n	8005cee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005cec:	e031      	b.n	8005d52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005cee:	2308      	movs	r3, #8
 8005cf0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005cf2:	2308      	movs	r3, #8
 8005cf4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	0e5b      	lsrs	r3, r3, #25
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	0f5b      	lsrs	r3, r3, #29
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d16:	7bbb      	ldrb	r3, [r7, #14]
 8005d18:	7b3a      	ldrb	r2, [r7, #12]
 8005d1a:	4911      	ldr	r1, [pc, #68]	; (8005d60 <UARTEx_SetNbDataToProcess+0x94>)
 8005d1c:	5c8a      	ldrb	r2, [r1, r2]
 8005d1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d22:	7b3a      	ldrb	r2, [r7, #12]
 8005d24:	490f      	ldr	r1, [pc, #60]	; (8005d64 <UARTEx_SetNbDataToProcess+0x98>)
 8005d26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d28:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d34:	7bfb      	ldrb	r3, [r7, #15]
 8005d36:	7b7a      	ldrb	r2, [r7, #13]
 8005d38:	4909      	ldr	r1, [pc, #36]	; (8005d60 <UARTEx_SetNbDataToProcess+0x94>)
 8005d3a:	5c8a      	ldrb	r2, [r1, r2]
 8005d3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d40:	7b7a      	ldrb	r2, [r7, #13]
 8005d42:	4908      	ldr	r1, [pc, #32]	; (8005d64 <UARTEx_SetNbDataToProcess+0x98>)
 8005d44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d46:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005d52:	bf00      	nop
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	080073ec 	.word	0x080073ec
 8005d64:	080073f4 	.word	0x080073f4

08005d68 <atoi>:
 8005d68:	220a      	movs	r2, #10
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	f000 b930 	b.w	8005fd0 <strtol>

08005d70 <__errno>:
 8005d70:	4b01      	ldr	r3, [pc, #4]	; (8005d78 <__errno+0x8>)
 8005d72:	6818      	ldr	r0, [r3, #0]
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000168 	.word	0x20000168

08005d7c <__libc_init_array>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	4d0d      	ldr	r5, [pc, #52]	; (8005db4 <__libc_init_array+0x38>)
 8005d80:	4c0d      	ldr	r4, [pc, #52]	; (8005db8 <__libc_init_array+0x3c>)
 8005d82:	1b64      	subs	r4, r4, r5
 8005d84:	10a4      	asrs	r4, r4, #2
 8005d86:	2600      	movs	r6, #0
 8005d88:	42a6      	cmp	r6, r4
 8005d8a:	d109      	bne.n	8005da0 <__libc_init_array+0x24>
 8005d8c:	4d0b      	ldr	r5, [pc, #44]	; (8005dbc <__libc_init_array+0x40>)
 8005d8e:	4c0c      	ldr	r4, [pc, #48]	; (8005dc0 <__libc_init_array+0x44>)
 8005d90:	f001 fade 	bl	8007350 <_init>
 8005d94:	1b64      	subs	r4, r4, r5
 8005d96:	10a4      	asrs	r4, r4, #2
 8005d98:	2600      	movs	r6, #0
 8005d9a:	42a6      	cmp	r6, r4
 8005d9c:	d105      	bne.n	8005daa <__libc_init_array+0x2e>
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da4:	4798      	blx	r3
 8005da6:	3601      	adds	r6, #1
 8005da8:	e7ee      	b.n	8005d88 <__libc_init_array+0xc>
 8005daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dae:	4798      	blx	r3
 8005db0:	3601      	adds	r6, #1
 8005db2:	e7f2      	b.n	8005d9a <__libc_init_array+0x1e>
 8005db4:	0800764c 	.word	0x0800764c
 8005db8:	0800764c 	.word	0x0800764c
 8005dbc:	0800764c 	.word	0x0800764c
 8005dc0:	08007650 	.word	0x08007650

08005dc4 <memset>:
 8005dc4:	4402      	add	r2, r0
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d100      	bne.n	8005dce <memset+0xa>
 8005dcc:	4770      	bx	lr
 8005dce:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd2:	e7f9      	b.n	8005dc8 <memset+0x4>

08005dd4 <siprintf>:
 8005dd4:	b40e      	push	{r1, r2, r3}
 8005dd6:	b500      	push	{lr}
 8005dd8:	b09c      	sub	sp, #112	; 0x70
 8005dda:	ab1d      	add	r3, sp, #116	; 0x74
 8005ddc:	9002      	str	r0, [sp, #8]
 8005dde:	9006      	str	r0, [sp, #24]
 8005de0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005de4:	4809      	ldr	r0, [pc, #36]	; (8005e0c <siprintf+0x38>)
 8005de6:	9107      	str	r1, [sp, #28]
 8005de8:	9104      	str	r1, [sp, #16]
 8005dea:	4909      	ldr	r1, [pc, #36]	; (8005e10 <siprintf+0x3c>)
 8005dec:	f853 2b04 	ldr.w	r2, [r3], #4
 8005df0:	9105      	str	r1, [sp, #20]
 8005df2:	6800      	ldr	r0, [r0, #0]
 8005df4:	9301      	str	r3, [sp, #4]
 8005df6:	a902      	add	r1, sp, #8
 8005df8:	f000 fa68 	bl	80062cc <_svfiprintf_r>
 8005dfc:	9b02      	ldr	r3, [sp, #8]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	701a      	strb	r2, [r3, #0]
 8005e02:	b01c      	add	sp, #112	; 0x70
 8005e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e08:	b003      	add	sp, #12
 8005e0a:	4770      	bx	lr
 8005e0c:	20000168 	.word	0x20000168
 8005e10:	ffff0208 	.word	0xffff0208

08005e14 <strtok>:
 8005e14:	4b16      	ldr	r3, [pc, #88]	; (8005e70 <strtok+0x5c>)
 8005e16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e18:	681e      	ldr	r6, [r3, #0]
 8005e1a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8005e1c:	4605      	mov	r5, r0
 8005e1e:	b9fc      	cbnz	r4, 8005e60 <strtok+0x4c>
 8005e20:	2050      	movs	r0, #80	; 0x50
 8005e22:	9101      	str	r1, [sp, #4]
 8005e24:	f000 f90e 	bl	8006044 <malloc>
 8005e28:	9901      	ldr	r1, [sp, #4]
 8005e2a:	65b0      	str	r0, [r6, #88]	; 0x58
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	b920      	cbnz	r0, 8005e3a <strtok+0x26>
 8005e30:	4b10      	ldr	r3, [pc, #64]	; (8005e74 <strtok+0x60>)
 8005e32:	4811      	ldr	r0, [pc, #68]	; (8005e78 <strtok+0x64>)
 8005e34:	2157      	movs	r1, #87	; 0x57
 8005e36:	f000 f8d5 	bl	8005fe4 <__assert_func>
 8005e3a:	e9c0 4400 	strd	r4, r4, [r0]
 8005e3e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005e42:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005e46:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005e4a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005e4e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005e52:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005e56:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005e5a:	6184      	str	r4, [r0, #24]
 8005e5c:	7704      	strb	r4, [r0, #28]
 8005e5e:	6244      	str	r4, [r0, #36]	; 0x24
 8005e60:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8005e62:	2301      	movs	r3, #1
 8005e64:	4628      	mov	r0, r5
 8005e66:	b002      	add	sp, #8
 8005e68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005e6c:	f000 b806 	b.w	8005e7c <__strtok_r>
 8005e70:	20000168 	.word	0x20000168
 8005e74:	08007400 	.word	0x08007400
 8005e78:	08007417 	.word	0x08007417

08005e7c <__strtok_r>:
 8005e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e7e:	b908      	cbnz	r0, 8005e84 <__strtok_r+0x8>
 8005e80:	6810      	ldr	r0, [r2, #0]
 8005e82:	b188      	cbz	r0, 8005ea8 <__strtok_r+0x2c>
 8005e84:	4604      	mov	r4, r0
 8005e86:	4620      	mov	r0, r4
 8005e88:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005e8c:	460f      	mov	r7, r1
 8005e8e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005e92:	b91e      	cbnz	r6, 8005e9c <__strtok_r+0x20>
 8005e94:	b965      	cbnz	r5, 8005eb0 <__strtok_r+0x34>
 8005e96:	6015      	str	r5, [r2, #0]
 8005e98:	4628      	mov	r0, r5
 8005e9a:	e005      	b.n	8005ea8 <__strtok_r+0x2c>
 8005e9c:	42b5      	cmp	r5, r6
 8005e9e:	d1f6      	bne.n	8005e8e <__strtok_r+0x12>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1f0      	bne.n	8005e86 <__strtok_r+0xa>
 8005ea4:	6014      	str	r4, [r2, #0]
 8005ea6:	7003      	strb	r3, [r0, #0]
 8005ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eaa:	461c      	mov	r4, r3
 8005eac:	e00c      	b.n	8005ec8 <__strtok_r+0x4c>
 8005eae:	b915      	cbnz	r5, 8005eb6 <__strtok_r+0x3a>
 8005eb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005eb4:	460e      	mov	r6, r1
 8005eb6:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005eba:	42ab      	cmp	r3, r5
 8005ebc:	d1f7      	bne.n	8005eae <__strtok_r+0x32>
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0f3      	beq.n	8005eaa <__strtok_r+0x2e>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005ec8:	6014      	str	r4, [r2, #0]
 8005eca:	e7ed      	b.n	8005ea8 <__strtok_r+0x2c>

08005ecc <_strtol_l.constprop.0>:
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed2:	d001      	beq.n	8005ed8 <_strtol_l.constprop.0+0xc>
 8005ed4:	2b24      	cmp	r3, #36	; 0x24
 8005ed6:	d906      	bls.n	8005ee6 <_strtol_l.constprop.0+0x1a>
 8005ed8:	f7ff ff4a 	bl	8005d70 <__errno>
 8005edc:	2316      	movs	r3, #22
 8005ede:	6003      	str	r3, [r0, #0]
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005fcc <_strtol_l.constprop.0+0x100>
 8005eea:	460d      	mov	r5, r1
 8005eec:	462e      	mov	r6, r5
 8005eee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ef2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005ef6:	f017 0708 	ands.w	r7, r7, #8
 8005efa:	d1f7      	bne.n	8005eec <_strtol_l.constprop.0+0x20>
 8005efc:	2c2d      	cmp	r4, #45	; 0x2d
 8005efe:	d132      	bne.n	8005f66 <_strtol_l.constprop.0+0x9a>
 8005f00:	782c      	ldrb	r4, [r5, #0]
 8005f02:	2701      	movs	r7, #1
 8005f04:	1cb5      	adds	r5, r6, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d05b      	beq.n	8005fc2 <_strtol_l.constprop.0+0xf6>
 8005f0a:	2b10      	cmp	r3, #16
 8005f0c:	d109      	bne.n	8005f22 <_strtol_l.constprop.0+0x56>
 8005f0e:	2c30      	cmp	r4, #48	; 0x30
 8005f10:	d107      	bne.n	8005f22 <_strtol_l.constprop.0+0x56>
 8005f12:	782c      	ldrb	r4, [r5, #0]
 8005f14:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005f18:	2c58      	cmp	r4, #88	; 0x58
 8005f1a:	d14d      	bne.n	8005fb8 <_strtol_l.constprop.0+0xec>
 8005f1c:	786c      	ldrb	r4, [r5, #1]
 8005f1e:	2310      	movs	r3, #16
 8005f20:	3502      	adds	r5, #2
 8005f22:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005f26:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f2a:	f04f 0c00 	mov.w	ip, #0
 8005f2e:	fbb8 f9f3 	udiv	r9, r8, r3
 8005f32:	4666      	mov	r6, ip
 8005f34:	fb03 8a19 	mls	sl, r3, r9, r8
 8005f38:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005f3c:	f1be 0f09 	cmp.w	lr, #9
 8005f40:	d816      	bhi.n	8005f70 <_strtol_l.constprop.0+0xa4>
 8005f42:	4674      	mov	r4, lr
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	dd24      	ble.n	8005f92 <_strtol_l.constprop.0+0xc6>
 8005f48:	f1bc 0f00 	cmp.w	ip, #0
 8005f4c:	db1e      	blt.n	8005f8c <_strtol_l.constprop.0+0xc0>
 8005f4e:	45b1      	cmp	r9, r6
 8005f50:	d31c      	bcc.n	8005f8c <_strtol_l.constprop.0+0xc0>
 8005f52:	d101      	bne.n	8005f58 <_strtol_l.constprop.0+0x8c>
 8005f54:	45a2      	cmp	sl, r4
 8005f56:	db19      	blt.n	8005f8c <_strtol_l.constprop.0+0xc0>
 8005f58:	fb06 4603 	mla	r6, r6, r3, r4
 8005f5c:	f04f 0c01 	mov.w	ip, #1
 8005f60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f64:	e7e8      	b.n	8005f38 <_strtol_l.constprop.0+0x6c>
 8005f66:	2c2b      	cmp	r4, #43	; 0x2b
 8005f68:	bf04      	itt	eq
 8005f6a:	782c      	ldrbeq	r4, [r5, #0]
 8005f6c:	1cb5      	addeq	r5, r6, #2
 8005f6e:	e7ca      	b.n	8005f06 <_strtol_l.constprop.0+0x3a>
 8005f70:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005f74:	f1be 0f19 	cmp.w	lr, #25
 8005f78:	d801      	bhi.n	8005f7e <_strtol_l.constprop.0+0xb2>
 8005f7a:	3c37      	subs	r4, #55	; 0x37
 8005f7c:	e7e2      	b.n	8005f44 <_strtol_l.constprop.0+0x78>
 8005f7e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005f82:	f1be 0f19 	cmp.w	lr, #25
 8005f86:	d804      	bhi.n	8005f92 <_strtol_l.constprop.0+0xc6>
 8005f88:	3c57      	subs	r4, #87	; 0x57
 8005f8a:	e7db      	b.n	8005f44 <_strtol_l.constprop.0+0x78>
 8005f8c:	f04f 3cff 	mov.w	ip, #4294967295
 8005f90:	e7e6      	b.n	8005f60 <_strtol_l.constprop.0+0x94>
 8005f92:	f1bc 0f00 	cmp.w	ip, #0
 8005f96:	da05      	bge.n	8005fa4 <_strtol_l.constprop.0+0xd8>
 8005f98:	2322      	movs	r3, #34	; 0x22
 8005f9a:	6003      	str	r3, [r0, #0]
 8005f9c:	4646      	mov	r6, r8
 8005f9e:	b942      	cbnz	r2, 8005fb2 <_strtol_l.constprop.0+0xe6>
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	e79e      	b.n	8005ee2 <_strtol_l.constprop.0+0x16>
 8005fa4:	b107      	cbz	r7, 8005fa8 <_strtol_l.constprop.0+0xdc>
 8005fa6:	4276      	negs	r6, r6
 8005fa8:	2a00      	cmp	r2, #0
 8005faa:	d0f9      	beq.n	8005fa0 <_strtol_l.constprop.0+0xd4>
 8005fac:	f1bc 0f00 	cmp.w	ip, #0
 8005fb0:	d000      	beq.n	8005fb4 <_strtol_l.constprop.0+0xe8>
 8005fb2:	1e69      	subs	r1, r5, #1
 8005fb4:	6011      	str	r1, [r2, #0]
 8005fb6:	e7f3      	b.n	8005fa0 <_strtol_l.constprop.0+0xd4>
 8005fb8:	2430      	movs	r4, #48	; 0x30
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1b1      	bne.n	8005f22 <_strtol_l.constprop.0+0x56>
 8005fbe:	2308      	movs	r3, #8
 8005fc0:	e7af      	b.n	8005f22 <_strtol_l.constprop.0+0x56>
 8005fc2:	2c30      	cmp	r4, #48	; 0x30
 8005fc4:	d0a5      	beq.n	8005f12 <_strtol_l.constprop.0+0x46>
 8005fc6:	230a      	movs	r3, #10
 8005fc8:	e7ab      	b.n	8005f22 <_strtol_l.constprop.0+0x56>
 8005fca:	bf00      	nop
 8005fcc:	080074b1 	.word	0x080074b1

08005fd0 <strtol>:
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	460a      	mov	r2, r1
 8005fd4:	4601      	mov	r1, r0
 8005fd6:	4802      	ldr	r0, [pc, #8]	; (8005fe0 <strtol+0x10>)
 8005fd8:	6800      	ldr	r0, [r0, #0]
 8005fda:	f7ff bf77 	b.w	8005ecc <_strtol_l.constprop.0>
 8005fde:	bf00      	nop
 8005fe0:	20000168 	.word	0x20000168

08005fe4 <__assert_func>:
 8005fe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fe6:	4614      	mov	r4, r2
 8005fe8:	461a      	mov	r2, r3
 8005fea:	4b09      	ldr	r3, [pc, #36]	; (8006010 <__assert_func+0x2c>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4605      	mov	r5, r0
 8005ff0:	68d8      	ldr	r0, [r3, #12]
 8005ff2:	b14c      	cbz	r4, 8006008 <__assert_func+0x24>
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <__assert_func+0x30>)
 8005ff6:	9100      	str	r1, [sp, #0]
 8005ff8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005ffc:	4906      	ldr	r1, [pc, #24]	; (8006018 <__assert_func+0x34>)
 8005ffe:	462b      	mov	r3, r5
 8006000:	f000 f80e 	bl	8006020 <fiprintf>
 8006004:	f000 fe20 	bl	8006c48 <abort>
 8006008:	4b04      	ldr	r3, [pc, #16]	; (800601c <__assert_func+0x38>)
 800600a:	461c      	mov	r4, r3
 800600c:	e7f3      	b.n	8005ff6 <__assert_func+0x12>
 800600e:	bf00      	nop
 8006010:	20000168 	.word	0x20000168
 8006014:	08007474 	.word	0x08007474
 8006018:	08007481 	.word	0x08007481
 800601c:	080074af 	.word	0x080074af

08006020 <fiprintf>:
 8006020:	b40e      	push	{r1, r2, r3}
 8006022:	b503      	push	{r0, r1, lr}
 8006024:	4601      	mov	r1, r0
 8006026:	ab03      	add	r3, sp, #12
 8006028:	4805      	ldr	r0, [pc, #20]	; (8006040 <fiprintf+0x20>)
 800602a:	f853 2b04 	ldr.w	r2, [r3], #4
 800602e:	6800      	ldr	r0, [r0, #0]
 8006030:	9301      	str	r3, [sp, #4]
 8006032:	f000 fa75 	bl	8006520 <_vfiprintf_r>
 8006036:	b002      	add	sp, #8
 8006038:	f85d eb04 	ldr.w	lr, [sp], #4
 800603c:	b003      	add	sp, #12
 800603e:	4770      	bx	lr
 8006040:	20000168 	.word	0x20000168

08006044 <malloc>:
 8006044:	4b02      	ldr	r3, [pc, #8]	; (8006050 <malloc+0xc>)
 8006046:	4601      	mov	r1, r0
 8006048:	6818      	ldr	r0, [r3, #0]
 800604a:	f000 b86f 	b.w	800612c <_malloc_r>
 800604e:	bf00      	nop
 8006050:	20000168 	.word	0x20000168

08006054 <_free_r>:
 8006054:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006056:	2900      	cmp	r1, #0
 8006058:	d044      	beq.n	80060e4 <_free_r+0x90>
 800605a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800605e:	9001      	str	r0, [sp, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	f1a1 0404 	sub.w	r4, r1, #4
 8006066:	bfb8      	it	lt
 8006068:	18e4      	addlt	r4, r4, r3
 800606a:	f001 f83d 	bl	80070e8 <__malloc_lock>
 800606e:	4a1e      	ldr	r2, [pc, #120]	; (80060e8 <_free_r+0x94>)
 8006070:	9801      	ldr	r0, [sp, #4]
 8006072:	6813      	ldr	r3, [r2, #0]
 8006074:	b933      	cbnz	r3, 8006084 <_free_r+0x30>
 8006076:	6063      	str	r3, [r4, #4]
 8006078:	6014      	str	r4, [r2, #0]
 800607a:	b003      	add	sp, #12
 800607c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006080:	f001 b838 	b.w	80070f4 <__malloc_unlock>
 8006084:	42a3      	cmp	r3, r4
 8006086:	d908      	bls.n	800609a <_free_r+0x46>
 8006088:	6825      	ldr	r5, [r4, #0]
 800608a:	1961      	adds	r1, r4, r5
 800608c:	428b      	cmp	r3, r1
 800608e:	bf01      	itttt	eq
 8006090:	6819      	ldreq	r1, [r3, #0]
 8006092:	685b      	ldreq	r3, [r3, #4]
 8006094:	1949      	addeq	r1, r1, r5
 8006096:	6021      	streq	r1, [r4, #0]
 8006098:	e7ed      	b.n	8006076 <_free_r+0x22>
 800609a:	461a      	mov	r2, r3
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	b10b      	cbz	r3, 80060a4 <_free_r+0x50>
 80060a0:	42a3      	cmp	r3, r4
 80060a2:	d9fa      	bls.n	800609a <_free_r+0x46>
 80060a4:	6811      	ldr	r1, [r2, #0]
 80060a6:	1855      	adds	r5, r2, r1
 80060a8:	42a5      	cmp	r5, r4
 80060aa:	d10b      	bne.n	80060c4 <_free_r+0x70>
 80060ac:	6824      	ldr	r4, [r4, #0]
 80060ae:	4421      	add	r1, r4
 80060b0:	1854      	adds	r4, r2, r1
 80060b2:	42a3      	cmp	r3, r4
 80060b4:	6011      	str	r1, [r2, #0]
 80060b6:	d1e0      	bne.n	800607a <_free_r+0x26>
 80060b8:	681c      	ldr	r4, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	6053      	str	r3, [r2, #4]
 80060be:	4421      	add	r1, r4
 80060c0:	6011      	str	r1, [r2, #0]
 80060c2:	e7da      	b.n	800607a <_free_r+0x26>
 80060c4:	d902      	bls.n	80060cc <_free_r+0x78>
 80060c6:	230c      	movs	r3, #12
 80060c8:	6003      	str	r3, [r0, #0]
 80060ca:	e7d6      	b.n	800607a <_free_r+0x26>
 80060cc:	6825      	ldr	r5, [r4, #0]
 80060ce:	1961      	adds	r1, r4, r5
 80060d0:	428b      	cmp	r3, r1
 80060d2:	bf04      	itt	eq
 80060d4:	6819      	ldreq	r1, [r3, #0]
 80060d6:	685b      	ldreq	r3, [r3, #4]
 80060d8:	6063      	str	r3, [r4, #4]
 80060da:	bf04      	itt	eq
 80060dc:	1949      	addeq	r1, r1, r5
 80060de:	6021      	streq	r1, [r4, #0]
 80060e0:	6054      	str	r4, [r2, #4]
 80060e2:	e7ca      	b.n	800607a <_free_r+0x26>
 80060e4:	b003      	add	sp, #12
 80060e6:	bd30      	pop	{r4, r5, pc}
 80060e8:	20000360 	.word	0x20000360

080060ec <sbrk_aligned>:
 80060ec:	b570      	push	{r4, r5, r6, lr}
 80060ee:	4e0e      	ldr	r6, [pc, #56]	; (8006128 <sbrk_aligned+0x3c>)
 80060f0:	460c      	mov	r4, r1
 80060f2:	6831      	ldr	r1, [r6, #0]
 80060f4:	4605      	mov	r5, r0
 80060f6:	b911      	cbnz	r1, 80060fe <sbrk_aligned+0x12>
 80060f8:	f000 fcd6 	bl	8006aa8 <_sbrk_r>
 80060fc:	6030      	str	r0, [r6, #0]
 80060fe:	4621      	mov	r1, r4
 8006100:	4628      	mov	r0, r5
 8006102:	f000 fcd1 	bl	8006aa8 <_sbrk_r>
 8006106:	1c43      	adds	r3, r0, #1
 8006108:	d00a      	beq.n	8006120 <sbrk_aligned+0x34>
 800610a:	1cc4      	adds	r4, r0, #3
 800610c:	f024 0403 	bic.w	r4, r4, #3
 8006110:	42a0      	cmp	r0, r4
 8006112:	d007      	beq.n	8006124 <sbrk_aligned+0x38>
 8006114:	1a21      	subs	r1, r4, r0
 8006116:	4628      	mov	r0, r5
 8006118:	f000 fcc6 	bl	8006aa8 <_sbrk_r>
 800611c:	3001      	adds	r0, #1
 800611e:	d101      	bne.n	8006124 <sbrk_aligned+0x38>
 8006120:	f04f 34ff 	mov.w	r4, #4294967295
 8006124:	4620      	mov	r0, r4
 8006126:	bd70      	pop	{r4, r5, r6, pc}
 8006128:	20000364 	.word	0x20000364

0800612c <_malloc_r>:
 800612c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006130:	1ccd      	adds	r5, r1, #3
 8006132:	f025 0503 	bic.w	r5, r5, #3
 8006136:	3508      	adds	r5, #8
 8006138:	2d0c      	cmp	r5, #12
 800613a:	bf38      	it	cc
 800613c:	250c      	movcc	r5, #12
 800613e:	2d00      	cmp	r5, #0
 8006140:	4607      	mov	r7, r0
 8006142:	db01      	blt.n	8006148 <_malloc_r+0x1c>
 8006144:	42a9      	cmp	r1, r5
 8006146:	d905      	bls.n	8006154 <_malloc_r+0x28>
 8006148:	230c      	movs	r3, #12
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	2600      	movs	r6, #0
 800614e:	4630      	mov	r0, r6
 8006150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006154:	4e2e      	ldr	r6, [pc, #184]	; (8006210 <_malloc_r+0xe4>)
 8006156:	f000 ffc7 	bl	80070e8 <__malloc_lock>
 800615a:	6833      	ldr	r3, [r6, #0]
 800615c:	461c      	mov	r4, r3
 800615e:	bb34      	cbnz	r4, 80061ae <_malloc_r+0x82>
 8006160:	4629      	mov	r1, r5
 8006162:	4638      	mov	r0, r7
 8006164:	f7ff ffc2 	bl	80060ec <sbrk_aligned>
 8006168:	1c43      	adds	r3, r0, #1
 800616a:	4604      	mov	r4, r0
 800616c:	d14d      	bne.n	800620a <_malloc_r+0xde>
 800616e:	6834      	ldr	r4, [r6, #0]
 8006170:	4626      	mov	r6, r4
 8006172:	2e00      	cmp	r6, #0
 8006174:	d140      	bne.n	80061f8 <_malloc_r+0xcc>
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	4631      	mov	r1, r6
 800617a:	4638      	mov	r0, r7
 800617c:	eb04 0803 	add.w	r8, r4, r3
 8006180:	f000 fc92 	bl	8006aa8 <_sbrk_r>
 8006184:	4580      	cmp	r8, r0
 8006186:	d13a      	bne.n	80061fe <_malloc_r+0xd2>
 8006188:	6821      	ldr	r1, [r4, #0]
 800618a:	3503      	adds	r5, #3
 800618c:	1a6d      	subs	r5, r5, r1
 800618e:	f025 0503 	bic.w	r5, r5, #3
 8006192:	3508      	adds	r5, #8
 8006194:	2d0c      	cmp	r5, #12
 8006196:	bf38      	it	cc
 8006198:	250c      	movcc	r5, #12
 800619a:	4629      	mov	r1, r5
 800619c:	4638      	mov	r0, r7
 800619e:	f7ff ffa5 	bl	80060ec <sbrk_aligned>
 80061a2:	3001      	adds	r0, #1
 80061a4:	d02b      	beq.n	80061fe <_malloc_r+0xd2>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	442b      	add	r3, r5
 80061aa:	6023      	str	r3, [r4, #0]
 80061ac:	e00e      	b.n	80061cc <_malloc_r+0xa0>
 80061ae:	6822      	ldr	r2, [r4, #0]
 80061b0:	1b52      	subs	r2, r2, r5
 80061b2:	d41e      	bmi.n	80061f2 <_malloc_r+0xc6>
 80061b4:	2a0b      	cmp	r2, #11
 80061b6:	d916      	bls.n	80061e6 <_malloc_r+0xba>
 80061b8:	1961      	adds	r1, r4, r5
 80061ba:	42a3      	cmp	r3, r4
 80061bc:	6025      	str	r5, [r4, #0]
 80061be:	bf18      	it	ne
 80061c0:	6059      	strne	r1, [r3, #4]
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	bf08      	it	eq
 80061c6:	6031      	streq	r1, [r6, #0]
 80061c8:	5162      	str	r2, [r4, r5]
 80061ca:	604b      	str	r3, [r1, #4]
 80061cc:	4638      	mov	r0, r7
 80061ce:	f104 060b 	add.w	r6, r4, #11
 80061d2:	f000 ff8f 	bl	80070f4 <__malloc_unlock>
 80061d6:	f026 0607 	bic.w	r6, r6, #7
 80061da:	1d23      	adds	r3, r4, #4
 80061dc:	1af2      	subs	r2, r6, r3
 80061de:	d0b6      	beq.n	800614e <_malloc_r+0x22>
 80061e0:	1b9b      	subs	r3, r3, r6
 80061e2:	50a3      	str	r3, [r4, r2]
 80061e4:	e7b3      	b.n	800614e <_malloc_r+0x22>
 80061e6:	6862      	ldr	r2, [r4, #4]
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	bf0c      	ite	eq
 80061ec:	6032      	streq	r2, [r6, #0]
 80061ee:	605a      	strne	r2, [r3, #4]
 80061f0:	e7ec      	b.n	80061cc <_malloc_r+0xa0>
 80061f2:	4623      	mov	r3, r4
 80061f4:	6864      	ldr	r4, [r4, #4]
 80061f6:	e7b2      	b.n	800615e <_malloc_r+0x32>
 80061f8:	4634      	mov	r4, r6
 80061fa:	6876      	ldr	r6, [r6, #4]
 80061fc:	e7b9      	b.n	8006172 <_malloc_r+0x46>
 80061fe:	230c      	movs	r3, #12
 8006200:	603b      	str	r3, [r7, #0]
 8006202:	4638      	mov	r0, r7
 8006204:	f000 ff76 	bl	80070f4 <__malloc_unlock>
 8006208:	e7a1      	b.n	800614e <_malloc_r+0x22>
 800620a:	6025      	str	r5, [r4, #0]
 800620c:	e7de      	b.n	80061cc <_malloc_r+0xa0>
 800620e:	bf00      	nop
 8006210:	20000360 	.word	0x20000360

08006214 <__ssputs_r>:
 8006214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006218:	688e      	ldr	r6, [r1, #8]
 800621a:	429e      	cmp	r6, r3
 800621c:	4682      	mov	sl, r0
 800621e:	460c      	mov	r4, r1
 8006220:	4690      	mov	r8, r2
 8006222:	461f      	mov	r7, r3
 8006224:	d838      	bhi.n	8006298 <__ssputs_r+0x84>
 8006226:	898a      	ldrh	r2, [r1, #12]
 8006228:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800622c:	d032      	beq.n	8006294 <__ssputs_r+0x80>
 800622e:	6825      	ldr	r5, [r4, #0]
 8006230:	6909      	ldr	r1, [r1, #16]
 8006232:	eba5 0901 	sub.w	r9, r5, r1
 8006236:	6965      	ldr	r5, [r4, #20]
 8006238:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800623c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006240:	3301      	adds	r3, #1
 8006242:	444b      	add	r3, r9
 8006244:	106d      	asrs	r5, r5, #1
 8006246:	429d      	cmp	r5, r3
 8006248:	bf38      	it	cc
 800624a:	461d      	movcc	r5, r3
 800624c:	0553      	lsls	r3, r2, #21
 800624e:	d531      	bpl.n	80062b4 <__ssputs_r+0xa0>
 8006250:	4629      	mov	r1, r5
 8006252:	f7ff ff6b 	bl	800612c <_malloc_r>
 8006256:	4606      	mov	r6, r0
 8006258:	b950      	cbnz	r0, 8006270 <__ssputs_r+0x5c>
 800625a:	230c      	movs	r3, #12
 800625c:	f8ca 3000 	str.w	r3, [sl]
 8006260:	89a3      	ldrh	r3, [r4, #12]
 8006262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006266:	81a3      	strh	r3, [r4, #12]
 8006268:	f04f 30ff 	mov.w	r0, #4294967295
 800626c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006270:	6921      	ldr	r1, [r4, #16]
 8006272:	464a      	mov	r2, r9
 8006274:	f000 ff10 	bl	8007098 <memcpy>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800627e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	6126      	str	r6, [r4, #16]
 8006286:	6165      	str	r5, [r4, #20]
 8006288:	444e      	add	r6, r9
 800628a:	eba5 0509 	sub.w	r5, r5, r9
 800628e:	6026      	str	r6, [r4, #0]
 8006290:	60a5      	str	r5, [r4, #8]
 8006292:	463e      	mov	r6, r7
 8006294:	42be      	cmp	r6, r7
 8006296:	d900      	bls.n	800629a <__ssputs_r+0x86>
 8006298:	463e      	mov	r6, r7
 800629a:	6820      	ldr	r0, [r4, #0]
 800629c:	4632      	mov	r2, r6
 800629e:	4641      	mov	r1, r8
 80062a0:	f000 ff08 	bl	80070b4 <memmove>
 80062a4:	68a3      	ldr	r3, [r4, #8]
 80062a6:	1b9b      	subs	r3, r3, r6
 80062a8:	60a3      	str	r3, [r4, #8]
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	4433      	add	r3, r6
 80062ae:	6023      	str	r3, [r4, #0]
 80062b0:	2000      	movs	r0, #0
 80062b2:	e7db      	b.n	800626c <__ssputs_r+0x58>
 80062b4:	462a      	mov	r2, r5
 80062b6:	f000 ff23 	bl	8007100 <_realloc_r>
 80062ba:	4606      	mov	r6, r0
 80062bc:	2800      	cmp	r0, #0
 80062be:	d1e1      	bne.n	8006284 <__ssputs_r+0x70>
 80062c0:	6921      	ldr	r1, [r4, #16]
 80062c2:	4650      	mov	r0, sl
 80062c4:	f7ff fec6 	bl	8006054 <_free_r>
 80062c8:	e7c7      	b.n	800625a <__ssputs_r+0x46>
	...

080062cc <_svfiprintf_r>:
 80062cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d0:	4698      	mov	r8, r3
 80062d2:	898b      	ldrh	r3, [r1, #12]
 80062d4:	061b      	lsls	r3, r3, #24
 80062d6:	b09d      	sub	sp, #116	; 0x74
 80062d8:	4607      	mov	r7, r0
 80062da:	460d      	mov	r5, r1
 80062dc:	4614      	mov	r4, r2
 80062de:	d50e      	bpl.n	80062fe <_svfiprintf_r+0x32>
 80062e0:	690b      	ldr	r3, [r1, #16]
 80062e2:	b963      	cbnz	r3, 80062fe <_svfiprintf_r+0x32>
 80062e4:	2140      	movs	r1, #64	; 0x40
 80062e6:	f7ff ff21 	bl	800612c <_malloc_r>
 80062ea:	6028      	str	r0, [r5, #0]
 80062ec:	6128      	str	r0, [r5, #16]
 80062ee:	b920      	cbnz	r0, 80062fa <_svfiprintf_r+0x2e>
 80062f0:	230c      	movs	r3, #12
 80062f2:	603b      	str	r3, [r7, #0]
 80062f4:	f04f 30ff 	mov.w	r0, #4294967295
 80062f8:	e0d1      	b.n	800649e <_svfiprintf_r+0x1d2>
 80062fa:	2340      	movs	r3, #64	; 0x40
 80062fc:	616b      	str	r3, [r5, #20]
 80062fe:	2300      	movs	r3, #0
 8006300:	9309      	str	r3, [sp, #36]	; 0x24
 8006302:	2320      	movs	r3, #32
 8006304:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006308:	f8cd 800c 	str.w	r8, [sp, #12]
 800630c:	2330      	movs	r3, #48	; 0x30
 800630e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80064b8 <_svfiprintf_r+0x1ec>
 8006312:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006316:	f04f 0901 	mov.w	r9, #1
 800631a:	4623      	mov	r3, r4
 800631c:	469a      	mov	sl, r3
 800631e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006322:	b10a      	cbz	r2, 8006328 <_svfiprintf_r+0x5c>
 8006324:	2a25      	cmp	r2, #37	; 0x25
 8006326:	d1f9      	bne.n	800631c <_svfiprintf_r+0x50>
 8006328:	ebba 0b04 	subs.w	fp, sl, r4
 800632c:	d00b      	beq.n	8006346 <_svfiprintf_r+0x7a>
 800632e:	465b      	mov	r3, fp
 8006330:	4622      	mov	r2, r4
 8006332:	4629      	mov	r1, r5
 8006334:	4638      	mov	r0, r7
 8006336:	f7ff ff6d 	bl	8006214 <__ssputs_r>
 800633a:	3001      	adds	r0, #1
 800633c:	f000 80aa 	beq.w	8006494 <_svfiprintf_r+0x1c8>
 8006340:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006342:	445a      	add	r2, fp
 8006344:	9209      	str	r2, [sp, #36]	; 0x24
 8006346:	f89a 3000 	ldrb.w	r3, [sl]
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 80a2 	beq.w	8006494 <_svfiprintf_r+0x1c8>
 8006350:	2300      	movs	r3, #0
 8006352:	f04f 32ff 	mov.w	r2, #4294967295
 8006356:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800635a:	f10a 0a01 	add.w	sl, sl, #1
 800635e:	9304      	str	r3, [sp, #16]
 8006360:	9307      	str	r3, [sp, #28]
 8006362:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006366:	931a      	str	r3, [sp, #104]	; 0x68
 8006368:	4654      	mov	r4, sl
 800636a:	2205      	movs	r2, #5
 800636c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006370:	4851      	ldr	r0, [pc, #324]	; (80064b8 <_svfiprintf_r+0x1ec>)
 8006372:	f7f9 ff65 	bl	8000240 <memchr>
 8006376:	9a04      	ldr	r2, [sp, #16]
 8006378:	b9d8      	cbnz	r0, 80063b2 <_svfiprintf_r+0xe6>
 800637a:	06d0      	lsls	r0, r2, #27
 800637c:	bf44      	itt	mi
 800637e:	2320      	movmi	r3, #32
 8006380:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006384:	0711      	lsls	r1, r2, #28
 8006386:	bf44      	itt	mi
 8006388:	232b      	movmi	r3, #43	; 0x2b
 800638a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800638e:	f89a 3000 	ldrb.w	r3, [sl]
 8006392:	2b2a      	cmp	r3, #42	; 0x2a
 8006394:	d015      	beq.n	80063c2 <_svfiprintf_r+0xf6>
 8006396:	9a07      	ldr	r2, [sp, #28]
 8006398:	4654      	mov	r4, sl
 800639a:	2000      	movs	r0, #0
 800639c:	f04f 0c0a 	mov.w	ip, #10
 80063a0:	4621      	mov	r1, r4
 80063a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063a6:	3b30      	subs	r3, #48	; 0x30
 80063a8:	2b09      	cmp	r3, #9
 80063aa:	d94e      	bls.n	800644a <_svfiprintf_r+0x17e>
 80063ac:	b1b0      	cbz	r0, 80063dc <_svfiprintf_r+0x110>
 80063ae:	9207      	str	r2, [sp, #28]
 80063b0:	e014      	b.n	80063dc <_svfiprintf_r+0x110>
 80063b2:	eba0 0308 	sub.w	r3, r0, r8
 80063b6:	fa09 f303 	lsl.w	r3, r9, r3
 80063ba:	4313      	orrs	r3, r2
 80063bc:	9304      	str	r3, [sp, #16]
 80063be:	46a2      	mov	sl, r4
 80063c0:	e7d2      	b.n	8006368 <_svfiprintf_r+0x9c>
 80063c2:	9b03      	ldr	r3, [sp, #12]
 80063c4:	1d19      	adds	r1, r3, #4
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	9103      	str	r1, [sp, #12]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	bfbb      	ittet	lt
 80063ce:	425b      	neglt	r3, r3
 80063d0:	f042 0202 	orrlt.w	r2, r2, #2
 80063d4:	9307      	strge	r3, [sp, #28]
 80063d6:	9307      	strlt	r3, [sp, #28]
 80063d8:	bfb8      	it	lt
 80063da:	9204      	strlt	r2, [sp, #16]
 80063dc:	7823      	ldrb	r3, [r4, #0]
 80063de:	2b2e      	cmp	r3, #46	; 0x2e
 80063e0:	d10c      	bne.n	80063fc <_svfiprintf_r+0x130>
 80063e2:	7863      	ldrb	r3, [r4, #1]
 80063e4:	2b2a      	cmp	r3, #42	; 0x2a
 80063e6:	d135      	bne.n	8006454 <_svfiprintf_r+0x188>
 80063e8:	9b03      	ldr	r3, [sp, #12]
 80063ea:	1d1a      	adds	r2, r3, #4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	9203      	str	r2, [sp, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	bfb8      	it	lt
 80063f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80063f8:	3402      	adds	r4, #2
 80063fa:	9305      	str	r3, [sp, #20]
 80063fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80064c8 <_svfiprintf_r+0x1fc>
 8006400:	7821      	ldrb	r1, [r4, #0]
 8006402:	2203      	movs	r2, #3
 8006404:	4650      	mov	r0, sl
 8006406:	f7f9 ff1b 	bl	8000240 <memchr>
 800640a:	b140      	cbz	r0, 800641e <_svfiprintf_r+0x152>
 800640c:	2340      	movs	r3, #64	; 0x40
 800640e:	eba0 000a 	sub.w	r0, r0, sl
 8006412:	fa03 f000 	lsl.w	r0, r3, r0
 8006416:	9b04      	ldr	r3, [sp, #16]
 8006418:	4303      	orrs	r3, r0
 800641a:	3401      	adds	r4, #1
 800641c:	9304      	str	r3, [sp, #16]
 800641e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006422:	4826      	ldr	r0, [pc, #152]	; (80064bc <_svfiprintf_r+0x1f0>)
 8006424:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006428:	2206      	movs	r2, #6
 800642a:	f7f9 ff09 	bl	8000240 <memchr>
 800642e:	2800      	cmp	r0, #0
 8006430:	d038      	beq.n	80064a4 <_svfiprintf_r+0x1d8>
 8006432:	4b23      	ldr	r3, [pc, #140]	; (80064c0 <_svfiprintf_r+0x1f4>)
 8006434:	bb1b      	cbnz	r3, 800647e <_svfiprintf_r+0x1b2>
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	3307      	adds	r3, #7
 800643a:	f023 0307 	bic.w	r3, r3, #7
 800643e:	3308      	adds	r3, #8
 8006440:	9303      	str	r3, [sp, #12]
 8006442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006444:	4433      	add	r3, r6
 8006446:	9309      	str	r3, [sp, #36]	; 0x24
 8006448:	e767      	b.n	800631a <_svfiprintf_r+0x4e>
 800644a:	fb0c 3202 	mla	r2, ip, r2, r3
 800644e:	460c      	mov	r4, r1
 8006450:	2001      	movs	r0, #1
 8006452:	e7a5      	b.n	80063a0 <_svfiprintf_r+0xd4>
 8006454:	2300      	movs	r3, #0
 8006456:	3401      	adds	r4, #1
 8006458:	9305      	str	r3, [sp, #20]
 800645a:	4619      	mov	r1, r3
 800645c:	f04f 0c0a 	mov.w	ip, #10
 8006460:	4620      	mov	r0, r4
 8006462:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006466:	3a30      	subs	r2, #48	; 0x30
 8006468:	2a09      	cmp	r2, #9
 800646a:	d903      	bls.n	8006474 <_svfiprintf_r+0x1a8>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d0c5      	beq.n	80063fc <_svfiprintf_r+0x130>
 8006470:	9105      	str	r1, [sp, #20]
 8006472:	e7c3      	b.n	80063fc <_svfiprintf_r+0x130>
 8006474:	fb0c 2101 	mla	r1, ip, r1, r2
 8006478:	4604      	mov	r4, r0
 800647a:	2301      	movs	r3, #1
 800647c:	e7f0      	b.n	8006460 <_svfiprintf_r+0x194>
 800647e:	ab03      	add	r3, sp, #12
 8006480:	9300      	str	r3, [sp, #0]
 8006482:	462a      	mov	r2, r5
 8006484:	4b0f      	ldr	r3, [pc, #60]	; (80064c4 <_svfiprintf_r+0x1f8>)
 8006486:	a904      	add	r1, sp, #16
 8006488:	4638      	mov	r0, r7
 800648a:	f3af 8000 	nop.w
 800648e:	1c42      	adds	r2, r0, #1
 8006490:	4606      	mov	r6, r0
 8006492:	d1d6      	bne.n	8006442 <_svfiprintf_r+0x176>
 8006494:	89ab      	ldrh	r3, [r5, #12]
 8006496:	065b      	lsls	r3, r3, #25
 8006498:	f53f af2c 	bmi.w	80062f4 <_svfiprintf_r+0x28>
 800649c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800649e:	b01d      	add	sp, #116	; 0x74
 80064a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a4:	ab03      	add	r3, sp, #12
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	462a      	mov	r2, r5
 80064aa:	4b06      	ldr	r3, [pc, #24]	; (80064c4 <_svfiprintf_r+0x1f8>)
 80064ac:	a904      	add	r1, sp, #16
 80064ae:	4638      	mov	r0, r7
 80064b0:	f000 f9d4 	bl	800685c <_printf_i>
 80064b4:	e7eb      	b.n	800648e <_svfiprintf_r+0x1c2>
 80064b6:	bf00      	nop
 80064b8:	080075b1 	.word	0x080075b1
 80064bc:	080075bb 	.word	0x080075bb
 80064c0:	00000000 	.word	0x00000000
 80064c4:	08006215 	.word	0x08006215
 80064c8:	080075b7 	.word	0x080075b7

080064cc <__sfputc_r>:
 80064cc:	6893      	ldr	r3, [r2, #8]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	b410      	push	{r4}
 80064d4:	6093      	str	r3, [r2, #8]
 80064d6:	da08      	bge.n	80064ea <__sfputc_r+0x1e>
 80064d8:	6994      	ldr	r4, [r2, #24]
 80064da:	42a3      	cmp	r3, r4
 80064dc:	db01      	blt.n	80064e2 <__sfputc_r+0x16>
 80064de:	290a      	cmp	r1, #10
 80064e0:	d103      	bne.n	80064ea <__sfputc_r+0x1e>
 80064e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064e6:	f000 baef 	b.w	8006ac8 <__swbuf_r>
 80064ea:	6813      	ldr	r3, [r2, #0]
 80064ec:	1c58      	adds	r0, r3, #1
 80064ee:	6010      	str	r0, [r2, #0]
 80064f0:	7019      	strb	r1, [r3, #0]
 80064f2:	4608      	mov	r0, r1
 80064f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064f8:	4770      	bx	lr

080064fa <__sfputs_r>:
 80064fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064fc:	4606      	mov	r6, r0
 80064fe:	460f      	mov	r7, r1
 8006500:	4614      	mov	r4, r2
 8006502:	18d5      	adds	r5, r2, r3
 8006504:	42ac      	cmp	r4, r5
 8006506:	d101      	bne.n	800650c <__sfputs_r+0x12>
 8006508:	2000      	movs	r0, #0
 800650a:	e007      	b.n	800651c <__sfputs_r+0x22>
 800650c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006510:	463a      	mov	r2, r7
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ffda 	bl	80064cc <__sfputc_r>
 8006518:	1c43      	adds	r3, r0, #1
 800651a:	d1f3      	bne.n	8006504 <__sfputs_r+0xa>
 800651c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006520 <_vfiprintf_r>:
 8006520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006524:	460d      	mov	r5, r1
 8006526:	b09d      	sub	sp, #116	; 0x74
 8006528:	4614      	mov	r4, r2
 800652a:	4698      	mov	r8, r3
 800652c:	4606      	mov	r6, r0
 800652e:	b118      	cbz	r0, 8006538 <_vfiprintf_r+0x18>
 8006530:	6983      	ldr	r3, [r0, #24]
 8006532:	b90b      	cbnz	r3, 8006538 <_vfiprintf_r+0x18>
 8006534:	f000 fcaa 	bl	8006e8c <__sinit>
 8006538:	4b89      	ldr	r3, [pc, #548]	; (8006760 <_vfiprintf_r+0x240>)
 800653a:	429d      	cmp	r5, r3
 800653c:	d11b      	bne.n	8006576 <_vfiprintf_r+0x56>
 800653e:	6875      	ldr	r5, [r6, #4]
 8006540:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006542:	07d9      	lsls	r1, r3, #31
 8006544:	d405      	bmi.n	8006552 <_vfiprintf_r+0x32>
 8006546:	89ab      	ldrh	r3, [r5, #12]
 8006548:	059a      	lsls	r2, r3, #22
 800654a:	d402      	bmi.n	8006552 <_vfiprintf_r+0x32>
 800654c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800654e:	f000 fd3b 	bl	8006fc8 <__retarget_lock_acquire_recursive>
 8006552:	89ab      	ldrh	r3, [r5, #12]
 8006554:	071b      	lsls	r3, r3, #28
 8006556:	d501      	bpl.n	800655c <_vfiprintf_r+0x3c>
 8006558:	692b      	ldr	r3, [r5, #16]
 800655a:	b9eb      	cbnz	r3, 8006598 <_vfiprintf_r+0x78>
 800655c:	4629      	mov	r1, r5
 800655e:	4630      	mov	r0, r6
 8006560:	f000 fb04 	bl	8006b6c <__swsetup_r>
 8006564:	b1c0      	cbz	r0, 8006598 <_vfiprintf_r+0x78>
 8006566:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006568:	07dc      	lsls	r4, r3, #31
 800656a:	d50e      	bpl.n	800658a <_vfiprintf_r+0x6a>
 800656c:	f04f 30ff 	mov.w	r0, #4294967295
 8006570:	b01d      	add	sp, #116	; 0x74
 8006572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006576:	4b7b      	ldr	r3, [pc, #492]	; (8006764 <_vfiprintf_r+0x244>)
 8006578:	429d      	cmp	r5, r3
 800657a:	d101      	bne.n	8006580 <_vfiprintf_r+0x60>
 800657c:	68b5      	ldr	r5, [r6, #8]
 800657e:	e7df      	b.n	8006540 <_vfiprintf_r+0x20>
 8006580:	4b79      	ldr	r3, [pc, #484]	; (8006768 <_vfiprintf_r+0x248>)
 8006582:	429d      	cmp	r5, r3
 8006584:	bf08      	it	eq
 8006586:	68f5      	ldreq	r5, [r6, #12]
 8006588:	e7da      	b.n	8006540 <_vfiprintf_r+0x20>
 800658a:	89ab      	ldrh	r3, [r5, #12]
 800658c:	0598      	lsls	r0, r3, #22
 800658e:	d4ed      	bmi.n	800656c <_vfiprintf_r+0x4c>
 8006590:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006592:	f000 fd1a 	bl	8006fca <__retarget_lock_release_recursive>
 8006596:	e7e9      	b.n	800656c <_vfiprintf_r+0x4c>
 8006598:	2300      	movs	r3, #0
 800659a:	9309      	str	r3, [sp, #36]	; 0x24
 800659c:	2320      	movs	r3, #32
 800659e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065a6:	2330      	movs	r3, #48	; 0x30
 80065a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800676c <_vfiprintf_r+0x24c>
 80065ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065b0:	f04f 0901 	mov.w	r9, #1
 80065b4:	4623      	mov	r3, r4
 80065b6:	469a      	mov	sl, r3
 80065b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065bc:	b10a      	cbz	r2, 80065c2 <_vfiprintf_r+0xa2>
 80065be:	2a25      	cmp	r2, #37	; 0x25
 80065c0:	d1f9      	bne.n	80065b6 <_vfiprintf_r+0x96>
 80065c2:	ebba 0b04 	subs.w	fp, sl, r4
 80065c6:	d00b      	beq.n	80065e0 <_vfiprintf_r+0xc0>
 80065c8:	465b      	mov	r3, fp
 80065ca:	4622      	mov	r2, r4
 80065cc:	4629      	mov	r1, r5
 80065ce:	4630      	mov	r0, r6
 80065d0:	f7ff ff93 	bl	80064fa <__sfputs_r>
 80065d4:	3001      	adds	r0, #1
 80065d6:	f000 80aa 	beq.w	800672e <_vfiprintf_r+0x20e>
 80065da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065dc:	445a      	add	r2, fp
 80065de:	9209      	str	r2, [sp, #36]	; 0x24
 80065e0:	f89a 3000 	ldrb.w	r3, [sl]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 80a2 	beq.w	800672e <_vfiprintf_r+0x20e>
 80065ea:	2300      	movs	r3, #0
 80065ec:	f04f 32ff 	mov.w	r2, #4294967295
 80065f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065f4:	f10a 0a01 	add.w	sl, sl, #1
 80065f8:	9304      	str	r3, [sp, #16]
 80065fa:	9307      	str	r3, [sp, #28]
 80065fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006600:	931a      	str	r3, [sp, #104]	; 0x68
 8006602:	4654      	mov	r4, sl
 8006604:	2205      	movs	r2, #5
 8006606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800660a:	4858      	ldr	r0, [pc, #352]	; (800676c <_vfiprintf_r+0x24c>)
 800660c:	f7f9 fe18 	bl	8000240 <memchr>
 8006610:	9a04      	ldr	r2, [sp, #16]
 8006612:	b9d8      	cbnz	r0, 800664c <_vfiprintf_r+0x12c>
 8006614:	06d1      	lsls	r1, r2, #27
 8006616:	bf44      	itt	mi
 8006618:	2320      	movmi	r3, #32
 800661a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800661e:	0713      	lsls	r3, r2, #28
 8006620:	bf44      	itt	mi
 8006622:	232b      	movmi	r3, #43	; 0x2b
 8006624:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006628:	f89a 3000 	ldrb.w	r3, [sl]
 800662c:	2b2a      	cmp	r3, #42	; 0x2a
 800662e:	d015      	beq.n	800665c <_vfiprintf_r+0x13c>
 8006630:	9a07      	ldr	r2, [sp, #28]
 8006632:	4654      	mov	r4, sl
 8006634:	2000      	movs	r0, #0
 8006636:	f04f 0c0a 	mov.w	ip, #10
 800663a:	4621      	mov	r1, r4
 800663c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006640:	3b30      	subs	r3, #48	; 0x30
 8006642:	2b09      	cmp	r3, #9
 8006644:	d94e      	bls.n	80066e4 <_vfiprintf_r+0x1c4>
 8006646:	b1b0      	cbz	r0, 8006676 <_vfiprintf_r+0x156>
 8006648:	9207      	str	r2, [sp, #28]
 800664a:	e014      	b.n	8006676 <_vfiprintf_r+0x156>
 800664c:	eba0 0308 	sub.w	r3, r0, r8
 8006650:	fa09 f303 	lsl.w	r3, r9, r3
 8006654:	4313      	orrs	r3, r2
 8006656:	9304      	str	r3, [sp, #16]
 8006658:	46a2      	mov	sl, r4
 800665a:	e7d2      	b.n	8006602 <_vfiprintf_r+0xe2>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	1d19      	adds	r1, r3, #4
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	9103      	str	r1, [sp, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	bfbb      	ittet	lt
 8006668:	425b      	neglt	r3, r3
 800666a:	f042 0202 	orrlt.w	r2, r2, #2
 800666e:	9307      	strge	r3, [sp, #28]
 8006670:	9307      	strlt	r3, [sp, #28]
 8006672:	bfb8      	it	lt
 8006674:	9204      	strlt	r2, [sp, #16]
 8006676:	7823      	ldrb	r3, [r4, #0]
 8006678:	2b2e      	cmp	r3, #46	; 0x2e
 800667a:	d10c      	bne.n	8006696 <_vfiprintf_r+0x176>
 800667c:	7863      	ldrb	r3, [r4, #1]
 800667e:	2b2a      	cmp	r3, #42	; 0x2a
 8006680:	d135      	bne.n	80066ee <_vfiprintf_r+0x1ce>
 8006682:	9b03      	ldr	r3, [sp, #12]
 8006684:	1d1a      	adds	r2, r3, #4
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	9203      	str	r2, [sp, #12]
 800668a:	2b00      	cmp	r3, #0
 800668c:	bfb8      	it	lt
 800668e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006692:	3402      	adds	r4, #2
 8006694:	9305      	str	r3, [sp, #20]
 8006696:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800677c <_vfiprintf_r+0x25c>
 800669a:	7821      	ldrb	r1, [r4, #0]
 800669c:	2203      	movs	r2, #3
 800669e:	4650      	mov	r0, sl
 80066a0:	f7f9 fdce 	bl	8000240 <memchr>
 80066a4:	b140      	cbz	r0, 80066b8 <_vfiprintf_r+0x198>
 80066a6:	2340      	movs	r3, #64	; 0x40
 80066a8:	eba0 000a 	sub.w	r0, r0, sl
 80066ac:	fa03 f000 	lsl.w	r0, r3, r0
 80066b0:	9b04      	ldr	r3, [sp, #16]
 80066b2:	4303      	orrs	r3, r0
 80066b4:	3401      	adds	r4, #1
 80066b6:	9304      	str	r3, [sp, #16]
 80066b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066bc:	482c      	ldr	r0, [pc, #176]	; (8006770 <_vfiprintf_r+0x250>)
 80066be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066c2:	2206      	movs	r2, #6
 80066c4:	f7f9 fdbc 	bl	8000240 <memchr>
 80066c8:	2800      	cmp	r0, #0
 80066ca:	d03f      	beq.n	800674c <_vfiprintf_r+0x22c>
 80066cc:	4b29      	ldr	r3, [pc, #164]	; (8006774 <_vfiprintf_r+0x254>)
 80066ce:	bb1b      	cbnz	r3, 8006718 <_vfiprintf_r+0x1f8>
 80066d0:	9b03      	ldr	r3, [sp, #12]
 80066d2:	3307      	adds	r3, #7
 80066d4:	f023 0307 	bic.w	r3, r3, #7
 80066d8:	3308      	adds	r3, #8
 80066da:	9303      	str	r3, [sp, #12]
 80066dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066de:	443b      	add	r3, r7
 80066e0:	9309      	str	r3, [sp, #36]	; 0x24
 80066e2:	e767      	b.n	80065b4 <_vfiprintf_r+0x94>
 80066e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80066e8:	460c      	mov	r4, r1
 80066ea:	2001      	movs	r0, #1
 80066ec:	e7a5      	b.n	800663a <_vfiprintf_r+0x11a>
 80066ee:	2300      	movs	r3, #0
 80066f0:	3401      	adds	r4, #1
 80066f2:	9305      	str	r3, [sp, #20]
 80066f4:	4619      	mov	r1, r3
 80066f6:	f04f 0c0a 	mov.w	ip, #10
 80066fa:	4620      	mov	r0, r4
 80066fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006700:	3a30      	subs	r2, #48	; 0x30
 8006702:	2a09      	cmp	r2, #9
 8006704:	d903      	bls.n	800670e <_vfiprintf_r+0x1ee>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0c5      	beq.n	8006696 <_vfiprintf_r+0x176>
 800670a:	9105      	str	r1, [sp, #20]
 800670c:	e7c3      	b.n	8006696 <_vfiprintf_r+0x176>
 800670e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006712:	4604      	mov	r4, r0
 8006714:	2301      	movs	r3, #1
 8006716:	e7f0      	b.n	80066fa <_vfiprintf_r+0x1da>
 8006718:	ab03      	add	r3, sp, #12
 800671a:	9300      	str	r3, [sp, #0]
 800671c:	462a      	mov	r2, r5
 800671e:	4b16      	ldr	r3, [pc, #88]	; (8006778 <_vfiprintf_r+0x258>)
 8006720:	a904      	add	r1, sp, #16
 8006722:	4630      	mov	r0, r6
 8006724:	f3af 8000 	nop.w
 8006728:	4607      	mov	r7, r0
 800672a:	1c78      	adds	r0, r7, #1
 800672c:	d1d6      	bne.n	80066dc <_vfiprintf_r+0x1bc>
 800672e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006730:	07d9      	lsls	r1, r3, #31
 8006732:	d405      	bmi.n	8006740 <_vfiprintf_r+0x220>
 8006734:	89ab      	ldrh	r3, [r5, #12]
 8006736:	059a      	lsls	r2, r3, #22
 8006738:	d402      	bmi.n	8006740 <_vfiprintf_r+0x220>
 800673a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800673c:	f000 fc45 	bl	8006fca <__retarget_lock_release_recursive>
 8006740:	89ab      	ldrh	r3, [r5, #12]
 8006742:	065b      	lsls	r3, r3, #25
 8006744:	f53f af12 	bmi.w	800656c <_vfiprintf_r+0x4c>
 8006748:	9809      	ldr	r0, [sp, #36]	; 0x24
 800674a:	e711      	b.n	8006570 <_vfiprintf_r+0x50>
 800674c:	ab03      	add	r3, sp, #12
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	462a      	mov	r2, r5
 8006752:	4b09      	ldr	r3, [pc, #36]	; (8006778 <_vfiprintf_r+0x258>)
 8006754:	a904      	add	r1, sp, #16
 8006756:	4630      	mov	r0, r6
 8006758:	f000 f880 	bl	800685c <_printf_i>
 800675c:	e7e4      	b.n	8006728 <_vfiprintf_r+0x208>
 800675e:	bf00      	nop
 8006760:	08007604 	.word	0x08007604
 8006764:	08007624 	.word	0x08007624
 8006768:	080075e4 	.word	0x080075e4
 800676c:	080075b1 	.word	0x080075b1
 8006770:	080075bb 	.word	0x080075bb
 8006774:	00000000 	.word	0x00000000
 8006778:	080064fb 	.word	0x080064fb
 800677c:	080075b7 	.word	0x080075b7

08006780 <_printf_common>:
 8006780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006784:	4616      	mov	r6, r2
 8006786:	4699      	mov	r9, r3
 8006788:	688a      	ldr	r2, [r1, #8]
 800678a:	690b      	ldr	r3, [r1, #16]
 800678c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006790:	4293      	cmp	r3, r2
 8006792:	bfb8      	it	lt
 8006794:	4613      	movlt	r3, r2
 8006796:	6033      	str	r3, [r6, #0]
 8006798:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800679c:	4607      	mov	r7, r0
 800679e:	460c      	mov	r4, r1
 80067a0:	b10a      	cbz	r2, 80067a6 <_printf_common+0x26>
 80067a2:	3301      	adds	r3, #1
 80067a4:	6033      	str	r3, [r6, #0]
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	0699      	lsls	r1, r3, #26
 80067aa:	bf42      	ittt	mi
 80067ac:	6833      	ldrmi	r3, [r6, #0]
 80067ae:	3302      	addmi	r3, #2
 80067b0:	6033      	strmi	r3, [r6, #0]
 80067b2:	6825      	ldr	r5, [r4, #0]
 80067b4:	f015 0506 	ands.w	r5, r5, #6
 80067b8:	d106      	bne.n	80067c8 <_printf_common+0x48>
 80067ba:	f104 0a19 	add.w	sl, r4, #25
 80067be:	68e3      	ldr	r3, [r4, #12]
 80067c0:	6832      	ldr	r2, [r6, #0]
 80067c2:	1a9b      	subs	r3, r3, r2
 80067c4:	42ab      	cmp	r3, r5
 80067c6:	dc26      	bgt.n	8006816 <_printf_common+0x96>
 80067c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067cc:	1e13      	subs	r3, r2, #0
 80067ce:	6822      	ldr	r2, [r4, #0]
 80067d0:	bf18      	it	ne
 80067d2:	2301      	movne	r3, #1
 80067d4:	0692      	lsls	r2, r2, #26
 80067d6:	d42b      	bmi.n	8006830 <_printf_common+0xb0>
 80067d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067dc:	4649      	mov	r1, r9
 80067de:	4638      	mov	r0, r7
 80067e0:	47c0      	blx	r8
 80067e2:	3001      	adds	r0, #1
 80067e4:	d01e      	beq.n	8006824 <_printf_common+0xa4>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	68e5      	ldr	r5, [r4, #12]
 80067ea:	6832      	ldr	r2, [r6, #0]
 80067ec:	f003 0306 	and.w	r3, r3, #6
 80067f0:	2b04      	cmp	r3, #4
 80067f2:	bf08      	it	eq
 80067f4:	1aad      	subeq	r5, r5, r2
 80067f6:	68a3      	ldr	r3, [r4, #8]
 80067f8:	6922      	ldr	r2, [r4, #16]
 80067fa:	bf0c      	ite	eq
 80067fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006800:	2500      	movne	r5, #0
 8006802:	4293      	cmp	r3, r2
 8006804:	bfc4      	itt	gt
 8006806:	1a9b      	subgt	r3, r3, r2
 8006808:	18ed      	addgt	r5, r5, r3
 800680a:	2600      	movs	r6, #0
 800680c:	341a      	adds	r4, #26
 800680e:	42b5      	cmp	r5, r6
 8006810:	d11a      	bne.n	8006848 <_printf_common+0xc8>
 8006812:	2000      	movs	r0, #0
 8006814:	e008      	b.n	8006828 <_printf_common+0xa8>
 8006816:	2301      	movs	r3, #1
 8006818:	4652      	mov	r2, sl
 800681a:	4649      	mov	r1, r9
 800681c:	4638      	mov	r0, r7
 800681e:	47c0      	blx	r8
 8006820:	3001      	adds	r0, #1
 8006822:	d103      	bne.n	800682c <_printf_common+0xac>
 8006824:	f04f 30ff 	mov.w	r0, #4294967295
 8006828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682c:	3501      	adds	r5, #1
 800682e:	e7c6      	b.n	80067be <_printf_common+0x3e>
 8006830:	18e1      	adds	r1, r4, r3
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	2030      	movs	r0, #48	; 0x30
 8006836:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800683a:	4422      	add	r2, r4
 800683c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006840:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006844:	3302      	adds	r3, #2
 8006846:	e7c7      	b.n	80067d8 <_printf_common+0x58>
 8006848:	2301      	movs	r3, #1
 800684a:	4622      	mov	r2, r4
 800684c:	4649      	mov	r1, r9
 800684e:	4638      	mov	r0, r7
 8006850:	47c0      	blx	r8
 8006852:	3001      	adds	r0, #1
 8006854:	d0e6      	beq.n	8006824 <_printf_common+0xa4>
 8006856:	3601      	adds	r6, #1
 8006858:	e7d9      	b.n	800680e <_printf_common+0x8e>
	...

0800685c <_printf_i>:
 800685c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006860:	7e0f      	ldrb	r7, [r1, #24]
 8006862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006864:	2f78      	cmp	r7, #120	; 0x78
 8006866:	4691      	mov	r9, r2
 8006868:	4680      	mov	r8, r0
 800686a:	460c      	mov	r4, r1
 800686c:	469a      	mov	sl, r3
 800686e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006872:	d807      	bhi.n	8006884 <_printf_i+0x28>
 8006874:	2f62      	cmp	r7, #98	; 0x62
 8006876:	d80a      	bhi.n	800688e <_printf_i+0x32>
 8006878:	2f00      	cmp	r7, #0
 800687a:	f000 80d8 	beq.w	8006a2e <_printf_i+0x1d2>
 800687e:	2f58      	cmp	r7, #88	; 0x58
 8006880:	f000 80a3 	beq.w	80069ca <_printf_i+0x16e>
 8006884:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006888:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800688c:	e03a      	b.n	8006904 <_printf_i+0xa8>
 800688e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006892:	2b15      	cmp	r3, #21
 8006894:	d8f6      	bhi.n	8006884 <_printf_i+0x28>
 8006896:	a101      	add	r1, pc, #4	; (adr r1, 800689c <_printf_i+0x40>)
 8006898:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800689c:	080068f5 	.word	0x080068f5
 80068a0:	08006909 	.word	0x08006909
 80068a4:	08006885 	.word	0x08006885
 80068a8:	08006885 	.word	0x08006885
 80068ac:	08006885 	.word	0x08006885
 80068b0:	08006885 	.word	0x08006885
 80068b4:	08006909 	.word	0x08006909
 80068b8:	08006885 	.word	0x08006885
 80068bc:	08006885 	.word	0x08006885
 80068c0:	08006885 	.word	0x08006885
 80068c4:	08006885 	.word	0x08006885
 80068c8:	08006a15 	.word	0x08006a15
 80068cc:	08006939 	.word	0x08006939
 80068d0:	080069f7 	.word	0x080069f7
 80068d4:	08006885 	.word	0x08006885
 80068d8:	08006885 	.word	0x08006885
 80068dc:	08006a37 	.word	0x08006a37
 80068e0:	08006885 	.word	0x08006885
 80068e4:	08006939 	.word	0x08006939
 80068e8:	08006885 	.word	0x08006885
 80068ec:	08006885 	.word	0x08006885
 80068f0:	080069ff 	.word	0x080069ff
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	1d1a      	adds	r2, r3, #4
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	602a      	str	r2, [r5, #0]
 80068fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006904:	2301      	movs	r3, #1
 8006906:	e0a3      	b.n	8006a50 <_printf_i+0x1f4>
 8006908:	6820      	ldr	r0, [r4, #0]
 800690a:	6829      	ldr	r1, [r5, #0]
 800690c:	0606      	lsls	r6, r0, #24
 800690e:	f101 0304 	add.w	r3, r1, #4
 8006912:	d50a      	bpl.n	800692a <_printf_i+0xce>
 8006914:	680e      	ldr	r6, [r1, #0]
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	2e00      	cmp	r6, #0
 800691a:	da03      	bge.n	8006924 <_printf_i+0xc8>
 800691c:	232d      	movs	r3, #45	; 0x2d
 800691e:	4276      	negs	r6, r6
 8006920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006924:	485e      	ldr	r0, [pc, #376]	; (8006aa0 <_printf_i+0x244>)
 8006926:	230a      	movs	r3, #10
 8006928:	e019      	b.n	800695e <_printf_i+0x102>
 800692a:	680e      	ldr	r6, [r1, #0]
 800692c:	602b      	str	r3, [r5, #0]
 800692e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006932:	bf18      	it	ne
 8006934:	b236      	sxthne	r6, r6
 8006936:	e7ef      	b.n	8006918 <_printf_i+0xbc>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	6820      	ldr	r0, [r4, #0]
 800693c:	1d19      	adds	r1, r3, #4
 800693e:	6029      	str	r1, [r5, #0]
 8006940:	0601      	lsls	r1, r0, #24
 8006942:	d501      	bpl.n	8006948 <_printf_i+0xec>
 8006944:	681e      	ldr	r6, [r3, #0]
 8006946:	e002      	b.n	800694e <_printf_i+0xf2>
 8006948:	0646      	lsls	r6, r0, #25
 800694a:	d5fb      	bpl.n	8006944 <_printf_i+0xe8>
 800694c:	881e      	ldrh	r6, [r3, #0]
 800694e:	4854      	ldr	r0, [pc, #336]	; (8006aa0 <_printf_i+0x244>)
 8006950:	2f6f      	cmp	r7, #111	; 0x6f
 8006952:	bf0c      	ite	eq
 8006954:	2308      	moveq	r3, #8
 8006956:	230a      	movne	r3, #10
 8006958:	2100      	movs	r1, #0
 800695a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800695e:	6865      	ldr	r5, [r4, #4]
 8006960:	60a5      	str	r5, [r4, #8]
 8006962:	2d00      	cmp	r5, #0
 8006964:	bfa2      	ittt	ge
 8006966:	6821      	ldrge	r1, [r4, #0]
 8006968:	f021 0104 	bicge.w	r1, r1, #4
 800696c:	6021      	strge	r1, [r4, #0]
 800696e:	b90e      	cbnz	r6, 8006974 <_printf_i+0x118>
 8006970:	2d00      	cmp	r5, #0
 8006972:	d04d      	beq.n	8006a10 <_printf_i+0x1b4>
 8006974:	4615      	mov	r5, r2
 8006976:	fbb6 f1f3 	udiv	r1, r6, r3
 800697a:	fb03 6711 	mls	r7, r3, r1, r6
 800697e:	5dc7      	ldrb	r7, [r0, r7]
 8006980:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006984:	4637      	mov	r7, r6
 8006986:	42bb      	cmp	r3, r7
 8006988:	460e      	mov	r6, r1
 800698a:	d9f4      	bls.n	8006976 <_printf_i+0x11a>
 800698c:	2b08      	cmp	r3, #8
 800698e:	d10b      	bne.n	80069a8 <_printf_i+0x14c>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	07de      	lsls	r6, r3, #31
 8006994:	d508      	bpl.n	80069a8 <_printf_i+0x14c>
 8006996:	6923      	ldr	r3, [r4, #16]
 8006998:	6861      	ldr	r1, [r4, #4]
 800699a:	4299      	cmp	r1, r3
 800699c:	bfde      	ittt	le
 800699e:	2330      	movle	r3, #48	; 0x30
 80069a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069a8:	1b52      	subs	r2, r2, r5
 80069aa:	6122      	str	r2, [r4, #16]
 80069ac:	f8cd a000 	str.w	sl, [sp]
 80069b0:	464b      	mov	r3, r9
 80069b2:	aa03      	add	r2, sp, #12
 80069b4:	4621      	mov	r1, r4
 80069b6:	4640      	mov	r0, r8
 80069b8:	f7ff fee2 	bl	8006780 <_printf_common>
 80069bc:	3001      	adds	r0, #1
 80069be:	d14c      	bne.n	8006a5a <_printf_i+0x1fe>
 80069c0:	f04f 30ff 	mov.w	r0, #4294967295
 80069c4:	b004      	add	sp, #16
 80069c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ca:	4835      	ldr	r0, [pc, #212]	; (8006aa0 <_printf_i+0x244>)
 80069cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069d0:	6829      	ldr	r1, [r5, #0]
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80069d8:	6029      	str	r1, [r5, #0]
 80069da:	061d      	lsls	r5, r3, #24
 80069dc:	d514      	bpl.n	8006a08 <_printf_i+0x1ac>
 80069de:	07df      	lsls	r7, r3, #31
 80069e0:	bf44      	itt	mi
 80069e2:	f043 0320 	orrmi.w	r3, r3, #32
 80069e6:	6023      	strmi	r3, [r4, #0]
 80069e8:	b91e      	cbnz	r6, 80069f2 <_printf_i+0x196>
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	f023 0320 	bic.w	r3, r3, #32
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	2310      	movs	r3, #16
 80069f4:	e7b0      	b.n	8006958 <_printf_i+0xfc>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	f043 0320 	orr.w	r3, r3, #32
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	2378      	movs	r3, #120	; 0x78
 8006a00:	4828      	ldr	r0, [pc, #160]	; (8006aa4 <_printf_i+0x248>)
 8006a02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a06:	e7e3      	b.n	80069d0 <_printf_i+0x174>
 8006a08:	0659      	lsls	r1, r3, #25
 8006a0a:	bf48      	it	mi
 8006a0c:	b2b6      	uxthmi	r6, r6
 8006a0e:	e7e6      	b.n	80069de <_printf_i+0x182>
 8006a10:	4615      	mov	r5, r2
 8006a12:	e7bb      	b.n	800698c <_printf_i+0x130>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	6826      	ldr	r6, [r4, #0]
 8006a18:	6961      	ldr	r1, [r4, #20]
 8006a1a:	1d18      	adds	r0, r3, #4
 8006a1c:	6028      	str	r0, [r5, #0]
 8006a1e:	0635      	lsls	r5, r6, #24
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	d501      	bpl.n	8006a28 <_printf_i+0x1cc>
 8006a24:	6019      	str	r1, [r3, #0]
 8006a26:	e002      	b.n	8006a2e <_printf_i+0x1d2>
 8006a28:	0670      	lsls	r0, r6, #25
 8006a2a:	d5fb      	bpl.n	8006a24 <_printf_i+0x1c8>
 8006a2c:	8019      	strh	r1, [r3, #0]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	6123      	str	r3, [r4, #16]
 8006a32:	4615      	mov	r5, r2
 8006a34:	e7ba      	b.n	80069ac <_printf_i+0x150>
 8006a36:	682b      	ldr	r3, [r5, #0]
 8006a38:	1d1a      	adds	r2, r3, #4
 8006a3a:	602a      	str	r2, [r5, #0]
 8006a3c:	681d      	ldr	r5, [r3, #0]
 8006a3e:	6862      	ldr	r2, [r4, #4]
 8006a40:	2100      	movs	r1, #0
 8006a42:	4628      	mov	r0, r5
 8006a44:	f7f9 fbfc 	bl	8000240 <memchr>
 8006a48:	b108      	cbz	r0, 8006a4e <_printf_i+0x1f2>
 8006a4a:	1b40      	subs	r0, r0, r5
 8006a4c:	6060      	str	r0, [r4, #4]
 8006a4e:	6863      	ldr	r3, [r4, #4]
 8006a50:	6123      	str	r3, [r4, #16]
 8006a52:	2300      	movs	r3, #0
 8006a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a58:	e7a8      	b.n	80069ac <_printf_i+0x150>
 8006a5a:	6923      	ldr	r3, [r4, #16]
 8006a5c:	462a      	mov	r2, r5
 8006a5e:	4649      	mov	r1, r9
 8006a60:	4640      	mov	r0, r8
 8006a62:	47d0      	blx	sl
 8006a64:	3001      	adds	r0, #1
 8006a66:	d0ab      	beq.n	80069c0 <_printf_i+0x164>
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	079b      	lsls	r3, r3, #30
 8006a6c:	d413      	bmi.n	8006a96 <_printf_i+0x23a>
 8006a6e:	68e0      	ldr	r0, [r4, #12]
 8006a70:	9b03      	ldr	r3, [sp, #12]
 8006a72:	4298      	cmp	r0, r3
 8006a74:	bfb8      	it	lt
 8006a76:	4618      	movlt	r0, r3
 8006a78:	e7a4      	b.n	80069c4 <_printf_i+0x168>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	4632      	mov	r2, r6
 8006a7e:	4649      	mov	r1, r9
 8006a80:	4640      	mov	r0, r8
 8006a82:	47d0      	blx	sl
 8006a84:	3001      	adds	r0, #1
 8006a86:	d09b      	beq.n	80069c0 <_printf_i+0x164>
 8006a88:	3501      	adds	r5, #1
 8006a8a:	68e3      	ldr	r3, [r4, #12]
 8006a8c:	9903      	ldr	r1, [sp, #12]
 8006a8e:	1a5b      	subs	r3, r3, r1
 8006a90:	42ab      	cmp	r3, r5
 8006a92:	dcf2      	bgt.n	8006a7a <_printf_i+0x21e>
 8006a94:	e7eb      	b.n	8006a6e <_printf_i+0x212>
 8006a96:	2500      	movs	r5, #0
 8006a98:	f104 0619 	add.w	r6, r4, #25
 8006a9c:	e7f5      	b.n	8006a8a <_printf_i+0x22e>
 8006a9e:	bf00      	nop
 8006aa0:	080075c2 	.word	0x080075c2
 8006aa4:	080075d3 	.word	0x080075d3

08006aa8 <_sbrk_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4d06      	ldr	r5, [pc, #24]	; (8006ac4 <_sbrk_r+0x1c>)
 8006aac:	2300      	movs	r3, #0
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	602b      	str	r3, [r5, #0]
 8006ab4:	f7fa fb1e 	bl	80010f4 <_sbrk>
 8006ab8:	1c43      	adds	r3, r0, #1
 8006aba:	d102      	bne.n	8006ac2 <_sbrk_r+0x1a>
 8006abc:	682b      	ldr	r3, [r5, #0]
 8006abe:	b103      	cbz	r3, 8006ac2 <_sbrk_r+0x1a>
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	bd38      	pop	{r3, r4, r5, pc}
 8006ac4:	2000036c 	.word	0x2000036c

08006ac8 <__swbuf_r>:
 8006ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aca:	460e      	mov	r6, r1
 8006acc:	4614      	mov	r4, r2
 8006ace:	4605      	mov	r5, r0
 8006ad0:	b118      	cbz	r0, 8006ada <__swbuf_r+0x12>
 8006ad2:	6983      	ldr	r3, [r0, #24]
 8006ad4:	b90b      	cbnz	r3, 8006ada <__swbuf_r+0x12>
 8006ad6:	f000 f9d9 	bl	8006e8c <__sinit>
 8006ada:	4b21      	ldr	r3, [pc, #132]	; (8006b60 <__swbuf_r+0x98>)
 8006adc:	429c      	cmp	r4, r3
 8006ade:	d12b      	bne.n	8006b38 <__swbuf_r+0x70>
 8006ae0:	686c      	ldr	r4, [r5, #4]
 8006ae2:	69a3      	ldr	r3, [r4, #24]
 8006ae4:	60a3      	str	r3, [r4, #8]
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	071a      	lsls	r2, r3, #28
 8006aea:	d52f      	bpl.n	8006b4c <__swbuf_r+0x84>
 8006aec:	6923      	ldr	r3, [r4, #16]
 8006aee:	b36b      	cbz	r3, 8006b4c <__swbuf_r+0x84>
 8006af0:	6923      	ldr	r3, [r4, #16]
 8006af2:	6820      	ldr	r0, [r4, #0]
 8006af4:	1ac0      	subs	r0, r0, r3
 8006af6:	6963      	ldr	r3, [r4, #20]
 8006af8:	b2f6      	uxtb	r6, r6
 8006afa:	4283      	cmp	r3, r0
 8006afc:	4637      	mov	r7, r6
 8006afe:	dc04      	bgt.n	8006b0a <__swbuf_r+0x42>
 8006b00:	4621      	mov	r1, r4
 8006b02:	4628      	mov	r0, r5
 8006b04:	f000 f92e 	bl	8006d64 <_fflush_r>
 8006b08:	bb30      	cbnz	r0, 8006b58 <__swbuf_r+0x90>
 8006b0a:	68a3      	ldr	r3, [r4, #8]
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	60a3      	str	r3, [r4, #8]
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	6022      	str	r2, [r4, #0]
 8006b16:	701e      	strb	r6, [r3, #0]
 8006b18:	6963      	ldr	r3, [r4, #20]
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	4283      	cmp	r3, r0
 8006b1e:	d004      	beq.n	8006b2a <__swbuf_r+0x62>
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	07db      	lsls	r3, r3, #31
 8006b24:	d506      	bpl.n	8006b34 <__swbuf_r+0x6c>
 8006b26:	2e0a      	cmp	r6, #10
 8006b28:	d104      	bne.n	8006b34 <__swbuf_r+0x6c>
 8006b2a:	4621      	mov	r1, r4
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f000 f919 	bl	8006d64 <_fflush_r>
 8006b32:	b988      	cbnz	r0, 8006b58 <__swbuf_r+0x90>
 8006b34:	4638      	mov	r0, r7
 8006b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b38:	4b0a      	ldr	r3, [pc, #40]	; (8006b64 <__swbuf_r+0x9c>)
 8006b3a:	429c      	cmp	r4, r3
 8006b3c:	d101      	bne.n	8006b42 <__swbuf_r+0x7a>
 8006b3e:	68ac      	ldr	r4, [r5, #8]
 8006b40:	e7cf      	b.n	8006ae2 <__swbuf_r+0x1a>
 8006b42:	4b09      	ldr	r3, [pc, #36]	; (8006b68 <__swbuf_r+0xa0>)
 8006b44:	429c      	cmp	r4, r3
 8006b46:	bf08      	it	eq
 8006b48:	68ec      	ldreq	r4, [r5, #12]
 8006b4a:	e7ca      	b.n	8006ae2 <__swbuf_r+0x1a>
 8006b4c:	4621      	mov	r1, r4
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f000 f80c 	bl	8006b6c <__swsetup_r>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	d0cb      	beq.n	8006af0 <__swbuf_r+0x28>
 8006b58:	f04f 37ff 	mov.w	r7, #4294967295
 8006b5c:	e7ea      	b.n	8006b34 <__swbuf_r+0x6c>
 8006b5e:	bf00      	nop
 8006b60:	08007604 	.word	0x08007604
 8006b64:	08007624 	.word	0x08007624
 8006b68:	080075e4 	.word	0x080075e4

08006b6c <__swsetup_r>:
 8006b6c:	4b32      	ldr	r3, [pc, #200]	; (8006c38 <__swsetup_r+0xcc>)
 8006b6e:	b570      	push	{r4, r5, r6, lr}
 8006b70:	681d      	ldr	r5, [r3, #0]
 8006b72:	4606      	mov	r6, r0
 8006b74:	460c      	mov	r4, r1
 8006b76:	b125      	cbz	r5, 8006b82 <__swsetup_r+0x16>
 8006b78:	69ab      	ldr	r3, [r5, #24]
 8006b7a:	b913      	cbnz	r3, 8006b82 <__swsetup_r+0x16>
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	f000 f985 	bl	8006e8c <__sinit>
 8006b82:	4b2e      	ldr	r3, [pc, #184]	; (8006c3c <__swsetup_r+0xd0>)
 8006b84:	429c      	cmp	r4, r3
 8006b86:	d10f      	bne.n	8006ba8 <__swsetup_r+0x3c>
 8006b88:	686c      	ldr	r4, [r5, #4]
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b90:	0719      	lsls	r1, r3, #28
 8006b92:	d42c      	bmi.n	8006bee <__swsetup_r+0x82>
 8006b94:	06dd      	lsls	r5, r3, #27
 8006b96:	d411      	bmi.n	8006bbc <__swsetup_r+0x50>
 8006b98:	2309      	movs	r3, #9
 8006b9a:	6033      	str	r3, [r6, #0]
 8006b9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ba0:	81a3      	strh	r3, [r4, #12]
 8006ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba6:	e03e      	b.n	8006c26 <__swsetup_r+0xba>
 8006ba8:	4b25      	ldr	r3, [pc, #148]	; (8006c40 <__swsetup_r+0xd4>)
 8006baa:	429c      	cmp	r4, r3
 8006bac:	d101      	bne.n	8006bb2 <__swsetup_r+0x46>
 8006bae:	68ac      	ldr	r4, [r5, #8]
 8006bb0:	e7eb      	b.n	8006b8a <__swsetup_r+0x1e>
 8006bb2:	4b24      	ldr	r3, [pc, #144]	; (8006c44 <__swsetup_r+0xd8>)
 8006bb4:	429c      	cmp	r4, r3
 8006bb6:	bf08      	it	eq
 8006bb8:	68ec      	ldreq	r4, [r5, #12]
 8006bba:	e7e6      	b.n	8006b8a <__swsetup_r+0x1e>
 8006bbc:	0758      	lsls	r0, r3, #29
 8006bbe:	d512      	bpl.n	8006be6 <__swsetup_r+0x7a>
 8006bc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bc2:	b141      	cbz	r1, 8006bd6 <__swsetup_r+0x6a>
 8006bc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bc8:	4299      	cmp	r1, r3
 8006bca:	d002      	beq.n	8006bd2 <__swsetup_r+0x66>
 8006bcc:	4630      	mov	r0, r6
 8006bce:	f7ff fa41 	bl	8006054 <_free_r>
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	6363      	str	r3, [r4, #52]	; 0x34
 8006bd6:	89a3      	ldrh	r3, [r4, #12]
 8006bd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006bdc:	81a3      	strh	r3, [r4, #12]
 8006bde:	2300      	movs	r3, #0
 8006be0:	6063      	str	r3, [r4, #4]
 8006be2:	6923      	ldr	r3, [r4, #16]
 8006be4:	6023      	str	r3, [r4, #0]
 8006be6:	89a3      	ldrh	r3, [r4, #12]
 8006be8:	f043 0308 	orr.w	r3, r3, #8
 8006bec:	81a3      	strh	r3, [r4, #12]
 8006bee:	6923      	ldr	r3, [r4, #16]
 8006bf0:	b94b      	cbnz	r3, 8006c06 <__swsetup_r+0x9a>
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bfc:	d003      	beq.n	8006c06 <__swsetup_r+0x9a>
 8006bfe:	4621      	mov	r1, r4
 8006c00:	4630      	mov	r0, r6
 8006c02:	f000 fa09 	bl	8007018 <__smakebuf_r>
 8006c06:	89a0      	ldrh	r0, [r4, #12]
 8006c08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c0c:	f010 0301 	ands.w	r3, r0, #1
 8006c10:	d00a      	beq.n	8006c28 <__swsetup_r+0xbc>
 8006c12:	2300      	movs	r3, #0
 8006c14:	60a3      	str	r3, [r4, #8]
 8006c16:	6963      	ldr	r3, [r4, #20]
 8006c18:	425b      	negs	r3, r3
 8006c1a:	61a3      	str	r3, [r4, #24]
 8006c1c:	6923      	ldr	r3, [r4, #16]
 8006c1e:	b943      	cbnz	r3, 8006c32 <__swsetup_r+0xc6>
 8006c20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c24:	d1ba      	bne.n	8006b9c <__swsetup_r+0x30>
 8006c26:	bd70      	pop	{r4, r5, r6, pc}
 8006c28:	0781      	lsls	r1, r0, #30
 8006c2a:	bf58      	it	pl
 8006c2c:	6963      	ldrpl	r3, [r4, #20]
 8006c2e:	60a3      	str	r3, [r4, #8]
 8006c30:	e7f4      	b.n	8006c1c <__swsetup_r+0xb0>
 8006c32:	2000      	movs	r0, #0
 8006c34:	e7f7      	b.n	8006c26 <__swsetup_r+0xba>
 8006c36:	bf00      	nop
 8006c38:	20000168 	.word	0x20000168
 8006c3c:	08007604 	.word	0x08007604
 8006c40:	08007624 	.word	0x08007624
 8006c44:	080075e4 	.word	0x080075e4

08006c48 <abort>:
 8006c48:	b508      	push	{r3, lr}
 8006c4a:	2006      	movs	r0, #6
 8006c4c:	f000 fab0 	bl	80071b0 <raise>
 8006c50:	2001      	movs	r0, #1
 8006c52:	f7fa f9d7 	bl	8001004 <_exit>
	...

08006c58 <__sflush_r>:
 8006c58:	898a      	ldrh	r2, [r1, #12]
 8006c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5e:	4605      	mov	r5, r0
 8006c60:	0710      	lsls	r0, r2, #28
 8006c62:	460c      	mov	r4, r1
 8006c64:	d458      	bmi.n	8006d18 <__sflush_r+0xc0>
 8006c66:	684b      	ldr	r3, [r1, #4]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	dc05      	bgt.n	8006c78 <__sflush_r+0x20>
 8006c6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	dc02      	bgt.n	8006c78 <__sflush_r+0x20>
 8006c72:	2000      	movs	r0, #0
 8006c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c7a:	2e00      	cmp	r6, #0
 8006c7c:	d0f9      	beq.n	8006c72 <__sflush_r+0x1a>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c84:	682f      	ldr	r7, [r5, #0]
 8006c86:	602b      	str	r3, [r5, #0]
 8006c88:	d032      	beq.n	8006cf0 <__sflush_r+0x98>
 8006c8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c8c:	89a3      	ldrh	r3, [r4, #12]
 8006c8e:	075a      	lsls	r2, r3, #29
 8006c90:	d505      	bpl.n	8006c9e <__sflush_r+0x46>
 8006c92:	6863      	ldr	r3, [r4, #4]
 8006c94:	1ac0      	subs	r0, r0, r3
 8006c96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c98:	b10b      	cbz	r3, 8006c9e <__sflush_r+0x46>
 8006c9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c9c:	1ac0      	subs	r0, r0, r3
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca4:	6a21      	ldr	r1, [r4, #32]
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	47b0      	blx	r6
 8006caa:	1c43      	adds	r3, r0, #1
 8006cac:	89a3      	ldrh	r3, [r4, #12]
 8006cae:	d106      	bne.n	8006cbe <__sflush_r+0x66>
 8006cb0:	6829      	ldr	r1, [r5, #0]
 8006cb2:	291d      	cmp	r1, #29
 8006cb4:	d82c      	bhi.n	8006d10 <__sflush_r+0xb8>
 8006cb6:	4a2a      	ldr	r2, [pc, #168]	; (8006d60 <__sflush_r+0x108>)
 8006cb8:	40ca      	lsrs	r2, r1
 8006cba:	07d6      	lsls	r6, r2, #31
 8006cbc:	d528      	bpl.n	8006d10 <__sflush_r+0xb8>
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	6062      	str	r2, [r4, #4]
 8006cc2:	04d9      	lsls	r1, r3, #19
 8006cc4:	6922      	ldr	r2, [r4, #16]
 8006cc6:	6022      	str	r2, [r4, #0]
 8006cc8:	d504      	bpl.n	8006cd4 <__sflush_r+0x7c>
 8006cca:	1c42      	adds	r2, r0, #1
 8006ccc:	d101      	bne.n	8006cd2 <__sflush_r+0x7a>
 8006cce:	682b      	ldr	r3, [r5, #0]
 8006cd0:	b903      	cbnz	r3, 8006cd4 <__sflush_r+0x7c>
 8006cd2:	6560      	str	r0, [r4, #84]	; 0x54
 8006cd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cd6:	602f      	str	r7, [r5, #0]
 8006cd8:	2900      	cmp	r1, #0
 8006cda:	d0ca      	beq.n	8006c72 <__sflush_r+0x1a>
 8006cdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d002      	beq.n	8006cea <__sflush_r+0x92>
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f7ff f9b5 	bl	8006054 <_free_r>
 8006cea:	2000      	movs	r0, #0
 8006cec:	6360      	str	r0, [r4, #52]	; 0x34
 8006cee:	e7c1      	b.n	8006c74 <__sflush_r+0x1c>
 8006cf0:	6a21      	ldr	r1, [r4, #32]
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	47b0      	blx	r6
 8006cf8:	1c41      	adds	r1, r0, #1
 8006cfa:	d1c7      	bne.n	8006c8c <__sflush_r+0x34>
 8006cfc:	682b      	ldr	r3, [r5, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d0c4      	beq.n	8006c8c <__sflush_r+0x34>
 8006d02:	2b1d      	cmp	r3, #29
 8006d04:	d001      	beq.n	8006d0a <__sflush_r+0xb2>
 8006d06:	2b16      	cmp	r3, #22
 8006d08:	d101      	bne.n	8006d0e <__sflush_r+0xb6>
 8006d0a:	602f      	str	r7, [r5, #0]
 8006d0c:	e7b1      	b.n	8006c72 <__sflush_r+0x1a>
 8006d0e:	89a3      	ldrh	r3, [r4, #12]
 8006d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d14:	81a3      	strh	r3, [r4, #12]
 8006d16:	e7ad      	b.n	8006c74 <__sflush_r+0x1c>
 8006d18:	690f      	ldr	r7, [r1, #16]
 8006d1a:	2f00      	cmp	r7, #0
 8006d1c:	d0a9      	beq.n	8006c72 <__sflush_r+0x1a>
 8006d1e:	0793      	lsls	r3, r2, #30
 8006d20:	680e      	ldr	r6, [r1, #0]
 8006d22:	bf08      	it	eq
 8006d24:	694b      	ldreq	r3, [r1, #20]
 8006d26:	600f      	str	r7, [r1, #0]
 8006d28:	bf18      	it	ne
 8006d2a:	2300      	movne	r3, #0
 8006d2c:	eba6 0807 	sub.w	r8, r6, r7
 8006d30:	608b      	str	r3, [r1, #8]
 8006d32:	f1b8 0f00 	cmp.w	r8, #0
 8006d36:	dd9c      	ble.n	8006c72 <__sflush_r+0x1a>
 8006d38:	6a21      	ldr	r1, [r4, #32]
 8006d3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d3c:	4643      	mov	r3, r8
 8006d3e:	463a      	mov	r2, r7
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b0      	blx	r6
 8006d44:	2800      	cmp	r0, #0
 8006d46:	dc06      	bgt.n	8006d56 <__sflush_r+0xfe>
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d4e:	81a3      	strh	r3, [r4, #12]
 8006d50:	f04f 30ff 	mov.w	r0, #4294967295
 8006d54:	e78e      	b.n	8006c74 <__sflush_r+0x1c>
 8006d56:	4407      	add	r7, r0
 8006d58:	eba8 0800 	sub.w	r8, r8, r0
 8006d5c:	e7e9      	b.n	8006d32 <__sflush_r+0xda>
 8006d5e:	bf00      	nop
 8006d60:	20400001 	.word	0x20400001

08006d64 <_fflush_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	690b      	ldr	r3, [r1, #16]
 8006d68:	4605      	mov	r5, r0
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	b913      	cbnz	r3, 8006d74 <_fflush_r+0x10>
 8006d6e:	2500      	movs	r5, #0
 8006d70:	4628      	mov	r0, r5
 8006d72:	bd38      	pop	{r3, r4, r5, pc}
 8006d74:	b118      	cbz	r0, 8006d7e <_fflush_r+0x1a>
 8006d76:	6983      	ldr	r3, [r0, #24]
 8006d78:	b90b      	cbnz	r3, 8006d7e <_fflush_r+0x1a>
 8006d7a:	f000 f887 	bl	8006e8c <__sinit>
 8006d7e:	4b14      	ldr	r3, [pc, #80]	; (8006dd0 <_fflush_r+0x6c>)
 8006d80:	429c      	cmp	r4, r3
 8006d82:	d11b      	bne.n	8006dbc <_fflush_r+0x58>
 8006d84:	686c      	ldr	r4, [r5, #4]
 8006d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d0ef      	beq.n	8006d6e <_fflush_r+0xa>
 8006d8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d90:	07d0      	lsls	r0, r2, #31
 8006d92:	d404      	bmi.n	8006d9e <_fflush_r+0x3a>
 8006d94:	0599      	lsls	r1, r3, #22
 8006d96:	d402      	bmi.n	8006d9e <_fflush_r+0x3a>
 8006d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d9a:	f000 f915 	bl	8006fc8 <__retarget_lock_acquire_recursive>
 8006d9e:	4628      	mov	r0, r5
 8006da0:	4621      	mov	r1, r4
 8006da2:	f7ff ff59 	bl	8006c58 <__sflush_r>
 8006da6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006da8:	07da      	lsls	r2, r3, #31
 8006daa:	4605      	mov	r5, r0
 8006dac:	d4e0      	bmi.n	8006d70 <_fflush_r+0xc>
 8006dae:	89a3      	ldrh	r3, [r4, #12]
 8006db0:	059b      	lsls	r3, r3, #22
 8006db2:	d4dd      	bmi.n	8006d70 <_fflush_r+0xc>
 8006db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006db6:	f000 f908 	bl	8006fca <__retarget_lock_release_recursive>
 8006dba:	e7d9      	b.n	8006d70 <_fflush_r+0xc>
 8006dbc:	4b05      	ldr	r3, [pc, #20]	; (8006dd4 <_fflush_r+0x70>)
 8006dbe:	429c      	cmp	r4, r3
 8006dc0:	d101      	bne.n	8006dc6 <_fflush_r+0x62>
 8006dc2:	68ac      	ldr	r4, [r5, #8]
 8006dc4:	e7df      	b.n	8006d86 <_fflush_r+0x22>
 8006dc6:	4b04      	ldr	r3, [pc, #16]	; (8006dd8 <_fflush_r+0x74>)
 8006dc8:	429c      	cmp	r4, r3
 8006dca:	bf08      	it	eq
 8006dcc:	68ec      	ldreq	r4, [r5, #12]
 8006dce:	e7da      	b.n	8006d86 <_fflush_r+0x22>
 8006dd0:	08007604 	.word	0x08007604
 8006dd4:	08007624 	.word	0x08007624
 8006dd8:	080075e4 	.word	0x080075e4

08006ddc <std>:
 8006ddc:	2300      	movs	r3, #0
 8006dde:	b510      	push	{r4, lr}
 8006de0:	4604      	mov	r4, r0
 8006de2:	e9c0 3300 	strd	r3, r3, [r0]
 8006de6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dea:	6083      	str	r3, [r0, #8]
 8006dec:	8181      	strh	r1, [r0, #12]
 8006dee:	6643      	str	r3, [r0, #100]	; 0x64
 8006df0:	81c2      	strh	r2, [r0, #14]
 8006df2:	6183      	str	r3, [r0, #24]
 8006df4:	4619      	mov	r1, r3
 8006df6:	2208      	movs	r2, #8
 8006df8:	305c      	adds	r0, #92	; 0x5c
 8006dfa:	f7fe ffe3 	bl	8005dc4 <memset>
 8006dfe:	4b05      	ldr	r3, [pc, #20]	; (8006e14 <std+0x38>)
 8006e00:	6263      	str	r3, [r4, #36]	; 0x24
 8006e02:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <std+0x3c>)
 8006e04:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e06:	4b05      	ldr	r3, [pc, #20]	; (8006e1c <std+0x40>)
 8006e08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e0a:	4b05      	ldr	r3, [pc, #20]	; (8006e20 <std+0x44>)
 8006e0c:	6224      	str	r4, [r4, #32]
 8006e0e:	6323      	str	r3, [r4, #48]	; 0x30
 8006e10:	bd10      	pop	{r4, pc}
 8006e12:	bf00      	nop
 8006e14:	080071e9 	.word	0x080071e9
 8006e18:	0800720b 	.word	0x0800720b
 8006e1c:	08007243 	.word	0x08007243
 8006e20:	08007267 	.word	0x08007267

08006e24 <_cleanup_r>:
 8006e24:	4901      	ldr	r1, [pc, #4]	; (8006e2c <_cleanup_r+0x8>)
 8006e26:	f000 b8af 	b.w	8006f88 <_fwalk_reent>
 8006e2a:	bf00      	nop
 8006e2c:	08006d65 	.word	0x08006d65

08006e30 <__sfmoreglue>:
 8006e30:	b570      	push	{r4, r5, r6, lr}
 8006e32:	2268      	movs	r2, #104	; 0x68
 8006e34:	1e4d      	subs	r5, r1, #1
 8006e36:	4355      	muls	r5, r2
 8006e38:	460e      	mov	r6, r1
 8006e3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e3e:	f7ff f975 	bl	800612c <_malloc_r>
 8006e42:	4604      	mov	r4, r0
 8006e44:	b140      	cbz	r0, 8006e58 <__sfmoreglue+0x28>
 8006e46:	2100      	movs	r1, #0
 8006e48:	e9c0 1600 	strd	r1, r6, [r0]
 8006e4c:	300c      	adds	r0, #12
 8006e4e:	60a0      	str	r0, [r4, #8]
 8006e50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e54:	f7fe ffb6 	bl	8005dc4 <memset>
 8006e58:	4620      	mov	r0, r4
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}

08006e5c <__sfp_lock_acquire>:
 8006e5c:	4801      	ldr	r0, [pc, #4]	; (8006e64 <__sfp_lock_acquire+0x8>)
 8006e5e:	f000 b8b3 	b.w	8006fc8 <__retarget_lock_acquire_recursive>
 8006e62:	bf00      	nop
 8006e64:	20000369 	.word	0x20000369

08006e68 <__sfp_lock_release>:
 8006e68:	4801      	ldr	r0, [pc, #4]	; (8006e70 <__sfp_lock_release+0x8>)
 8006e6a:	f000 b8ae 	b.w	8006fca <__retarget_lock_release_recursive>
 8006e6e:	bf00      	nop
 8006e70:	20000369 	.word	0x20000369

08006e74 <__sinit_lock_acquire>:
 8006e74:	4801      	ldr	r0, [pc, #4]	; (8006e7c <__sinit_lock_acquire+0x8>)
 8006e76:	f000 b8a7 	b.w	8006fc8 <__retarget_lock_acquire_recursive>
 8006e7a:	bf00      	nop
 8006e7c:	2000036a 	.word	0x2000036a

08006e80 <__sinit_lock_release>:
 8006e80:	4801      	ldr	r0, [pc, #4]	; (8006e88 <__sinit_lock_release+0x8>)
 8006e82:	f000 b8a2 	b.w	8006fca <__retarget_lock_release_recursive>
 8006e86:	bf00      	nop
 8006e88:	2000036a 	.word	0x2000036a

08006e8c <__sinit>:
 8006e8c:	b510      	push	{r4, lr}
 8006e8e:	4604      	mov	r4, r0
 8006e90:	f7ff fff0 	bl	8006e74 <__sinit_lock_acquire>
 8006e94:	69a3      	ldr	r3, [r4, #24]
 8006e96:	b11b      	cbz	r3, 8006ea0 <__sinit+0x14>
 8006e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e9c:	f7ff bff0 	b.w	8006e80 <__sinit_lock_release>
 8006ea0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ea4:	6523      	str	r3, [r4, #80]	; 0x50
 8006ea6:	4b13      	ldr	r3, [pc, #76]	; (8006ef4 <__sinit+0x68>)
 8006ea8:	4a13      	ldr	r2, [pc, #76]	; (8006ef8 <__sinit+0x6c>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	62a2      	str	r2, [r4, #40]	; 0x28
 8006eae:	42a3      	cmp	r3, r4
 8006eb0:	bf04      	itt	eq
 8006eb2:	2301      	moveq	r3, #1
 8006eb4:	61a3      	streq	r3, [r4, #24]
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f000 f820 	bl	8006efc <__sfp>
 8006ebc:	6060      	str	r0, [r4, #4]
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f000 f81c 	bl	8006efc <__sfp>
 8006ec4:	60a0      	str	r0, [r4, #8]
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f000 f818 	bl	8006efc <__sfp>
 8006ecc:	2200      	movs	r2, #0
 8006ece:	60e0      	str	r0, [r4, #12]
 8006ed0:	2104      	movs	r1, #4
 8006ed2:	6860      	ldr	r0, [r4, #4]
 8006ed4:	f7ff ff82 	bl	8006ddc <std>
 8006ed8:	68a0      	ldr	r0, [r4, #8]
 8006eda:	2201      	movs	r2, #1
 8006edc:	2109      	movs	r1, #9
 8006ede:	f7ff ff7d 	bl	8006ddc <std>
 8006ee2:	68e0      	ldr	r0, [r4, #12]
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	2112      	movs	r1, #18
 8006ee8:	f7ff ff78 	bl	8006ddc <std>
 8006eec:	2301      	movs	r3, #1
 8006eee:	61a3      	str	r3, [r4, #24]
 8006ef0:	e7d2      	b.n	8006e98 <__sinit+0xc>
 8006ef2:	bf00      	nop
 8006ef4:	080073fc 	.word	0x080073fc
 8006ef8:	08006e25 	.word	0x08006e25

08006efc <__sfp>:
 8006efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efe:	4607      	mov	r7, r0
 8006f00:	f7ff ffac 	bl	8006e5c <__sfp_lock_acquire>
 8006f04:	4b1e      	ldr	r3, [pc, #120]	; (8006f80 <__sfp+0x84>)
 8006f06:	681e      	ldr	r6, [r3, #0]
 8006f08:	69b3      	ldr	r3, [r6, #24]
 8006f0a:	b913      	cbnz	r3, 8006f12 <__sfp+0x16>
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f7ff ffbd 	bl	8006e8c <__sinit>
 8006f12:	3648      	adds	r6, #72	; 0x48
 8006f14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	d503      	bpl.n	8006f24 <__sfp+0x28>
 8006f1c:	6833      	ldr	r3, [r6, #0]
 8006f1e:	b30b      	cbz	r3, 8006f64 <__sfp+0x68>
 8006f20:	6836      	ldr	r6, [r6, #0]
 8006f22:	e7f7      	b.n	8006f14 <__sfp+0x18>
 8006f24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f28:	b9d5      	cbnz	r5, 8006f60 <__sfp+0x64>
 8006f2a:	4b16      	ldr	r3, [pc, #88]	; (8006f84 <__sfp+0x88>)
 8006f2c:	60e3      	str	r3, [r4, #12]
 8006f2e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f32:	6665      	str	r5, [r4, #100]	; 0x64
 8006f34:	f000 f847 	bl	8006fc6 <__retarget_lock_init_recursive>
 8006f38:	f7ff ff96 	bl	8006e68 <__sfp_lock_release>
 8006f3c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f40:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f44:	6025      	str	r5, [r4, #0]
 8006f46:	61a5      	str	r5, [r4, #24]
 8006f48:	2208      	movs	r2, #8
 8006f4a:	4629      	mov	r1, r5
 8006f4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f50:	f7fe ff38 	bl	8005dc4 <memset>
 8006f54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f60:	3468      	adds	r4, #104	; 0x68
 8006f62:	e7d9      	b.n	8006f18 <__sfp+0x1c>
 8006f64:	2104      	movs	r1, #4
 8006f66:	4638      	mov	r0, r7
 8006f68:	f7ff ff62 	bl	8006e30 <__sfmoreglue>
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	6030      	str	r0, [r6, #0]
 8006f70:	2800      	cmp	r0, #0
 8006f72:	d1d5      	bne.n	8006f20 <__sfp+0x24>
 8006f74:	f7ff ff78 	bl	8006e68 <__sfp_lock_release>
 8006f78:	230c      	movs	r3, #12
 8006f7a:	603b      	str	r3, [r7, #0]
 8006f7c:	e7ee      	b.n	8006f5c <__sfp+0x60>
 8006f7e:	bf00      	nop
 8006f80:	080073fc 	.word	0x080073fc
 8006f84:	ffff0001 	.word	0xffff0001

08006f88 <_fwalk_reent>:
 8006f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	4688      	mov	r8, r1
 8006f90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f94:	2700      	movs	r7, #0
 8006f96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f9a:	f1b9 0901 	subs.w	r9, r9, #1
 8006f9e:	d505      	bpl.n	8006fac <_fwalk_reent+0x24>
 8006fa0:	6824      	ldr	r4, [r4, #0]
 8006fa2:	2c00      	cmp	r4, #0
 8006fa4:	d1f7      	bne.n	8006f96 <_fwalk_reent+0xe>
 8006fa6:	4638      	mov	r0, r7
 8006fa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fac:	89ab      	ldrh	r3, [r5, #12]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d907      	bls.n	8006fc2 <_fwalk_reent+0x3a>
 8006fb2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	d003      	beq.n	8006fc2 <_fwalk_reent+0x3a>
 8006fba:	4629      	mov	r1, r5
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	47c0      	blx	r8
 8006fc0:	4307      	orrs	r7, r0
 8006fc2:	3568      	adds	r5, #104	; 0x68
 8006fc4:	e7e9      	b.n	8006f9a <_fwalk_reent+0x12>

08006fc6 <__retarget_lock_init_recursive>:
 8006fc6:	4770      	bx	lr

08006fc8 <__retarget_lock_acquire_recursive>:
 8006fc8:	4770      	bx	lr

08006fca <__retarget_lock_release_recursive>:
 8006fca:	4770      	bx	lr

08006fcc <__swhatbuf_r>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	460e      	mov	r6, r1
 8006fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd4:	2900      	cmp	r1, #0
 8006fd6:	b096      	sub	sp, #88	; 0x58
 8006fd8:	4614      	mov	r4, r2
 8006fda:	461d      	mov	r5, r3
 8006fdc:	da08      	bge.n	8006ff0 <__swhatbuf_r+0x24>
 8006fde:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	602a      	str	r2, [r5, #0]
 8006fe6:	061a      	lsls	r2, r3, #24
 8006fe8:	d410      	bmi.n	800700c <__swhatbuf_r+0x40>
 8006fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fee:	e00e      	b.n	800700e <__swhatbuf_r+0x42>
 8006ff0:	466a      	mov	r2, sp
 8006ff2:	f000 f95f 	bl	80072b4 <_fstat_r>
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	dbf1      	blt.n	8006fde <__swhatbuf_r+0x12>
 8006ffa:	9a01      	ldr	r2, [sp, #4]
 8006ffc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007000:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007004:	425a      	negs	r2, r3
 8007006:	415a      	adcs	r2, r3
 8007008:	602a      	str	r2, [r5, #0]
 800700a:	e7ee      	b.n	8006fea <__swhatbuf_r+0x1e>
 800700c:	2340      	movs	r3, #64	; 0x40
 800700e:	2000      	movs	r0, #0
 8007010:	6023      	str	r3, [r4, #0]
 8007012:	b016      	add	sp, #88	; 0x58
 8007014:	bd70      	pop	{r4, r5, r6, pc}
	...

08007018 <__smakebuf_r>:
 8007018:	898b      	ldrh	r3, [r1, #12]
 800701a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800701c:	079d      	lsls	r5, r3, #30
 800701e:	4606      	mov	r6, r0
 8007020:	460c      	mov	r4, r1
 8007022:	d507      	bpl.n	8007034 <__smakebuf_r+0x1c>
 8007024:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	6123      	str	r3, [r4, #16]
 800702c:	2301      	movs	r3, #1
 800702e:	6163      	str	r3, [r4, #20]
 8007030:	b002      	add	sp, #8
 8007032:	bd70      	pop	{r4, r5, r6, pc}
 8007034:	ab01      	add	r3, sp, #4
 8007036:	466a      	mov	r2, sp
 8007038:	f7ff ffc8 	bl	8006fcc <__swhatbuf_r>
 800703c:	9900      	ldr	r1, [sp, #0]
 800703e:	4605      	mov	r5, r0
 8007040:	4630      	mov	r0, r6
 8007042:	f7ff f873 	bl	800612c <_malloc_r>
 8007046:	b948      	cbnz	r0, 800705c <__smakebuf_r+0x44>
 8007048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800704c:	059a      	lsls	r2, r3, #22
 800704e:	d4ef      	bmi.n	8007030 <__smakebuf_r+0x18>
 8007050:	f023 0303 	bic.w	r3, r3, #3
 8007054:	f043 0302 	orr.w	r3, r3, #2
 8007058:	81a3      	strh	r3, [r4, #12]
 800705a:	e7e3      	b.n	8007024 <__smakebuf_r+0xc>
 800705c:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <__smakebuf_r+0x7c>)
 800705e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007060:	89a3      	ldrh	r3, [r4, #12]
 8007062:	6020      	str	r0, [r4, #0]
 8007064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007068:	81a3      	strh	r3, [r4, #12]
 800706a:	9b00      	ldr	r3, [sp, #0]
 800706c:	6163      	str	r3, [r4, #20]
 800706e:	9b01      	ldr	r3, [sp, #4]
 8007070:	6120      	str	r0, [r4, #16]
 8007072:	b15b      	cbz	r3, 800708c <__smakebuf_r+0x74>
 8007074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007078:	4630      	mov	r0, r6
 800707a:	f000 f92d 	bl	80072d8 <_isatty_r>
 800707e:	b128      	cbz	r0, 800708c <__smakebuf_r+0x74>
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	f023 0303 	bic.w	r3, r3, #3
 8007086:	f043 0301 	orr.w	r3, r3, #1
 800708a:	81a3      	strh	r3, [r4, #12]
 800708c:	89a0      	ldrh	r0, [r4, #12]
 800708e:	4305      	orrs	r5, r0
 8007090:	81a5      	strh	r5, [r4, #12]
 8007092:	e7cd      	b.n	8007030 <__smakebuf_r+0x18>
 8007094:	08006e25 	.word	0x08006e25

08007098 <memcpy>:
 8007098:	440a      	add	r2, r1
 800709a:	4291      	cmp	r1, r2
 800709c:	f100 33ff 	add.w	r3, r0, #4294967295
 80070a0:	d100      	bne.n	80070a4 <memcpy+0xc>
 80070a2:	4770      	bx	lr
 80070a4:	b510      	push	{r4, lr}
 80070a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070ae:	4291      	cmp	r1, r2
 80070b0:	d1f9      	bne.n	80070a6 <memcpy+0xe>
 80070b2:	bd10      	pop	{r4, pc}

080070b4 <memmove>:
 80070b4:	4288      	cmp	r0, r1
 80070b6:	b510      	push	{r4, lr}
 80070b8:	eb01 0402 	add.w	r4, r1, r2
 80070bc:	d902      	bls.n	80070c4 <memmove+0x10>
 80070be:	4284      	cmp	r4, r0
 80070c0:	4623      	mov	r3, r4
 80070c2:	d807      	bhi.n	80070d4 <memmove+0x20>
 80070c4:	1e43      	subs	r3, r0, #1
 80070c6:	42a1      	cmp	r1, r4
 80070c8:	d008      	beq.n	80070dc <memmove+0x28>
 80070ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070d2:	e7f8      	b.n	80070c6 <memmove+0x12>
 80070d4:	4402      	add	r2, r0
 80070d6:	4601      	mov	r1, r0
 80070d8:	428a      	cmp	r2, r1
 80070da:	d100      	bne.n	80070de <memmove+0x2a>
 80070dc:	bd10      	pop	{r4, pc}
 80070de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070e6:	e7f7      	b.n	80070d8 <memmove+0x24>

080070e8 <__malloc_lock>:
 80070e8:	4801      	ldr	r0, [pc, #4]	; (80070f0 <__malloc_lock+0x8>)
 80070ea:	f7ff bf6d 	b.w	8006fc8 <__retarget_lock_acquire_recursive>
 80070ee:	bf00      	nop
 80070f0:	20000368 	.word	0x20000368

080070f4 <__malloc_unlock>:
 80070f4:	4801      	ldr	r0, [pc, #4]	; (80070fc <__malloc_unlock+0x8>)
 80070f6:	f7ff bf68 	b.w	8006fca <__retarget_lock_release_recursive>
 80070fa:	bf00      	nop
 80070fc:	20000368 	.word	0x20000368

08007100 <_realloc_r>:
 8007100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007104:	4680      	mov	r8, r0
 8007106:	4614      	mov	r4, r2
 8007108:	460e      	mov	r6, r1
 800710a:	b921      	cbnz	r1, 8007116 <_realloc_r+0x16>
 800710c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007110:	4611      	mov	r1, r2
 8007112:	f7ff b80b 	b.w	800612c <_malloc_r>
 8007116:	b92a      	cbnz	r2, 8007124 <_realloc_r+0x24>
 8007118:	f7fe ff9c 	bl	8006054 <_free_r>
 800711c:	4625      	mov	r5, r4
 800711e:	4628      	mov	r0, r5
 8007120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007124:	f000 f8fa 	bl	800731c <_malloc_usable_size_r>
 8007128:	4284      	cmp	r4, r0
 800712a:	4607      	mov	r7, r0
 800712c:	d802      	bhi.n	8007134 <_realloc_r+0x34>
 800712e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007132:	d812      	bhi.n	800715a <_realloc_r+0x5a>
 8007134:	4621      	mov	r1, r4
 8007136:	4640      	mov	r0, r8
 8007138:	f7fe fff8 	bl	800612c <_malloc_r>
 800713c:	4605      	mov	r5, r0
 800713e:	2800      	cmp	r0, #0
 8007140:	d0ed      	beq.n	800711e <_realloc_r+0x1e>
 8007142:	42bc      	cmp	r4, r7
 8007144:	4622      	mov	r2, r4
 8007146:	4631      	mov	r1, r6
 8007148:	bf28      	it	cs
 800714a:	463a      	movcs	r2, r7
 800714c:	f7ff ffa4 	bl	8007098 <memcpy>
 8007150:	4631      	mov	r1, r6
 8007152:	4640      	mov	r0, r8
 8007154:	f7fe ff7e 	bl	8006054 <_free_r>
 8007158:	e7e1      	b.n	800711e <_realloc_r+0x1e>
 800715a:	4635      	mov	r5, r6
 800715c:	e7df      	b.n	800711e <_realloc_r+0x1e>

0800715e <_raise_r>:
 800715e:	291f      	cmp	r1, #31
 8007160:	b538      	push	{r3, r4, r5, lr}
 8007162:	4604      	mov	r4, r0
 8007164:	460d      	mov	r5, r1
 8007166:	d904      	bls.n	8007172 <_raise_r+0x14>
 8007168:	2316      	movs	r3, #22
 800716a:	6003      	str	r3, [r0, #0]
 800716c:	f04f 30ff 	mov.w	r0, #4294967295
 8007170:	bd38      	pop	{r3, r4, r5, pc}
 8007172:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007174:	b112      	cbz	r2, 800717c <_raise_r+0x1e>
 8007176:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800717a:	b94b      	cbnz	r3, 8007190 <_raise_r+0x32>
 800717c:	4620      	mov	r0, r4
 800717e:	f000 f831 	bl	80071e4 <_getpid_r>
 8007182:	462a      	mov	r2, r5
 8007184:	4601      	mov	r1, r0
 8007186:	4620      	mov	r0, r4
 8007188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800718c:	f000 b818 	b.w	80071c0 <_kill_r>
 8007190:	2b01      	cmp	r3, #1
 8007192:	d00a      	beq.n	80071aa <_raise_r+0x4c>
 8007194:	1c59      	adds	r1, r3, #1
 8007196:	d103      	bne.n	80071a0 <_raise_r+0x42>
 8007198:	2316      	movs	r3, #22
 800719a:	6003      	str	r3, [r0, #0]
 800719c:	2001      	movs	r0, #1
 800719e:	e7e7      	b.n	8007170 <_raise_r+0x12>
 80071a0:	2400      	movs	r4, #0
 80071a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071a6:	4628      	mov	r0, r5
 80071a8:	4798      	blx	r3
 80071aa:	2000      	movs	r0, #0
 80071ac:	e7e0      	b.n	8007170 <_raise_r+0x12>
	...

080071b0 <raise>:
 80071b0:	4b02      	ldr	r3, [pc, #8]	; (80071bc <raise+0xc>)
 80071b2:	4601      	mov	r1, r0
 80071b4:	6818      	ldr	r0, [r3, #0]
 80071b6:	f7ff bfd2 	b.w	800715e <_raise_r>
 80071ba:	bf00      	nop
 80071bc:	20000168 	.word	0x20000168

080071c0 <_kill_r>:
 80071c0:	b538      	push	{r3, r4, r5, lr}
 80071c2:	4d07      	ldr	r5, [pc, #28]	; (80071e0 <_kill_r+0x20>)
 80071c4:	2300      	movs	r3, #0
 80071c6:	4604      	mov	r4, r0
 80071c8:	4608      	mov	r0, r1
 80071ca:	4611      	mov	r1, r2
 80071cc:	602b      	str	r3, [r5, #0]
 80071ce:	f7f9 ff09 	bl	8000fe4 <_kill>
 80071d2:	1c43      	adds	r3, r0, #1
 80071d4:	d102      	bne.n	80071dc <_kill_r+0x1c>
 80071d6:	682b      	ldr	r3, [r5, #0]
 80071d8:	b103      	cbz	r3, 80071dc <_kill_r+0x1c>
 80071da:	6023      	str	r3, [r4, #0]
 80071dc:	bd38      	pop	{r3, r4, r5, pc}
 80071de:	bf00      	nop
 80071e0:	2000036c 	.word	0x2000036c

080071e4 <_getpid_r>:
 80071e4:	f7f9 bef6 	b.w	8000fd4 <_getpid>

080071e8 <__sread>:
 80071e8:	b510      	push	{r4, lr}
 80071ea:	460c      	mov	r4, r1
 80071ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f0:	f000 f89c 	bl	800732c <_read_r>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	bfab      	itete	ge
 80071f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071fa:	89a3      	ldrhlt	r3, [r4, #12]
 80071fc:	181b      	addge	r3, r3, r0
 80071fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007202:	bfac      	ite	ge
 8007204:	6563      	strge	r3, [r4, #84]	; 0x54
 8007206:	81a3      	strhlt	r3, [r4, #12]
 8007208:	bd10      	pop	{r4, pc}

0800720a <__swrite>:
 800720a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720e:	461f      	mov	r7, r3
 8007210:	898b      	ldrh	r3, [r1, #12]
 8007212:	05db      	lsls	r3, r3, #23
 8007214:	4605      	mov	r5, r0
 8007216:	460c      	mov	r4, r1
 8007218:	4616      	mov	r6, r2
 800721a:	d505      	bpl.n	8007228 <__swrite+0x1e>
 800721c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007220:	2302      	movs	r3, #2
 8007222:	2200      	movs	r2, #0
 8007224:	f000 f868 	bl	80072f8 <_lseek_r>
 8007228:	89a3      	ldrh	r3, [r4, #12]
 800722a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800722e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007232:	81a3      	strh	r3, [r4, #12]
 8007234:	4632      	mov	r2, r6
 8007236:	463b      	mov	r3, r7
 8007238:	4628      	mov	r0, r5
 800723a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800723e:	f000 b817 	b.w	8007270 <_write_r>

08007242 <__sseek>:
 8007242:	b510      	push	{r4, lr}
 8007244:	460c      	mov	r4, r1
 8007246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800724a:	f000 f855 	bl	80072f8 <_lseek_r>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	89a3      	ldrh	r3, [r4, #12]
 8007252:	bf15      	itete	ne
 8007254:	6560      	strne	r0, [r4, #84]	; 0x54
 8007256:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800725a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800725e:	81a3      	strheq	r3, [r4, #12]
 8007260:	bf18      	it	ne
 8007262:	81a3      	strhne	r3, [r4, #12]
 8007264:	bd10      	pop	{r4, pc}

08007266 <__sclose>:
 8007266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726a:	f000 b813 	b.w	8007294 <_close_r>
	...

08007270 <_write_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4d07      	ldr	r5, [pc, #28]	; (8007290 <_write_r+0x20>)
 8007274:	4604      	mov	r4, r0
 8007276:	4608      	mov	r0, r1
 8007278:	4611      	mov	r1, r2
 800727a:	2200      	movs	r2, #0
 800727c:	602a      	str	r2, [r5, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	f7f9 fee7 	bl	8001052 <_write>
 8007284:	1c43      	adds	r3, r0, #1
 8007286:	d102      	bne.n	800728e <_write_r+0x1e>
 8007288:	682b      	ldr	r3, [r5, #0]
 800728a:	b103      	cbz	r3, 800728e <_write_r+0x1e>
 800728c:	6023      	str	r3, [r4, #0]
 800728e:	bd38      	pop	{r3, r4, r5, pc}
 8007290:	2000036c 	.word	0x2000036c

08007294 <_close_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4d06      	ldr	r5, [pc, #24]	; (80072b0 <_close_r+0x1c>)
 8007298:	2300      	movs	r3, #0
 800729a:	4604      	mov	r4, r0
 800729c:	4608      	mov	r0, r1
 800729e:	602b      	str	r3, [r5, #0]
 80072a0:	f7f9 fef3 	bl	800108a <_close>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_close_r+0x1a>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_close_r+0x1a>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	2000036c 	.word	0x2000036c

080072b4 <_fstat_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	4d07      	ldr	r5, [pc, #28]	; (80072d4 <_fstat_r+0x20>)
 80072b8:	2300      	movs	r3, #0
 80072ba:	4604      	mov	r4, r0
 80072bc:	4608      	mov	r0, r1
 80072be:	4611      	mov	r1, r2
 80072c0:	602b      	str	r3, [r5, #0]
 80072c2:	f7f9 feee 	bl	80010a2 <_fstat>
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	d102      	bne.n	80072d0 <_fstat_r+0x1c>
 80072ca:	682b      	ldr	r3, [r5, #0]
 80072cc:	b103      	cbz	r3, 80072d0 <_fstat_r+0x1c>
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	bd38      	pop	{r3, r4, r5, pc}
 80072d2:	bf00      	nop
 80072d4:	2000036c 	.word	0x2000036c

080072d8 <_isatty_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4d06      	ldr	r5, [pc, #24]	; (80072f4 <_isatty_r+0x1c>)
 80072dc:	2300      	movs	r3, #0
 80072de:	4604      	mov	r4, r0
 80072e0:	4608      	mov	r0, r1
 80072e2:	602b      	str	r3, [r5, #0]
 80072e4:	f7f9 feed 	bl	80010c2 <_isatty>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_isatty_r+0x1a>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_isatty_r+0x1a>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	2000036c 	.word	0x2000036c

080072f8 <_lseek_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	4d07      	ldr	r5, [pc, #28]	; (8007318 <_lseek_r+0x20>)
 80072fc:	4604      	mov	r4, r0
 80072fe:	4608      	mov	r0, r1
 8007300:	4611      	mov	r1, r2
 8007302:	2200      	movs	r2, #0
 8007304:	602a      	str	r2, [r5, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	f7f9 fee6 	bl	80010d8 <_lseek>
 800730c:	1c43      	adds	r3, r0, #1
 800730e:	d102      	bne.n	8007316 <_lseek_r+0x1e>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	b103      	cbz	r3, 8007316 <_lseek_r+0x1e>
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	2000036c 	.word	0x2000036c

0800731c <_malloc_usable_size_r>:
 800731c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007320:	1f18      	subs	r0, r3, #4
 8007322:	2b00      	cmp	r3, #0
 8007324:	bfbc      	itt	lt
 8007326:	580b      	ldrlt	r3, [r1, r0]
 8007328:	18c0      	addlt	r0, r0, r3
 800732a:	4770      	bx	lr

0800732c <_read_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4d07      	ldr	r5, [pc, #28]	; (800734c <_read_r+0x20>)
 8007330:	4604      	mov	r4, r0
 8007332:	4608      	mov	r0, r1
 8007334:	4611      	mov	r1, r2
 8007336:	2200      	movs	r2, #0
 8007338:	602a      	str	r2, [r5, #0]
 800733a:	461a      	mov	r2, r3
 800733c:	f7f9 fe6c 	bl	8001018 <_read>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	d102      	bne.n	800734a <_read_r+0x1e>
 8007344:	682b      	ldr	r3, [r5, #0]
 8007346:	b103      	cbz	r3, 800734a <_read_r+0x1e>
 8007348:	6023      	str	r3, [r4, #0]
 800734a:	bd38      	pop	{r3, r4, r5, pc}
 800734c:	2000036c 	.word	0x2000036c

08007350 <_init>:
 8007350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007352:	bf00      	nop
 8007354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007356:	bc08      	pop	{r3}
 8007358:	469e      	mov	lr, r3
 800735a:	4770      	bx	lr

0800735c <_fini>:
 800735c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800735e:	bf00      	nop
 8007360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007362:	bc08      	pop	{r3}
 8007364:	469e      	mov	lr, r3
 8007366:	4770      	bx	lr
