// Seed: 1549773292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  assign module_1._id_1 = 0;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_11 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_1 = 32'd36
) (
    output tri _id_0,
    input supply1 _id_1
);
  wire id_3;
  assign {id_3, id_1} = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [id_0  &  -1 : id_1] id_4;
  assign id_0 = id_3;
  logic [-1 'd0 <->  id_1 : -1  ?  -1 : 1  ?  -1 : -1 'b0] id_5;
  ;
endmodule
