<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="DMA_Write_TestBench_behav.wdb" id="1">
         <top_modules>
            <top_module name="DMA_Write_TestBench" />
            <top_module name="axi_bram_ctrl_funcs" />
            <top_module name="axi_dma_pkg" />
            <top_module name="glbl" />
            <top_module name="lib_pkg" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="198548333fs"></ZoomStartTime>
      <ZoomEndTime time="205993334fs"></ZoomEndTime>
      <Cursor1Time time="200390000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="234"></NameColumnWidth>
      <ValueColumnWidth column_width="145"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="30" />
   <wvobject fp_name="/DMA_Write_TestBench/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/DMA_DA_CONFIG" type="array">
      <obj_property name="ElementShortName">DMA_DA_CONFIG[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_DA_CONFIG[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/DMA_LENGTH_CONFIG" type="array">
      <obj_property name="ElementShortName">DMA_LENGTH_CONFIG[25:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_LENGTH_CONFIG[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/DMA_WRITE_VALID" type="logic">
      <obj_property name="ElementShortName">DMA_WRITE_VALID</obj_property>
      <obj_property name="ObjectShortName">DMA_WRITE_VALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/DMA_WRITE_IDLE" type="logic">
      <obj_property name="ElementShortName">DMA_WRITE_IDLE</obj_property>
      <obj_property name="ObjectShortName">DMA_WRITE_IDLE</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/DMA_WRITE_INT" type="logic">
      <obj_property name="ElementShortName">DMA_WRITE_INT</obj_property>
      <obj_property name="ObjectShortName">DMA_WRITE_INT</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/blk_mem_gen_0/addra" type="array">
      <obj_property name="ElementShortName">addra[31:0]</obj_property>
      <obj_property name="ObjectShortName">addra[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/blk_mem_gen_0/dina" type="array">
      <obj_property name="ElementShortName">dina[31:0]</obj_property>
      <obj_property name="ObjectShortName">dina[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">M_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/state" type="array">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/write_state" type="array">
      <obj_property name="ElementShortName">write_state[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_AWPROT" type="array">
      <obj_property name="ElementShortName">M_AXI_AWPROT[2:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWPROT[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">M_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">M_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">M_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">M_AXI_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">M_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">M_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">M_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">M_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">M_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">M_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_ARPROT" type="array">
      <obj_property name="ElementShortName">M_AXI_ARPROT[2:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARPROT[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">M_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">M_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">M_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">M_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">M_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/DMA_Write_TestBench/Test/DMA_Write_Desgin_i/DMA_Write_Control_0/inst/DMA_Write_Control_v1_0_M00_AXI_inst/M_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">M_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">M_AXI_RREADY</obj_property>
   </wvobject>
</wave_config>
