[Files List]
C:/Aldec/Active-HDL-15-x64/vlib/std/src/standard.vhd=S
C:/Aldec/Active-HDL-15-x64/vlib/std/src/textio.vhd=S
C:/Aldec/Active-HDL-15-x64/vlib/ieee/src/std_logic_1164.vhdl=S
C:/Aldec/Active-HDL-15-x64/vlib/ieee/src/std_logic_1164-body.vhdl=S
C:/Aldec/Active-HDL-15-x64/vlib/ieee/src/numeric_std.vhdl=S
C:/Aldec/Active-HDL-15-x64/vlib/ieee/src/numeric_std-body.vhdl=S
C:/Aldec/My_Designs/midterm_project/gates/src/and2.vhd=S
C:/Aldec/My_Designs/midterm_project/gates/src/xor2.vhd=S
C:/Aldec/My_Designs/midterm_project/gates/src/or2.vhd=S
C:/Aldec/My_Designs/midterm_project/half_adder/src/half_adder.vhd=S
C:/Aldec/My_Designs/midterm_project/full_adder/src/full_adder.vhd=S
C:/Aldec/My_Designs/midterm_project/adder16/src/adder16.vhd=S
C:/Aldec/My_Designs/midterm_project/adder16/src/adder16_tb.vhd=S
