{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631567743444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631567743445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 18:15:43 2021 " "Processing started: Mon Sep 13 18:15:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631567743445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567743445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula5 -c Aula5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula5 -c Aula5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567743445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631567743617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631567743617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "MemoriaRAM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MemoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749941 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "MemoriaRAM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MemoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "MuxGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MuxGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "MuxGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MuxGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EdgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file EdgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/EdgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/EdgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "EdgeDetector.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/EdgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MemoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749943 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/MemoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749943 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaSomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/UlaSomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/UlaSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aula5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Aula5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula5-arquitetura " "Found design unit 1: Aula5-arquitetura" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula5 " "Found entity 1: Aula5" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/SomaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/SomaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicaDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicaDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-arch_name " "Found design unit 1: LogicaDesvio-arch_name" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador1X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador1X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador1X1-comportamento " "Found design unit 1: Registrador1X1-comportamento" {  } { { "Registrador1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Registrador1X1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador1X1 " "Found entity 1: Registrador1X1" {  } { { "Registrador1X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Registrador1X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631567749946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567749946 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "sel Aula5.vhd(113) " "VHDL Association List error at Aula5.vhd(113): formal \"sel\" does not exist" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 113 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JMP Aula5.vhd(112) " "VHDL error at Aula5.vhd(112): formal port or parameter \"JMP\" must have actual or default value" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 112 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JMP LogicaDesvio.vhd(9) " "HDL error at LogicaDesvio.vhd(9): see declaration for object \"JMP\"" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RET Aula5.vhd(112) " "VHDL error at Aula5.vhd(112): formal port or parameter \"RET\" must have actual or default value" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 112 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RET LogicaDesvio.vhd(9) " "HDL error at LogicaDesvio.vhd(9): see declaration for object \"RET\"" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JSR Aula5.vhd(112) " "VHDL error at Aula5.vhd(112): formal port or parameter \"JSR\" must have actual or default value" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 112 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JSR LogicaDesvio.vhd(9) " "HDL error at LogicaDesvio.vhd(9): see declaration for object \"JSR\"" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JEQ Aula5.vhd(112) " "VHDL error at Aula5.vhd(112): formal port or parameter \"JEQ\" must have actual or default value" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 112 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JEQ LogicaDesvio.vhd(9) " "HDL error at LogicaDesvio.vhd(9): see declaration for object \"JEQ\"" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "FLAG Aula5.vhd(112) " "VHDL error at Aula5.vhd(112): formal port or parameter \"FLAG\" must have actual or default value" {  } { { "Aula5.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/Aula5.vhd" 112 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "FLAG LogicaDesvio.vhd(9) " "HDL error at LogicaDesvio.vhd(9): see declaration for object \"FLAG\"" {  } { { "LogicaDesvio.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Aula5/LogicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631567749948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631567750009 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 13 18:15:50 2021 " "Processing ended: Mon Sep 13 18:15:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631567750009 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631567750009 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631567750009 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631567750009 ""}
