<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k160tfbg484-1" LaunchTime="1535745911">
  <File Type="VDS-TIMING-PB" Name="kernel_seidel_2d_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="kernel_seidel_2d_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="kernel_seidel_2d.dcp"/>
  <File Type="REPORTS-TCL" Name="kernel_seidel_2d_reports.tcl"/>
  <File Type="PA-TCL" Name="kernel_seidel_2d.tcl"/>
  <File Type="RDS-RDS" Name="kernel_seidel_2d.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="kernel_seidel_2d_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="kernel_seidel_2d_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="kernel_seidel_2d_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/kernel_seidel_2d_ap_dadd_12_no_dsp_64.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/kernel_seidel_2d.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/kernel_seidel_2d_bkb.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/kernel_seidel_2d_cud.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/kernel_seidel_2d_dEe.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="kernel_seidel_2d"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/kernel_seidel_2d.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="MoreOptsStr"><![CDATA[-directive sdx_optimization_effort_high -no_iobuf -mode out_of_context]]></Option>
    </Step>
  </Strategy>
</GenRun>
