
*** Running vivado
    with args -log PE_FC_ANN_tb.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PE_FC_ANN_tb.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PE_FC_ANN_tb.tcl -notrace
Command: synth_design -top PE_FC_ANN_tb -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2611] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/Assign/fp_add.v:18]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 275.684 ; gain = 61.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PE_FC_ANN_tb' [E:/trashCan/Projects/Assign/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/trashCan/Projects/Assign/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:24]
INFO: [Synth 8-638] synthesizing module 'PE_FC_ANN' [E:/trashCan/Projects/Assign/PE_FC_ANN.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [E:/trashCan/Projects/Assign/tuturu.v:23]
INFO: [Synth 8-256] done synthesizing module 'fpMul' (1#1) [E:/trashCan/Projects/Assign/tuturu.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'flp_a' does not match port width (32) of module 'fpMul' [E:/trashCan/Projects/Assign/PE_FC_ANN.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'flp_b' does not match port width (32) of module 'fpMul' [E:/trashCan/Projects/Assign/PE_FC_ANN.v:24]
WARNING: [Synth 8-350] instance 'fmul' of module 'fpMul' requires 7 connections, but only 6 given [E:/trashCan/Projects/Assign/PE_FC_ANN.v:22]
INFO: [Synth 8-638] synthesizing module 'fp_add' [E:/trashCan/Projects/Assign/fp_add.v:1]
INFO: [Synth 8-256] done synthesizing module 'fp_add' (2#1) [E:/trashCan/Projects/Assign/fp_add.v:1]
INFO: [Synth 8-256] done synthesizing module 'PE_FC_ANN' (3#1) [E:/trashCan/Projects/Assign/PE_FC_ANN.v:1]
WARNING: [Synth 8-350] instance 'PE_FC_ANN1' of module 'PE_FC_ANN' requires 5 connections, but only 4 given [E:/trashCan/Projects/Assign/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:24]
WARNING: [Synth 8-85] always block has no event control specified [E:/trashCan/Projects/Assign/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:21]
INFO: [Synth 8-256] done synthesizing module 'PE_FC_ANN_tb' (4#1) [E:/trashCan/Projects/Assign/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 292.457 ; gain = 78.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 292.457 ; gain = 78.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 292.457 ; gain = 78.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/trashCan/Projects/Assign/fp_add.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'mantissa_reg' [E:/trashCan/Projects/Assign/fp_add.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 301.109 ; gain = 86.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module PE_FC_ANN 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 450.645 ; gain = 236.293
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP PE_FC_ANN1/fmul/exp_sum1, operation Mode is: (A:0x80c452)*(B:0xa4f1).
DSP Report: operator PE_FC_ANN1/fmul/exp_sum1 is absorbed into DSP PE_FC_ANN1/fmul/exp_sum1.
DSP Report: operator PE_FC_ANN1/fmul/exp_sum1 is absorbed into DSP PE_FC_ANN1/fmul/exp_sum1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpMul       | (A:0x80c452)*(B:0xa4f1) | No           | 25     | 17     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[22] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[21] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[20] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[19] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[18] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[17] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[16] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[15] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[14] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[13] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[12] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[11] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[10] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[9] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[8] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[7] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[6] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[5] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[4] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[3] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[2] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[1] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[0] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[22]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[21]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[20]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[19]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[18]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[17]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[16]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[15]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[14]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[13]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[12]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[11]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[10]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[9]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[8]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[7]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[6]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[5]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[4]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[3]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[2]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[1]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/mantissa_reg[0]__0 ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[31] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[30] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[29] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[28] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[27] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[26] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[25] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[24] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[23] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[22] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[21] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[20] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[19] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[18] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[17] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[16] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[15] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[14] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[13] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[12] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[11] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[10] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[9] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[8] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[7] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[6] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[5] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[4] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[3] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[2] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[1] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/output_fc_reg[0] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/shifting_reg ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[23] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[22] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[21] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[20] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[19] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[18] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[17] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[16] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[15] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[14] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[13] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[12] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[11] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[10] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[9] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[8] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[7] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[6] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[5] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[4] ) is unused and will be removed from module PE_FC_ANN_tb.
WARNING: [Synth 8-3332] Sequential element (\PE_FC_ANN1/fadd/fract_c_reg[3] ) is unused and will be removed from module PE_FC_ANN_tb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.887 ; gain = 237.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.922 ; gain = 216.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 451.922 ; gain = 237.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 519.520 ; gain = 295.805
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 519.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 22:01:36 2020...
