$date
	Sun Oct 23 10:02:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#979804
b11100 !
1"
#979806
b11100 &
b11100 %
1$
#979807
0"
#979810
b1110 &
b1110 %
#979814
b111 &
b111 %
#979818
b10110 &
b10110 %
#979822
b1011 &
b1011 %
#979826
b100010 &
b100010 %
#979830
b10001 &
b10001 %
#979834
b110100 &
b110100 %
#979838
b11010 &
b11010 %
#979842
b1101 &
b1101 %
#979846
b101000 &
b101000 %
#979850
b10100 &
b10100 %
#979854
b1010 &
b1010 %
#979858
b101 &
b101 %
#979862
b10000 &
b10000 %
#979866
b1000 &
b1000 %
#979870
b100 &
b100 %
#979874
b10 &
b10 %
#979878
b1 &
1#
b1 %
#979882
b0 &
b0 %
0#
0$
#1986163
b1010 !
1"
#1986166
b1010 &
b1010 %
1$
#1986167
0"
#1986170
b101 &
b101 %
#1986174
b10000 &
b10000 %
#1986178
b1000 &
b1000 %
#1986182
b100 &
b100 %
#1986186
b10 &
b10 %
#1986190
b1 &
1#
b1 %
#1986194
b0 &
b0 %
0#
0$
#2926669
b11010 !
1"
#2926670
b11010 &
b11010 %
1$
#2926671
0"
#2926674
b1101 &
b1101 %
#2926678
b101000 &
b101000 %
#2926682
b10100 &
b10100 %
#2926686
b1010 &
b1010 %
#2926690
b101 &
b101 %
#2926694
b10000 &
b10000 %
#2926698
b1000 &
b1000 %
#2926702
b100 &
b100 %
#2926706
b10 &
b10 %
#2926710
b1 &
1#
b1 %
#2926714
b0 &
b0 %
0#
0$
#4500012
