// Seed: 23858480
program module_0;
  wire id_1;
  assign module_2.id_29 = 0;
endprogram
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_6 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire _id_1;
  uwire id_5 = -1 && -1 & id_5;
  parameter id_6 = 1;
  tri1 [!  id_1  (  id_6  !==  -1  ) : 1 'b0] id_7 = -1'b0;
  assign id_7 = 1;
  assign id_3 = id_1;
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7
    , id_33,
    input tri id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output uwire id_15,
    input supply1 id_16,
    input wire id_17,
    output tri0 id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri id_23,
    input tri0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    output supply0 id_27,
    output supply1 id_28,
    input wor id_29,
    input tri1 id_30,
    output supply1 id_31
);
  if (!{1{1}}) assign id_28 = id_33;
  module_0 modCall_1 ();
  assign id_33 = id_24;
  parameter id_34 = 1;
  assign id_28 = id_6;
endmodule
