Fitter report for MaxADC
Thu Oct 07 13:12:09 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 07 13:12:09 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MaxADC                                      ;
; Top-level Entity Name              ; MaxADC_TOP                                  ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,091 / 49,760 ( 2 % )                      ;
;     Total combinational functions  ; 934 / 49,760 ( 2 % )                        ;
;     Dedicated logic registers      ; 592 / 49,760 ( 1 % )                        ;
; Total registers                    ; 592                                         ;
; Total pins                         ; 234 / 360 ( 65 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
;     Processor 3            ;   5.0%      ;
;     Processor 4            ;   5.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                           ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                 ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|out_payload[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
+------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; RefClk     ; PIN_M9        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2078 ) ; 0.00 % ( 0 / 2078 )        ; 0.00 % ( 0 / 2078 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2078 ) ; 0.00 % ( 0 / 2078 )        ; 0.00 % ( 0 / 2078 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1838 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 199 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 41 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 1,091 / 49,760 ( 2 % )      ;
;     -- Combinational with no register       ; 499                         ;
;     -- Register only                        ; 157                         ;
;     -- Combinational with a register        ; 435                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 446                         ;
;     -- 3 input functions                    ; 205                         ;
;     -- <=2 input functions                  ; 283                         ;
;     -- Register only                        ; 157                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 805                         ;
;     -- arithmetic mode                      ; 129                         ;
;                                             ;                             ;
; Total registers*                            ; 592 / 51,509 ( 1 % )        ;
;     -- Dedicated logic registers            ; 592 / 49,760 ( 1 % )        ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 89 / 3,110 ( 3 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 234 / 360 ( 65 % )          ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )             ;
;                                             ;                             ;
; M9Ks                                        ; 2 / 182 ( 1 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )               ;
; ADC blocks                                  ; 1 / 2 ( 50 % )              ;
; Total block memory bits                     ; 1,536 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 1,677,312 ( 1 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )             ;
; PLLs                                        ; 1 / 4 ( 25 % )              ;
; Global signals                              ; 5                           ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Remote update blocks                        ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 0.4% / 0.4% / 0.4%          ;
; Peak interconnect usage (total/H/V)         ; 5.9% / 5.6% / 6.3%          ;
; Maximum fan-out                             ; 298                         ;
; Highest non-global fan-out                  ; 52                          ;
; Total fan-out                               ; 5347                        ;
; Average fan-out                             ; 2.47                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                            ;
;                                             ;                     ;                       ;                                ;
; Total logic elements                        ; 953 / 49760 ( 2 % ) ; 138 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 439                 ; 60                    ; 0                              ;
;     -- Register only                        ; 140                 ; 17                    ; 0                              ;
;     -- Combinational with a register        ; 374                 ; 61                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                                ;
;     -- 4 input functions                    ; 391                 ; 55                    ; 0                              ;
;     -- 3 input functions                    ; 177                 ; 28                    ; 0                              ;
;     -- <=2 input functions                  ; 245                 ; 38                    ; 0                              ;
;     -- Register only                        ; 140                 ; 17                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Logic elements by mode                      ;                     ;                       ;                                ;
;     -- normal mode                          ; 692                 ; 113                   ; 0                              ;
;     -- arithmetic mode                      ; 121                 ; 8                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Total registers                             ; 514                 ; 78                    ; 0                              ;
;     -- Dedicated logic registers            ; 514 / 49760 ( 1 % ) ; 78 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Total LABs:  partially or completely used   ; 77 / 3110 ( 2 % )   ; 15 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                     ;                       ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                              ;
; I/O pins                                    ; 234                 ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )     ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 1536                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 182 ( 1 % )     ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 5 / 24 ( 20 % )     ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )     ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                     ;                       ;                                ;
; Connections                                 ;                     ;                       ;                                ;
;     -- Input Connections                    ; 348                 ; 114                   ; 1                              ;
;     -- Registered Input Connections         ; 222                 ; 87                    ; 0                              ;
;     -- Output Connections                   ; 339                 ; 121                   ; 3                              ;
;     -- Registered Output Connections        ; 0                   ; 121                   ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Internal Connections                        ;                     ;                       ;                                ;
;     -- Total Connections                    ; 4821                ; 761                   ; 25                             ;
;     -- Registered Connections               ; 1623                ; 533                   ; 0                              ;
;                                             ;                     ;                       ;                                ;
; External Connections                        ;                     ;                       ;                                ;
;     -- Top                                  ; 448                 ; 235                   ; 4                              ;
;     -- sld_hub:auto_hub                     ; 235                 ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 4                   ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Partition Interface                         ;                     ;                       ;                                ;
;     -- Input Ports                          ; 216                 ; 38                    ; 1                              ;
;     -- Output Ports                         ; 51                  ; 55                    ; 2                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Registered Ports                            ;                     ;                       ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 22                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Port Connectivity                           ;                     ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 4                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 44                    ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Discrete_FIR_Filter_coeff[0][0]  ; U6    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][10] ; C9    ; 7        ; 46           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][11] ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][12] ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][13] ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][1]  ; J12   ; 7        ; 54           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][2]  ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][3]  ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][4]  ; L15   ; 6        ; 78           ; 36           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][5]  ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][6]  ; L14   ; 6        ; 78           ; 36           ; 22           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][7]  ; D5    ; 8        ; 24           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][8]  ; B3    ; 8        ; 26           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[0][9]  ; P18   ; 5        ; 78           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][0]  ; J10   ; 8        ; 34           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][10] ; G1    ; 1B       ; 0            ; 26           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][11] ; E15   ; 7        ; 74           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][12] ; D7    ; 8        ; 29           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][13] ; W3    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][1]  ; A15   ; 7        ; 58           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][2]  ; AA5   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][3]  ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][4]  ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][5]  ; B22   ; 6        ; 78           ; 43           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][6]  ; W7    ; 3        ; 24           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][7]  ; L19   ; 6        ; 78           ; 37           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][8]  ; AA8   ; 3        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[1][9]  ; T21   ; 5        ; 78           ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][0]  ; P11   ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][10] ; Y8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][11] ; C15   ; 7        ; 60           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][12] ; L2    ; 1B       ; 0            ; 28           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][13] ; P22   ; 5        ; 78           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][1]  ; L9    ; 1B       ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][2]  ; Y18   ; 4        ; 58           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][3]  ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][4]  ; P10   ; 3        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][5]  ; A4    ; 8        ; 31           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][6]  ; A5    ; 8        ; 31           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][7]  ; E13   ; 7        ; 56           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][8]  ; B17   ; 7        ; 69           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[2][9]  ; B19   ; 7        ; 69           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][0]  ; V4    ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][10] ; N9    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][11] ; A16   ; 7        ; 60           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][12] ; H1    ; 1B       ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][13] ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][1]  ; B4    ; 8        ; 26           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][2]  ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][3]  ; C5    ; 8        ; 24           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][4]  ; U2    ; 2        ; 0            ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][5]  ; AB15  ; 4        ; 51           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][6]  ; T18   ; 5        ; 78           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][7]  ; U3    ; 2        ; 0            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][8]  ; K15   ; 6        ; 78           ; 41           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[3][9]  ; M15   ; 6        ; 78           ; 33           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][0]  ; U4    ; 2        ; 0            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][10] ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][11] ; E6    ; 8        ; 20           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][12] ; B10   ; 7        ; 46           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][13] ; D13   ; 7        ; 56           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][1]  ; B1    ; 8        ; 22           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][2]  ; AA11  ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][3]  ; T5    ; 2        ; 0            ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][4]  ; Y6    ; 3        ; 20           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][5]  ; B20   ; 6        ; 78           ; 44           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][6]  ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][7]  ; V7    ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][8]  ; M14   ; 6        ; 78           ; 33           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[4][9]  ; D1    ; 1B       ; 0            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][0]  ; F1    ; 1B       ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][10] ; W15   ; 4        ; 54           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][11] ; R4    ; 2        ; 0            ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][12] ; AB18  ; 4        ; 69           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][13] ; M8    ; 2        ; 0            ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][1]  ; AA13  ; 4        ; 49           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][2]  ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][3]  ; N15   ; 6        ; 78           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][4]  ; C16   ; 7        ; 62           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][5]  ; R7    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][6]  ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][7]  ; R1    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][8]  ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[5][9]  ; E12   ; 7        ; 56           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][0]  ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][10] ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][11] ; AA7   ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][12] ; A2    ; 8        ; 26           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][13] ; E19   ; 6        ; 78           ; 40           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][1]  ; U19   ; 5        ; 78           ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][2]  ; R9    ; 3        ; 22           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][3]  ; E11   ; 8        ; 36           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][4]  ; W9    ; 3        ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][5]  ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][6]  ; F18   ; 6        ; 78           ; 40           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][7]  ; P1    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][8]  ; P13   ; 4        ; 51           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_coeff[6][9]  ; AB6   ; 3        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[0]        ; U1    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[10]       ; D10   ; 8        ; 31           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[11]       ; G17   ; 6        ; 78           ; 49           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[12]       ; F15   ; 7        ; 69           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[13]       ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[1]        ; AA6   ; 3        ; 29           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[2]        ; F20   ; 6        ; 78           ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[3]        ; B2    ; 8        ; 22           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[4]        ; D2    ; 1B       ; 0            ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[5]        ; V22   ; 5        ; 78           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[6]        ; T6    ; 2        ; 0            ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[7]        ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[8]        ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; Discrete_FIR_Filter_in[9]        ; E1    ; 1B       ; 0            ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk                              ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk_enable                       ; D6    ; 8        ; 22           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk_in                           ; R11   ; 3        ; 31           ; 0            ; 0            ; 299                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[0]                     ; V11   ; 4        ; 38           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[10]                    ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[11]                    ; E16   ; 7        ; 74           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[12]                    ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[13]                    ; M20   ; 6        ; 78           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[1]                     ; W5    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[2]                     ; F7    ; 8        ; 24           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[3]                     ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[4]                     ; V16   ; 4        ; 56           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[5]                     ; A19   ; 7        ; 66           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[6]                     ; A3    ; 8        ; 26           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[7]                     ; M4    ; 1B       ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[8]                     ; C22   ; 6        ; 78           ; 35           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; coeffs_in[9]                     ; D9    ; 8        ; 31           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[0]                       ; AA10  ; 3        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[10]                      ; U15   ; 4        ; 56           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[11]                      ; E14   ; 7        ; 66           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[12]                      ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[13]                      ; J20   ; 6        ; 78           ; 45           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[14]                      ; N8    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[15]                      ; E22   ; 6        ; 78           ; 33           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[16]                      ; R12   ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[17]                      ; H18   ; 6        ; 78           ; 45           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[18]                      ; N1    ; 2        ; 0            ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[19]                      ; F2    ; 1B       ; 0            ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[1]                       ; E18   ; 6        ; 78           ; 49           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[20]                      ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[21]                      ; D3    ; 1B       ; 0            ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[22]                      ; M18   ; 6        ; 78           ; 37           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[23]                      ; J13   ; 7        ; 60           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[24]                      ; R10   ; 3        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[25]                      ; R2    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[26]                      ; V8    ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[27]                      ; E21   ; 6        ; 78           ; 33           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[28]                      ; J1    ; 1B       ; 0            ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[29]                      ; W4    ; 3        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[2]                       ; A11   ; 7        ; 51           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[30]                      ; AA3   ; 3        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[31]                      ; A21   ; 6        ; 78           ; 44           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[3]                       ; T1    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[4]                       ; D15   ; 7        ; 66           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[5]                       ; V18   ; 5        ; 78           ; 15           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[6]                       ; P9    ; 3        ; 22           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[7]                       ; A18   ; 7        ; 66           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[8]                       ; P8    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_in[9]                       ; F19   ; 6        ; 78           ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; enb                              ; Y16   ; 4        ; 54           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[0]                     ; K8    ; 1B       ; 0            ; 30           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[10]                    ; Y13   ; 4        ; 51           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[11]                    ; C18   ; 7        ; 69           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[12]                    ; B21   ; 6        ; 78           ; 43           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[13]                    ; A20   ; 7        ; 66           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[1]                     ; P20   ; 5        ; 78           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[2]                     ; A8    ; 7        ; 46           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[3]                     ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[4]                     ; P12   ; 4        ; 40           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[5]                     ; E17   ; 6        ; 78           ; 43           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[6]                     ; C2    ; 8        ; 20           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[7]                     ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[8]                     ; A10   ; 7        ; 51           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; filter_in[9]                     ; AA16  ; 4        ; 56           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; reset                            ; L22   ; 5        ; 78           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; rst_in_L                         ; V10   ; 3        ; 31           ; 0            ; 21           ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[0]                 ; C13   ; 7        ; 58           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[1]                 ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[2]                 ; D17   ; 7        ; 74           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[3]                 ; L1    ; 1B       ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[4]                 ; U17   ; 5        ; 78           ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[5]                 ; R13   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[6]                 ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_address[7]                 ; L18   ; 6        ; 78           ; 37           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_done                       ; U5    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_enable                     ; E10   ; 8        ; 36           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+----------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Discrete_FIR_Filter_out[0]  ; C12   ; 7        ; 54           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[10] ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[11] ; W2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[12] ; H12   ; 7        ; 49           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[13] ; V14   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[14] ; U7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[1]  ; T19   ; 5        ; 78           ; 20           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[2]  ; AB14  ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[3]  ; M22   ; 5        ; 78           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[4]  ; AA14  ; 4        ; 51           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[5]  ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[6]  ; W16   ; 4        ; 60           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[7]  ; B15   ; 7        ; 58           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[8]  ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Discrete_FIR_Filter_out[9]  ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ce_out                      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[0]                 ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[10]                ; V12   ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[11]                ; C1    ; 1B       ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[12]                ; A12   ; 7        ; 54           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[13]                ; J11   ; 7        ; 49           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[14]                ; C6    ; 8        ; 29           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1]                 ; W6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2]                 ; L20   ; 6        ; 78           ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3]                 ; AA2   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4]                 ; AB20  ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5]                 ; R5    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6]                 ; A7    ; 7        ; 49           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7]                 ; M1    ; 2        ; 0            ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[8]                 ; Y3    ; 3        ; 24           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[9]                 ; B8    ; 7        ; 46           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[0]               ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[10]              ; U20   ; 5        ; 78           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[11]              ; V20   ; 5        ; 78           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[12]              ; R3    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[13]              ; L8    ; 1B       ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[14]              ; Y17   ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[1]               ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[2]               ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[3]               ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[4]               ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[5]               ; AB8   ; 3        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[6]               ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[7]               ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[8]               ; AB4   ; 3        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; filter_out[9]               ; Y7    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                ;
+----------+----------------------------------------------------+--------------------------------+----------------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name           ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+----------------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo        ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; coeffs_in[9]               ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; Discrete_FIR_Filter_in[10] ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~        ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~           ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; coeffs_in[2]               ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~           ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~         ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+----------------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 20 / 24 ( 83 % )  ; 2.5V          ; --           ;
; 2        ; 24 / 36 ( 67 % )  ; 2.5V          ; --           ;
; 3        ; 38 / 48 ( 79 % )  ; 2.5V          ; --           ;
; 4        ; 37 / 48 ( 77 % )  ; 2.5V          ; --           ;
; 5        ; 20 / 40 ( 50 % )  ; 2.5V          ; --           ;
; 6        ; 35 / 60 ( 58 % )  ; 2.5V          ; --           ;
; 7        ; 41 / 52 ( 79 % )  ; 2.5V          ; --           ;
; 8        ; 27 / 36 ( 75 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; Discrete_FIR_Filter_coeff[6][12]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 483        ; 8        ; coeffs_in[6]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 475        ; 8        ; Discrete_FIR_Filter_coeff[2][5]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 473        ; 8        ; Discrete_FIR_Filter_coeff[2][6]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; data_out[6]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 447        ; 7        ; filter_in[2]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 449        ; 7        ; Discrete_FIR_Filter_out[8]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 439        ; 7        ; filter_in[8]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 437        ; 7        ; data_in[2]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 435        ; 7        ; data_out[12]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 433        ; 7        ; Discrete_FIR_Filter_coeff[5][8]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 425        ; 7        ; Discrete_FIR_Filter_coeff[2][3]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 421        ; 7        ; Discrete_FIR_Filter_coeff[1][1]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 419        ; 7        ; Discrete_FIR_Filter_coeff[3][11]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; data_in[7]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 403        ; 7        ; coeffs_in[5]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 401        ; 7        ; filter_in[13]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 371        ; 6        ; data_in[31]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; Discrete_FIR_Filter_out[9]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; data_out[3]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; data_in[30]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; Discrete_FIR_Filter_coeff[1][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; Discrete_FIR_Filter_in[1]            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 158        ; 3        ; Discrete_FIR_Filter_coeff[6][11]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; Discrete_FIR_Filter_coeff[1][8]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; data_in[0]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; Discrete_FIR_Filter_coeff[4][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; filter_out[7]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; Discrete_FIR_Filter_coeff[5][1]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 201        ; 4        ; Discrete_FIR_Filter_out[4]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; data_in[12]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; filter_in[9]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; coeffs_in[10]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; write_address[1]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; Discrete_FIR_Filter_coeff[4][6]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; filter_out[8]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; Discrete_FIR_Filter_coeff[6][9]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 163        ; 3        ; Discrete_FIR_Filter_coeff[0][5]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; filter_out[5]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; Discrete_FIR_Filter_coeff[1][4]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; Discrete_FIR_Filter_coeff[3][13]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; Discrete_FIR_Filter_in[13]           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; Discrete_FIR_Filter_coeff[0][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; Discrete_FIR_Filter_out[2]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 203        ; 4        ; Discrete_FIR_Filter_coeff[3][5]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; Discrete_FIR_Filter_coeff[0][3]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; Discrete_FIR_Filter_coeff[5][12]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 213        ; 4        ; Discrete_FIR_Filter_in[7]            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; data_out[4]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; Discrete_FIR_Filter_coeff[4][1]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ; 493        ; 8        ; Discrete_FIR_Filter_in[3]            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B3       ; 484        ; 8        ; Discrete_FIR_Filter_coeff[0][8]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 486        ; 8        ; Discrete_FIR_Filter_coeff[3][1]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; data_out[9]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; Discrete_FIR_Filter_coeff[4][12]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 443        ; 7        ; filter_out[0]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; Discrete_FIR_Filter_in[8]            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 423        ; 7        ; Discrete_FIR_Filter_out[7]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; Discrete_FIR_Filter_coeff[2][8]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; Discrete_FIR_Filter_coeff[2][9]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 369        ; 6        ; Discrete_FIR_Filter_coeff[4][5]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 367        ; 6        ; filter_in[12]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 365        ; 6        ; Discrete_FIR_Filter_coeff[1][5]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; data_out[11]                         ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 499        ; 8        ; filter_in[6]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; Discrete_FIR_Filter_coeff[3][3]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 477        ; 8        ; data_out[14]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 467        ; 8        ; filter_out[2]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 465        ; 8        ; Discrete_FIR_Filter_out[10]          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; Discrete_FIR_Filter_coeff[0][10]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; Discrete_FIR_Filter_out[0]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 426        ; 7        ; write_address[0]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 424        ; 7        ; filter_out[1]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 418        ; 7        ; Discrete_FIR_Filter_coeff[2][11]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 416        ; 7        ; Discrete_FIR_Filter_coeff[5][4]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; filter_in[11]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; coeffs_in[8]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; Discrete_FIR_Filter_coeff[4][9]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 31         ; 1B       ; Discrete_FIR_Filter_in[4]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 29         ; 1B       ; data_in[21]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; Discrete_FIR_Filter_coeff[0][7]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 496        ; 8        ; clk_enable                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; Discrete_FIR_Filter_coeff[1][12]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; coeffs_in[9]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; Discrete_FIR_Filter_in[10]           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; filter_in[3]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 431        ; 7        ; Discrete_FIR_Filter_coeff[4][13]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; data_in[4]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; write_address[2]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; Discrete_FIR_Filter_in[9]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; ~ALTERA_ADC2IN8~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; ~ALTERA_ADC2IN1~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; Discrete_FIR_Filter_coeff[4][11]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; write_enable                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; Discrete_FIR_Filter_coeff[6][3]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; Discrete_FIR_Filter_coeff[5][9]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 430        ; 7        ; Discrete_FIR_Filter_coeff[2][7]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 406        ; 7        ; data_in[11]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 390        ; 7        ; Discrete_FIR_Filter_coeff[1][11]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 388        ; 7        ; coeffs_in[11]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ; 366        ; 6        ; filter_in[5]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E18      ; 387        ; 6        ; data_in[1]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E19      ; 352        ; 6        ; Discrete_FIR_Filter_coeff[6][13]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; data_in[27]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 333        ; 6        ; data_in[15]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; Discrete_FIR_Filter_coeff[5][0]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 43         ; 1B       ; data_in[19]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 7          ; 1A       ; ~ALTERA_ADC2IN4~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; coeffs_in[2]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; Discrete_FIR_Filter_in[12]           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; Discrete_FIR_Filter_coeff[6][6]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F19      ; 353        ; 6        ; data_in[9]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 342        ; 6        ; Discrete_FIR_Filter_in[2]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; Discrete_FIR_Filter_coeff[6][0]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; Discrete_FIR_Filter_coeff[1][10]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; ~ALTERA_ADC2IN6~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; ~ALTERA_ADC2IN3~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; Discrete_FIR_Filter_in[11]           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; Discrete_FIR_Filter_coeff[1][3]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; coeffs_in[12]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; Discrete_FIR_Filter_coeff[3][12]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; ~ALTERA_ADC2IN5~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; Discrete_FIR_Filter_out[12]          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; data_in[17]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; Discrete_FIR_Filter_coeff[6][5]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 321        ; 6        ; Discrete_FIR_Filter_coeff[4][10]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; data_in[28]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; ~ALTERA_ADC2IN2~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 468        ; 8        ; Discrete_FIR_Filter_coeff[1][0]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 446        ; 7        ; data_out[13]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ; 434        ; 7        ; Discrete_FIR_Filter_coeff[0][1]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 422        ; 7        ; data_in[23]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; data_out[0]                          ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; data_in[13]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; Discrete_FIR_Filter_coeff[5][6]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; ~ALTERA_ADC2IN7~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; filter_in[0]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; Discrete_FIR_Filter_coeff[3][8]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; write_address[3]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 39         ; 1B       ; Discrete_FIR_Filter_coeff[2][12]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; filter_out[13]                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 42         ; 1B       ; Discrete_FIR_Filter_coeff[2][1]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; Discrete_FIR_Filter_coeff[0][6]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 346        ; 6        ; Discrete_FIR_Filter_coeff[0][4]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; write_address[7]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L19      ; 349        ; 6        ; Discrete_FIR_Filter_coeff[1][7]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 351        ; 6        ; data_out[2]                          ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; reset                                ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 79         ; 2        ; data_out[7]                          ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; coeffs_in[7]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; Discrete_FIR_Filter_coeff[5][13]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; Discrete_FIR_Filter_coeff[4][8]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 332        ; 6        ; Discrete_FIR_Filter_coeff[3][9]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; data_in[22]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; coeffs_in[13]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 312        ; 5        ; coeffs_in[3]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 315        ; 5        ; Discrete_FIR_Filter_out[3]           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 87         ; 2        ; data_in[18]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 75         ; 2        ; ce_out                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; data_in[14]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ; 86         ; 2        ; Discrete_FIR_Filter_coeff[3][10]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; Discrete_FIR_Filter_coeff[0][13]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 322        ; 6        ; Discrete_FIR_Filter_coeff[5][3]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; Discrete_FIR_Filter_coeff[6][7]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; Discrete_FIR_Filter_out[5]           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; data_in[8]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ; 142        ; 3        ; data_in[6]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ; 154        ; 3        ; Discrete_FIR_Filter_coeff[2][4]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ; 166        ; 3        ; Discrete_FIR_Filter_coeff[2][0]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ; 178        ; 4        ; filter_in[4]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 198        ; 4        ; Discrete_FIR_Filter_coeff[6][8]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; Discrete_FIR_Filter_coeff[0][9]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; filter_in[1]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 305        ; 5        ; Discrete_FIR_Filter_coeff[5][2]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 303        ; 5        ; Discrete_FIR_Filter_coeff[2][13]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 121        ; 2        ; Discrete_FIR_Filter_coeff[5][7]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 123        ; 2        ; data_in[25]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 78         ; 2        ; filter_out[12]                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 80         ; 2        ; Discrete_FIR_Filter_coeff[5][11]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 82         ; 2        ; data_out[5]                          ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; Discrete_FIR_Filter_coeff[5][5]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; Discrete_FIR_Filter_coeff[6][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 152        ; 3        ; data_in[24]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 164        ; 3        ; clk_in                               ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; data_in[16]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 196        ; 4        ; write_address[5]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; data_in[3]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; Discrete_FIR_Filter_coeff[4][3]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T6       ; 122        ; 2        ; Discrete_FIR_Filter_in[6]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; Discrete_FIR_Filter_coeff[3][6]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ; 296        ; 5        ; Discrete_FIR_Filter_out[1]           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; Discrete_FIR_Filter_coeff[1][9]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; Discrete_FIR_Filter_in[0]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 90         ; 2        ; Discrete_FIR_Filter_coeff[3][4]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ; 93         ; 2        ; Discrete_FIR_Filter_coeff[3][7]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U4       ; 92         ; 2        ; Discrete_FIR_Filter_coeff[4][0]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 94         ; 2        ; write_done                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U6       ; 128        ; 3        ; Discrete_FIR_Filter_coeff[0][0]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U7       ; 130        ; 3        ; Discrete_FIR_Filter_out[14]          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; data_in[10]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; write_address[4]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; Discrete_FIR_Filter_coeff[6][1]      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 290        ; 5        ; filter_out[10]                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 300        ; 5        ; filter_out[3]                        ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; Discrete_FIR_Filter_coeff[3][0]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; Discrete_FIR_Filter_coeff[4][7]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ; 138        ; 3        ; data_in[26]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 160        ; 3        ; Discrete_FIR_Filter_coeff[0][12]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 162        ; 3        ; rst_in_L                             ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 172        ; 4        ; coeffs_in[0]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 174        ; 4        ; data_out[10]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; Discrete_FIR_Filter_out[13]          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; coeffs_in[4]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; data_in[5]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; filter_out[11]                       ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; Discrete_FIR_Filter_in[5]            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; Discrete_FIR_Filter_out[11]          ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; W3       ; 134        ; 3        ; Discrete_FIR_Filter_coeff[1][13]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W4       ; 132        ; 3        ; data_in[29]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W5       ; 124        ; 3        ; coeffs_in[1]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W6       ; 126        ; 3        ; data_out[1]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 148        ; 3        ; Discrete_FIR_Filter_coeff[1][6]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; Discrete_FIR_Filter_coeff[6][4]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; clk                                  ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 193        ; 4        ; write_address[6]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 195        ; 4        ; filter_in[7]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; Discrete_FIR_Filter_coeff[5][10]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 218        ; 4        ; Discrete_FIR_Filter_out[6]           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; filter_out[4]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; filter_out[6]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; data_out[8]                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; Discrete_FIR_Filter_coeff[4][4]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; filter_out[9]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; Discrete_FIR_Filter_coeff[2][10]     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; data_in[20]                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; filter_in[10]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; enb                                  ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; filter_out[14]                       ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; Discrete_FIR_Filter_coeff[2][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ; 224        ; 4        ; Discrete_FIR_Filter_coeff[3][2]      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; Discrete_FIR_Filter_coeff[0][11]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; Discrete_FIR_Filter_coeff[6][10]     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                     ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|pll7 ;
+-------------------------------+-----------------------------------------------------------------+
; SDC pin name                  ; adc_fir_connection|pll|sd1|pll7                                 ;
; PLL mode                      ; Normal                                                          ;
; Compensate clock              ; clock0                                                          ;
; Compensated input/output pins ; --                                                              ;
; Switchover type               ; --                                                              ;
; Input frequency 0             ; 50.0 MHz                                                        ;
; Input frequency 1             ; --                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                       ;
; VCO post scale K counter      ; 2                                                               ;
; VCO frequency control         ; Auto                                                            ;
; VCO phase shift step          ; 208 ps                                                          ;
; VCO multiply                  ; --                                                              ;
; VCO divide                    ; --                                                              ;
; Freq min lock                 ; 25.0 MHz                                                        ;
; Freq max lock                 ; 54.18 MHz                                                       ;
; M VCO Tap                     ; 0                                                               ;
; M Initial                     ; 1                                                               ;
; M value                       ; 12                                                              ;
; N value                       ; 1                                                               ;
; Charge pump current           ; setting 1                                                       ;
; Loop filter resistance        ; setting 27                                                      ;
; Loop filter capacitance       ; setting 0                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                              ;
; Bandwidth type                ; Medium                                                          ;
; Real time reconfigurable      ; Off                                                             ;
; Scan chain MIF file           ; --                                                              ;
; Preserve PLL counter order    ; Off                                                             ;
; PLL location                  ; PLL_1                                                           ;
; Inclk0 signal                 ; clk_in                                                          ;
; Inclk1 signal                 ; --                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                   ;
; Inclk1 signal type            ; --                                                              ;
+-------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------+
; Name                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                           ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------+
; ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; adc_fir_connection|pll|sd1|pll7|clk[0] ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------+


+------------------------------------------------------------------+
; I/O Assignment Warnings                                          ;
+----------------------------------+-------------------------------+
; Pin Name                         ; Reason                        ;
+----------------------------------+-------------------------------+
; data_in[0]                       ; Incomplete set of assignments ;
; data_in[1]                       ; Incomplete set of assignments ;
; data_in[2]                       ; Incomplete set of assignments ;
; data_in[3]                       ; Incomplete set of assignments ;
; data_in[4]                       ; Incomplete set of assignments ;
; data_in[5]                       ; Incomplete set of assignments ;
; data_in[6]                       ; Incomplete set of assignments ;
; data_in[7]                       ; Incomplete set of assignments ;
; data_in[8]                       ; Incomplete set of assignments ;
; data_in[9]                       ; Incomplete set of assignments ;
; data_in[10]                      ; Incomplete set of assignments ;
; data_in[11]                      ; Incomplete set of assignments ;
; data_in[12]                      ; Incomplete set of assignments ;
; data_in[13]                      ; Incomplete set of assignments ;
; data_in[14]                      ; Incomplete set of assignments ;
; data_in[15]                      ; Incomplete set of assignments ;
; data_in[16]                      ; Incomplete set of assignments ;
; data_in[17]                      ; Incomplete set of assignments ;
; data_in[18]                      ; Incomplete set of assignments ;
; data_in[19]                      ; Incomplete set of assignments ;
; data_in[20]                      ; Incomplete set of assignments ;
; data_in[21]                      ; Incomplete set of assignments ;
; data_in[22]                      ; Incomplete set of assignments ;
; data_in[23]                      ; Incomplete set of assignments ;
; data_in[24]                      ; Incomplete set of assignments ;
; data_in[25]                      ; Incomplete set of assignments ;
; data_in[26]                      ; Incomplete set of assignments ;
; data_in[27]                      ; Incomplete set of assignments ;
; data_in[28]                      ; Incomplete set of assignments ;
; data_in[29]                      ; Incomplete set of assignments ;
; data_in[30]                      ; Incomplete set of assignments ;
; data_in[31]                      ; Incomplete set of assignments ;
; data_out[0]                      ; Incomplete set of assignments ;
; data_out[1]                      ; Incomplete set of assignments ;
; data_out[2]                      ; Incomplete set of assignments ;
; data_out[3]                      ; Incomplete set of assignments ;
; data_out[4]                      ; Incomplete set of assignments ;
; data_out[5]                      ; Incomplete set of assignments ;
; data_out[6]                      ; Incomplete set of assignments ;
; data_out[7]                      ; Incomplete set of assignments ;
; data_out[8]                      ; Incomplete set of assignments ;
; data_out[9]                      ; Incomplete set of assignments ;
; data_out[10]                     ; Incomplete set of assignments ;
; data_out[11]                     ; Incomplete set of assignments ;
; data_out[12]                     ; Incomplete set of assignments ;
; data_out[13]                     ; Incomplete set of assignments ;
; data_out[14]                     ; Incomplete set of assignments ;
; clk                              ; Incomplete set of assignments ;
; reset                            ; Incomplete set of assignments ;
; clk_enable                       ; Incomplete set of assignments ;
; coeffs_in[0]                     ; Incomplete set of assignments ;
; coeffs_in[1]                     ; Incomplete set of assignments ;
; coeffs_in[2]                     ; Incomplete set of assignments ;
; coeffs_in[3]                     ; Incomplete set of assignments ;
; coeffs_in[4]                     ; Incomplete set of assignments ;
; coeffs_in[5]                     ; Incomplete set of assignments ;
; coeffs_in[6]                     ; Incomplete set of assignments ;
; coeffs_in[7]                     ; Incomplete set of assignments ;
; coeffs_in[8]                     ; Incomplete set of assignments ;
; coeffs_in[9]                     ; Incomplete set of assignments ;
; coeffs_in[10]                    ; Incomplete set of assignments ;
; coeffs_in[11]                    ; Incomplete set of assignments ;
; coeffs_in[12]                    ; Incomplete set of assignments ;
; coeffs_in[13]                    ; Incomplete set of assignments ;
; write_address[0]                 ; Incomplete set of assignments ;
; write_address[1]                 ; Incomplete set of assignments ;
; write_address[2]                 ; Incomplete set of assignments ;
; write_address[3]                 ; Incomplete set of assignments ;
; write_address[4]                 ; Incomplete set of assignments ;
; write_address[5]                 ; Incomplete set of assignments ;
; write_address[6]                 ; Incomplete set of assignments ;
; write_address[7]                 ; Incomplete set of assignments ;
; write_enable                     ; Incomplete set of assignments ;
; write_done                       ; Incomplete set of assignments ;
; filter_in[0]                     ; Incomplete set of assignments ;
; filter_in[1]                     ; Incomplete set of assignments ;
; filter_in[2]                     ; Incomplete set of assignments ;
; filter_in[3]                     ; Incomplete set of assignments ;
; filter_in[4]                     ; Incomplete set of assignments ;
; filter_in[5]                     ; Incomplete set of assignments ;
; filter_in[6]                     ; Incomplete set of assignments ;
; filter_in[7]                     ; Incomplete set of assignments ;
; filter_in[8]                     ; Incomplete set of assignments ;
; filter_in[9]                     ; Incomplete set of assignments ;
; filter_in[10]                    ; Incomplete set of assignments ;
; filter_in[11]                    ; Incomplete set of assignments ;
; filter_in[12]                    ; Incomplete set of assignments ;
; filter_in[13]                    ; Incomplete set of assignments ;
; ce_out                           ; Incomplete set of assignments ;
; filter_out[0]                    ; Incomplete set of assignments ;
; filter_out[1]                    ; Incomplete set of assignments ;
; filter_out[2]                    ; Incomplete set of assignments ;
; filter_out[3]                    ; Incomplete set of assignments ;
; filter_out[4]                    ; Incomplete set of assignments ;
; filter_out[5]                    ; Incomplete set of assignments ;
; filter_out[6]                    ; Incomplete set of assignments ;
; filter_out[7]                    ; Incomplete set of assignments ;
; filter_out[8]                    ; Incomplete set of assignments ;
; filter_out[9]                    ; Incomplete set of assignments ;
; filter_out[10]                   ; Incomplete set of assignments ;
; filter_out[11]                   ; Incomplete set of assignments ;
; filter_out[12]                   ; Incomplete set of assignments ;
; filter_out[13]                   ; Incomplete set of assignments ;
; filter_out[14]                   ; Incomplete set of assignments ;
; enb                              ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[0]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[1]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[2]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[3]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[4]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[5]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[6]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[7]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[8]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[9]        ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[10]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[11]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[12]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_in[13]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[6][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[5][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[4][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[3][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[2][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[1][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][0]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][1]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][2]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][3]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][4]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][5]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][6]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][7]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][8]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][9]  ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][10] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][11] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][12] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_coeff[0][13] ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[0]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[1]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[2]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[3]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[4]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[5]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[6]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[7]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[8]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[9]       ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[10]      ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[11]      ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[12]      ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[13]      ; Incomplete set of assignments ;
; Discrete_FIR_Filter_out[14]      ; Incomplete set of assignments ;
; clk_in                           ; Incomplete set of assignments ;
; rst_in_L                         ; Incomplete set of assignments ;
; data_in[0]                       ; Missing location assignment   ;
; data_in[1]                       ; Missing location assignment   ;
; data_in[2]                       ; Missing location assignment   ;
; data_in[3]                       ; Missing location assignment   ;
; data_in[4]                       ; Missing location assignment   ;
; data_in[5]                       ; Missing location assignment   ;
; data_in[6]                       ; Missing location assignment   ;
; data_in[7]                       ; Missing location assignment   ;
; data_in[8]                       ; Missing location assignment   ;
; data_in[9]                       ; Missing location assignment   ;
; data_in[10]                      ; Missing location assignment   ;
; data_in[11]                      ; Missing location assignment   ;
; data_in[12]                      ; Missing location assignment   ;
; data_in[13]                      ; Missing location assignment   ;
; data_in[14]                      ; Missing location assignment   ;
; data_in[15]                      ; Missing location assignment   ;
; data_in[16]                      ; Missing location assignment   ;
; data_in[17]                      ; Missing location assignment   ;
; data_in[18]                      ; Missing location assignment   ;
; data_in[19]                      ; Missing location assignment   ;
; data_in[20]                      ; Missing location assignment   ;
; data_in[21]                      ; Missing location assignment   ;
; data_in[22]                      ; Missing location assignment   ;
; data_in[23]                      ; Missing location assignment   ;
; data_in[24]                      ; Missing location assignment   ;
; data_in[25]                      ; Missing location assignment   ;
; data_in[26]                      ; Missing location assignment   ;
; data_in[27]                      ; Missing location assignment   ;
; data_in[28]                      ; Missing location assignment   ;
; data_in[29]                      ; Missing location assignment   ;
; data_in[30]                      ; Missing location assignment   ;
; data_in[31]                      ; Missing location assignment   ;
; data_out[0]                      ; Missing location assignment   ;
; data_out[1]                      ; Missing location assignment   ;
; data_out[2]                      ; Missing location assignment   ;
; data_out[3]                      ; Missing location assignment   ;
; data_out[4]                      ; Missing location assignment   ;
; data_out[5]                      ; Missing location assignment   ;
; data_out[6]                      ; Missing location assignment   ;
; data_out[7]                      ; Missing location assignment   ;
; data_out[8]                      ; Missing location assignment   ;
; data_out[9]                      ; Missing location assignment   ;
; data_out[10]                     ; Missing location assignment   ;
; data_out[11]                     ; Missing location assignment   ;
; data_out[12]                     ; Missing location assignment   ;
; data_out[13]                     ; Missing location assignment   ;
; data_out[14]                     ; Missing location assignment   ;
; clk                              ; Missing location assignment   ;
; clk_enable                       ; Missing location assignment   ;
; coeffs_in[0]                     ; Missing location assignment   ;
; coeffs_in[1]                     ; Missing location assignment   ;
; coeffs_in[2]                     ; Missing location assignment   ;
; coeffs_in[3]                     ; Missing location assignment   ;
; coeffs_in[4]                     ; Missing location assignment   ;
; coeffs_in[5]                     ; Missing location assignment   ;
; coeffs_in[6]                     ; Missing location assignment   ;
; coeffs_in[7]                     ; Missing location assignment   ;
; coeffs_in[8]                     ; Missing location assignment   ;
; coeffs_in[9]                     ; Missing location assignment   ;
; coeffs_in[10]                    ; Missing location assignment   ;
; coeffs_in[11]                    ; Missing location assignment   ;
; coeffs_in[12]                    ; Missing location assignment   ;
; coeffs_in[13]                    ; Missing location assignment   ;
; write_address[0]                 ; Missing location assignment   ;
; write_address[1]                 ; Missing location assignment   ;
; write_address[2]                 ; Missing location assignment   ;
; write_address[3]                 ; Missing location assignment   ;
; write_address[4]                 ; Missing location assignment   ;
; write_address[5]                 ; Missing location assignment   ;
; write_address[6]                 ; Missing location assignment   ;
; write_address[7]                 ; Missing location assignment   ;
; write_enable                     ; Missing location assignment   ;
; write_done                       ; Missing location assignment   ;
; filter_in[0]                     ; Missing location assignment   ;
; filter_in[1]                     ; Missing location assignment   ;
; filter_in[2]                     ; Missing location assignment   ;
; filter_in[3]                     ; Missing location assignment   ;
; filter_in[4]                     ; Missing location assignment   ;
; filter_in[5]                     ; Missing location assignment   ;
; filter_in[6]                     ; Missing location assignment   ;
; filter_in[7]                     ; Missing location assignment   ;
; filter_in[8]                     ; Missing location assignment   ;
; filter_in[9]                     ; Missing location assignment   ;
; filter_in[10]                    ; Missing location assignment   ;
; filter_in[11]                    ; Missing location assignment   ;
; filter_in[12]                    ; Missing location assignment   ;
; filter_in[13]                    ; Missing location assignment   ;
; ce_out                           ; Missing location assignment   ;
; filter_out[0]                    ; Missing location assignment   ;
; filter_out[1]                    ; Missing location assignment   ;
; filter_out[2]                    ; Missing location assignment   ;
; filter_out[3]                    ; Missing location assignment   ;
; filter_out[4]                    ; Missing location assignment   ;
; filter_out[5]                    ; Missing location assignment   ;
; filter_out[6]                    ; Missing location assignment   ;
; filter_out[7]                    ; Missing location assignment   ;
; filter_out[8]                    ; Missing location assignment   ;
; filter_out[9]                    ; Missing location assignment   ;
; filter_out[10]                   ; Missing location assignment   ;
; filter_out[11]                   ; Missing location assignment   ;
; filter_out[12]                   ; Missing location assignment   ;
; filter_out[13]                   ; Missing location assignment   ;
; filter_out[14]                   ; Missing location assignment   ;
; enb                              ; Missing location assignment   ;
; Discrete_FIR_Filter_in[0]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[1]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[2]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[3]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[4]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[5]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[6]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[7]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[8]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[9]        ; Missing location assignment   ;
; Discrete_FIR_Filter_in[10]       ; Missing location assignment   ;
; Discrete_FIR_Filter_in[11]       ; Missing location assignment   ;
; Discrete_FIR_Filter_in[12]       ; Missing location assignment   ;
; Discrete_FIR_Filter_in[13]       ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[6][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[5][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[4][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[3][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[2][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[1][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][0]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][1]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][2]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][3]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][4]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][5]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][6]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][7]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][8]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][9]  ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][10] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][11] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][12] ; Missing location assignment   ;
; Discrete_FIR_Filter_coeff[0][13] ; Missing location assignment   ;
; Discrete_FIR_Filter_out[0]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[1]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[2]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[3]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[4]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[5]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[6]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[7]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[8]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[9]       ; Missing location assignment   ;
; Discrete_FIR_Filter_out[10]      ; Missing location assignment   ;
; Discrete_FIR_Filter_out[11]      ; Missing location assignment   ;
; Discrete_FIR_Filter_out[12]      ; Missing location assignment   ;
; Discrete_FIR_Filter_out[13]      ; Missing location assignment   ;
; Discrete_FIR_Filter_out[14]      ; Missing location assignment   ;
; clk_in                           ; Missing location assignment   ;
; rst_in_L                         ; Missing location assignment   ;
+----------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |MaxADC_TOP                                                                                                                             ; 1091 (3)    ; 592 (0)                   ; 0 (0)         ; 1536        ; 2    ; 1          ; 0            ; 0       ; 0         ; 234  ; 0            ; 499 (3)      ; 157 (0)           ; 435 (0)          ; 0          ; |MaxADC_TOP                                                                                                                                                                                                                                                                                                                                            ; MaxADC_TOP                             ; work         ;
;    |ADC:adc_fir_connection|                                                                                                             ; 950 (0)     ; 514 (0)                   ; 0 (0)         ; 1536        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 436 (0)      ; 140 (0)           ; 374 (0)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection                                                                                                                                                                                                                                                                                                                     ; ADC                                    ; adc          ;
;       |ADC_ADC:adc|                                                                                                                     ; 148 (0)     ; 105 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 18 (0)            ; 88 (0)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc                                                                                                                                                                                                                                                                                                         ; ADC_ADC                                ; ADC          ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 98 (0)      ; 67 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 18 (0)            ; 49 (0)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                             ; altera_modular_adc_control             ; ADC          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 96 (93)     ; 67 (63)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 18 (15)           ; 49 (49)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                ; altera_modular_adc_control_fsm         ; ADC          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                                 ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                     ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                   ; fiftyfivenm_adcblock_top_wrapper       ; ADC          ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                             ; chsel_code_converter_sw_to_hw          ; ADC          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                          ; fiftyfivenm_adcblock_primitive_wrapper ; ADC          ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                                        ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 26 (26)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                   ; altera_modular_adc_sample_store        ; ADC          ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                      ; altera_modular_adc_sample_store_ram    ; ADC          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                             ; work         ;
;                   |altsyncram_v5s1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                                                                                                                       ; altsyncram_v5s1                        ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                              ; 19 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 13 (0)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                         ; altera_modular_adc_sequencer           ; ADC          ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                                ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                              ; altera_modular_adc_sequencer_csr       ; ADC          ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                            ; altera_modular_adc_sequencer_ctrl      ; ADC          ;
;       |ADC_AvalonBridge:avalonbridge|                                                                                                   ; 759 (0)     ; 387 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (0)      ; 120 (0)           ; 267 (0)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge                                                                                                                                                                                                                                                                                       ; ADC_AvalonBridge                       ; ADC          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 211 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 3 (0)             ; 77 (0)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                             ; altera_avalon_packets_to_master        ; ADC          ;
;             |packets_to_master:p2m|                                                                                                     ; 211 (211)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (131)    ; 3 (3)             ; 77 (77)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                       ; packets_to_master                      ; ADC          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                  ; ADC          ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                             ; work         ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                        ; altsyncram_m4g1                        ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 20 (20)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 5 (5)             ; 8 (8)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                 ; altera_avalon_st_bytes_to_packets      ; ADC          ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 466 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 203 (0)      ; 110 (0)           ; 153 (0)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                      ; altera_avalon_st_jtag_interface        ; ADC          ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 464 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 110 (0)           ; 153 (0)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                    ; altera_jtag_dc_streaming               ; ADC          ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 51 (21)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 36 (18)           ; 11 (1)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                        ; altera_avalon_st_clock_crosser         ; ADC          ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 19 (19)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 10 (10)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                            ; altera_avalon_st_pipeline_base         ; ADC          ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                   ; altera_std_synchronizer_nocut          ; ADC          ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                   ; altera_std_synchronizer_nocut          ; ADC          ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (17)           ; 2 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                             ; altera_jtag_src_crosser                ; ADC          ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                  ; altera_jtag_control_signal_crosser     ; ADC          ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                             ; altera_std_synchronizer                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 384 (356)   ; 186 (167)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (189)    ; 47 (31)           ; 140 (132)        ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                               ; altera_jtag_streaming                  ; ADC          ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                  ; altera_avalon_st_idle_inserter         ; ADC          ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                    ; altera_avalon_st_idle_remover          ; ADC          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                      ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                             ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                     ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                          ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                               ; altera_std_synchronizer                ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                            ; altera_jtag_sld_node                   ; ADC          ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                          ; sld_virtual_jtag_basic                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                 ; altera_avalon_st_packets_to_bytes      ; ADC          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; altera_reset_controller                ; ADC          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer              ; ADC          ;
;       |ADC_PLL:pll|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_PLL:pll                                                                                                                                                                                                                                                                                                         ; ADC_PLL                                ; ADC          ;
;          |ADC_PLL_altpll_5q22:sd1|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1                                                                                                                                                                                                                                                                                 ; ADC_PLL_altpll_5q22                    ; ADC          ;
;       |ADC_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 49 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 27 (0)           ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                             ; ADC_mm_interconnect_0                  ; ADC          ;
;          |ADC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                   ; ADC_mm_interconnect_0_cmd_demux        ; ADC          ;
;          |ADC_mm_interconnect_0_router:router|                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router                                                                                                                                                                                                                                         ; ADC_mm_interconnect_0_router           ; ADC          ;
;          |ADC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                       ; ADC_mm_interconnect_0_rsp_mux          ; ADC          ;
;          |altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|                                                                    ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                  ; ADC          ;
;          |altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|                                                                       ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; ADC          ;
;          |altera_merlin_master_agent:avalonbridge_master_agent|                                                                         ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent             ; ADC          ;
;          |altera_merlin_slave_translator:adc_sample_store_csr_translator|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator         ; ADC          ;
;          |altera_merlin_slave_translator:adc_sequencer_csr_translator|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; ADC          ;
;          |altera_merlin_traffic_limiter:avalonbridge_master_limiter|                                                                    ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter          ; ADC          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                ; ADC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer              ; ADC          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 138 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 17 (0)            ; 61 (0)           ; 0          ; |MaxADC_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 137 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 17 (0)            ; 61 (0)           ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 137 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 17 (0)            ; 61 (0)           ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 137 (6)     ; 78 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 17 (4)            ; 61 (0)           ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)     ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 13 (0)            ; 61 (0)           ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (92)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (46)      ; 13 (13)           ; 61 (35)          ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                              ;
+----------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; data_in[0]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[1]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[2]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[3]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[4]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[5]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[6]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[7]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[8]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[9]                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[10]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[11]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[12]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[13]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[14]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[15]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[16]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[17]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[18]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[19]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[20]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[21]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[22]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[23]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[24]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[25]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[26]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[27]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[28]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[29]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[30]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[31]                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_out[0]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[1]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[2]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[3]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[4]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[5]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[6]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[7]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[8]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[9]                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[10]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[11]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[12]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[13]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[14]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk                              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; reset                            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clk_enable                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[0]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[1]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[2]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[3]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[4]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[5]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[6]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[7]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[8]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[9]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[10]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[11]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[12]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; coeffs_in[13]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[0]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[1]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[2]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[3]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[4]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[5]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[6]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_address[7]                 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_enable                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; write_done                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[0]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[1]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[2]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[3]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[4]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[5]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[6]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[7]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[8]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[9]                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[10]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[11]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[12]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; filter_in[13]                    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ce_out                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[0]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[1]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[2]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[3]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[4]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[5]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[6]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[7]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[8]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[9]                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[10]                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[11]                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[12]                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[13]                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter_out[14]                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; enb                              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[8]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[9]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[10]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[11]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[12]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_in[13]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[6][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[5][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[4][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[3][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[2][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[1][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_coeff[0][13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Discrete_FIR_Filter_out[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_in                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_in_L                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                 ;
+----------------------------------+-------------------+---------+
; Source Pin / Fanout              ; Pad To Core Index ; Setting ;
+----------------------------------+-------------------+---------+
; data_in[0]                       ;                   ;         ;
; data_in[1]                       ;                   ;         ;
; data_in[2]                       ;                   ;         ;
; data_in[3]                       ;                   ;         ;
; data_in[4]                       ;                   ;         ;
; data_in[5]                       ;                   ;         ;
; data_in[6]                       ;                   ;         ;
; data_in[7]                       ;                   ;         ;
; data_in[8]                       ;                   ;         ;
; data_in[9]                       ;                   ;         ;
; data_in[10]                      ;                   ;         ;
; data_in[11]                      ;                   ;         ;
; data_in[12]                      ;                   ;         ;
; data_in[13]                      ;                   ;         ;
; data_in[14]                      ;                   ;         ;
; data_in[15]                      ;                   ;         ;
; data_in[16]                      ;                   ;         ;
; data_in[17]                      ;                   ;         ;
; data_in[18]                      ;                   ;         ;
; data_in[19]                      ;                   ;         ;
; data_in[20]                      ;                   ;         ;
; data_in[21]                      ;                   ;         ;
; data_in[22]                      ;                   ;         ;
; data_in[23]                      ;                   ;         ;
; data_in[24]                      ;                   ;         ;
; data_in[25]                      ;                   ;         ;
; data_in[26]                      ;                   ;         ;
; data_in[27]                      ;                   ;         ;
; data_in[28]                      ;                   ;         ;
; data_in[29]                      ;                   ;         ;
; data_in[30]                      ;                   ;         ;
; data_in[31]                      ;                   ;         ;
; clk                              ;                   ;         ;
; reset                            ;                   ;         ;
; clk_enable                       ;                   ;         ;
; coeffs_in[0]                     ;                   ;         ;
; coeffs_in[1]                     ;                   ;         ;
; coeffs_in[2]                     ;                   ;         ;
; coeffs_in[3]                     ;                   ;         ;
; coeffs_in[4]                     ;                   ;         ;
; coeffs_in[5]                     ;                   ;         ;
; coeffs_in[6]                     ;                   ;         ;
; coeffs_in[7]                     ;                   ;         ;
; coeffs_in[8]                     ;                   ;         ;
; coeffs_in[9]                     ;                   ;         ;
; coeffs_in[10]                    ;                   ;         ;
; coeffs_in[11]                    ;                   ;         ;
; coeffs_in[12]                    ;                   ;         ;
; coeffs_in[13]                    ;                   ;         ;
; write_address[0]                 ;                   ;         ;
; write_address[1]                 ;                   ;         ;
; write_address[2]                 ;                   ;         ;
; write_address[3]                 ;                   ;         ;
; write_address[4]                 ;                   ;         ;
; write_address[5]                 ;                   ;         ;
; write_address[6]                 ;                   ;         ;
; write_address[7]                 ;                   ;         ;
; write_enable                     ;                   ;         ;
; write_done                       ;                   ;         ;
; filter_in[0]                     ;                   ;         ;
; filter_in[1]                     ;                   ;         ;
; filter_in[2]                     ;                   ;         ;
; filter_in[3]                     ;                   ;         ;
; filter_in[4]                     ;                   ;         ;
; filter_in[5]                     ;                   ;         ;
; filter_in[6]                     ;                   ;         ;
; filter_in[7]                     ;                   ;         ;
; filter_in[8]                     ;                   ;         ;
; filter_in[9]                     ;                   ;         ;
; filter_in[10]                    ;                   ;         ;
; filter_in[11]                    ;                   ;         ;
; filter_in[12]                    ;                   ;         ;
; filter_in[13]                    ;                   ;         ;
; enb                              ;                   ;         ;
; Discrete_FIR_Filter_in[0]        ;                   ;         ;
; Discrete_FIR_Filter_in[1]        ;                   ;         ;
; Discrete_FIR_Filter_in[2]        ;                   ;         ;
; Discrete_FIR_Filter_in[3]        ;                   ;         ;
; Discrete_FIR_Filter_in[4]        ;                   ;         ;
; Discrete_FIR_Filter_in[5]        ;                   ;         ;
; Discrete_FIR_Filter_in[6]        ;                   ;         ;
; Discrete_FIR_Filter_in[7]        ;                   ;         ;
; Discrete_FIR_Filter_in[8]        ;                   ;         ;
; Discrete_FIR_Filter_in[9]        ;                   ;         ;
; Discrete_FIR_Filter_in[10]       ;                   ;         ;
; Discrete_FIR_Filter_in[11]       ;                   ;         ;
; Discrete_FIR_Filter_in[12]       ;                   ;         ;
; Discrete_FIR_Filter_in[13]       ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[6][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[5][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[4][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[3][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[2][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[1][13] ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][0]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][1]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][2]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][3]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][4]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][5]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][6]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][7]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][8]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][9]  ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][10] ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][11] ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][12] ;                   ;         ;
; Discrete_FIR_Filter_coeff[0][13] ;                   ;         ;
; clk_in                           ;                   ;         ;
; rst_in_L                         ;                   ;         ;
+----------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]~0                                                                                                                                                                                                                  ; LCCOMB_X44_Y52_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout~3                                                                                                                                                                                                                     ; LCCOMB_X44_Y48_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                                                                       ; FF_X46_Y48_N5      ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|ram_rd_en                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y36_N30 ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|set_eop                                                                                                                                                                                                                                                            ; LCCOMB_X46_Y36_N24 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|always0~1                                                                                                                                                                                                                     ; LCCOMB_X41_Y35_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop~2                                                                                                                                                                                                                   ; LCCOMB_X41_Y35_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~6                                                                                                                                                                                                                           ; LCCOMB_X40_Y32_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~5                                                                                                                                                                                                                           ; LCCOMB_X40_Y32_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                              ; LCCOMB_X40_Y36_N16 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~19                                                                                                                                                                                                                          ; LCCOMB_X40_Y34_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~18                                                                                                                                                                                                                          ; LCCOMB_X40_Y34_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                                      ; LCCOMB_X40_Y33_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                               ; LCCOMB_X32_Y35_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~10                                                                                                                                                                                                                         ; LCCOMB_X40_Y33_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~4                                                                                                                                                                                                                             ; LCCOMB_X40_Y33_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                  ; FF_X39_Y33_N29     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                   ; FF_X39_Y33_N27     ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                       ; FF_X39_Y33_N31     ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]~0                                                                                                                                                                                                                         ; LCCOMB_X40_Y35_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y35_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y35_N2  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~2                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y35_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                       ; FF_X44_Y39_N17     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                     ; LCCOMB_X44_Y39_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                            ; LCCOMB_X42_Y35_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                             ; LCCOMB_X34_Y35_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                      ; LCCOMB_X46_Y40_N30 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                                      ; LCCOMB_X47_Y41_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                           ; LCCOMB_X38_Y38_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                               ; FF_X47_Y43_N11     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                                       ; LCCOMB_X49_Y37_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                                          ; LCCOMB_X49_Y37_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                            ; FF_X47_Y41_N3      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                ; LCCOMB_X46_Y40_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                ; LCCOMB_X49_Y39_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~38                                                                                                                              ; LCCOMB_X46_Y40_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                  ; LCCOMB_X46_Y40_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~12                                                                                                                                  ; LCCOMB_X46_Y40_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                ; LCCOMB_X49_Y39_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                                     ; LCCOMB_X47_Y41_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                    ; LCCOMB_X47_Y40_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                    ; LCCOMB_X49_Y39_N16 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                    ; LCCOMB_X47_Y41_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                        ; LCCOMB_X47_Y39_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                     ; LCCOMB_X46_Y38_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                          ; LCCOMB_X50_Y41_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                                  ; LCCOMB_X49_Y39_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                                 ; LCCOMB_X50_Y41_N30 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                      ; LCCOMB_X49_Y39_N4  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                    ; LCCOMB_X49_Y39_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                         ; LCCOMB_X47_Y41_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                                                 ; LCCOMB_X49_Y41_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                        ; FF_X44_Y39_N3      ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                       ; LCCOMB_X49_Y41_N24 ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y35_N12 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; FF_X44_Y50_N1      ; 160     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~5                                                                                                                                                                                                                      ; LCCOMB_X44_Y36_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                        ; LCCOMB_X40_Y36_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter|save_dest_id~0                                                                                                                                                                                                                     ; LCCOMB_X44_Y36_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X1_Y38_N17      ; 124     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 296     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                                                                                                                                                                                      ; PIN_R11            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                                                                                                                                                                                      ; PIN_R11            ; 298     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; rst_in_L                                                                                                                                                                                                                                                                                                                                                    ; PIN_V10            ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X45_Y41_N1      ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X46_Y43_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X46_Y43_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X46_Y43_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X46_Y42_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X45_Y42_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X45_Y42_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X47_Y44_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14              ; LCCOMB_X46_Y43_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X45_Y42_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~14      ; LCCOMB_X46_Y43_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X45_Y43_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X46_Y43_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X45_Y41_N11     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X45_Y41_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X45_Y41_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X44_Y41_N17     ; 49      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X46_Y42_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                           ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X44_Y50_N1   ; 160     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; FF_X1_Y38_N17   ; 124     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                   ; JTAG_X43_Y40_N0 ; 296     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; clk_in                                                                                                                                                                         ; PIN_R11         ; 298     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; rst_in_L                                                                                                                                                                       ; PIN_V10         ; 6       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X53_Y36_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X33_Y35_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 1,143 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 9 / 5,382 ( < 1 % )       ;
; C4 interconnects      ; 459 / 106,704 ( < 1 % )   ;
; Direct links          ; 297 / 148,641 ( < 1 % )   ;
; Global clocks         ; 5 / 20 ( 25 % )           ;
; Local interconnects   ; 671 / 49,760 ( 1 % )      ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 13 / 5,406 ( < 1 % )      ;
; R4 interconnects      ; 602 / 147,764 ( < 1 % )   ;
+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.26) ; Number of LABs  (Total = 89) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 2                            ;
; 3                                           ; 4                            ;
; 4                                           ; 3                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 4                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 3                            ;
; 11                                          ; 3                            ;
; 12                                          ; 5                            ;
; 13                                          ; 3                            ;
; 14                                          ; 2                            ;
; 15                                          ; 15                           ;
; 16                                          ; 37                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 89) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 44                           ;
; 1 Clock                            ; 82                           ;
; 1 Clock enable                     ; 23                           ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 5                            ;
; 2 Clock enables                    ; 16                           ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.26) ; Number of LABs  (Total = 89) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 6                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 3                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 6                            ;
; 18                                           ; 4                            ;
; 19                                           ; 4                            ;
; 20                                           ; 3                            ;
; 21                                           ; 10                           ;
; 22                                           ; 8                            ;
; 23                                           ; 9                            ;
; 24                                           ; 6                            ;
; 25                                           ; 5                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 4                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.03) ; Number of LABs  (Total = 89) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 10                           ;
; 2                                               ; 8                            ;
; 3                                               ; 2                            ;
; 4                                               ; 6                            ;
; 5                                               ; 3                            ;
; 6                                               ; 8                            ;
; 7                                               ; 13                           ;
; 8                                               ; 9                            ;
; 9                                               ; 9                            ;
; 10                                              ; 3                            ;
; 11                                              ; 4                            ;
; 12                                              ; 5                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.08) ; Number of LABs  (Total = 89) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 8                            ;
; 3                                            ; 3                            ;
; 4                                            ; 3                            ;
; 5                                            ; 4                            ;
; 6                                            ; 2                            ;
; 7                                            ; 5                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 7                            ;
; 11                                           ; 7                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 7                            ;
; 17                                           ; 5                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 5                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                        ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                       ; 1            ; 0            ; 1            ; 0            ; 0            ; 238       ; 1            ; 0            ; 238       ; 238       ; 0            ; 46           ; 0            ; 0            ; 188          ; 0            ; 46           ; 188          ; 0            ; 0            ; 0            ; 46           ; 0            ; 0            ; 0            ; 0            ; 0            ; 238       ; 0            ; 0            ;
; Total Unchecked                  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable               ; 237          ; 238          ; 237          ; 238          ; 238          ; 0         ; 237          ; 238          ; 0         ; 0         ; 238          ; 192          ; 238          ; 238          ; 50           ; 238          ; 192          ; 50           ; 238          ; 238          ; 238          ; 192          ; 238          ; 238          ; 238          ; 238          ; 238          ; 0         ; 238          ; 238          ;
; Total Fail                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; data_in[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[14]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[15]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[16]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[17]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[18]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[19]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[20]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[21]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[22]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[23]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[24]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[25]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[26]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[27]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[28]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[29]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[30]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[31]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_enable                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[4]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[5]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[6]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[7]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[8]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[9]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[10]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[11]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[12]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; coeffs_in[13]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[0]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[1]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[2]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[3]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[4]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[5]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[6]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_address[7]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_enable                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_done                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[4]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[5]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[6]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[7]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[8]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[9]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[10]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[11]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[12]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_in[13]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ce_out                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[0]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[1]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[2]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[3]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[4]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[5]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[6]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[8]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[9]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[10]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[11]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[12]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[13]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter_out[14]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; enb                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_in[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[6][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[5][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[4][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[3][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[2][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[1][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_coeff[0][13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Discrete_FIR_Filter_out[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_in                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_in_L                         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+----------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "MaxADC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|pll7" as MAX 10 PLL type File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|wire_pll7_clk[0] port File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 16 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location F5
    Info (169125): Pin ~ALTERA_ADC2IN1~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location F4
    Info (169125): Pin ~ALTERA_ADC2IN8~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location J8
    Info (169125): Pin ~ALTERA_ADC2IN3~ is reserved at location G4
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location J9
    Info (169125): Pin ~ALTERA_ADC2IN4~ is reserved at location F3
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location J4
    Info (169125): Pin ~ALTERA_ADC2IN5~ is reserved at location H4
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location H3
    Info (169125): Pin ~ALTERA_ADC2IN6~ is reserved at location G3
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location K5
    Info (169125): Pin ~ALTERA_ADC2IN7~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location K6
    Info (169125): Pin ~ALTERA_ADC2IN2~ is reserved at location J3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 233 pins of 234 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'
Warning (332060): Node: clk_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out is being clocked by clk_in
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc_fir_connection|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk_in~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 46
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_in_L~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 47
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 231 (unused VREF, 2.5V VCCIO, 185 input, 46 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15058): PLL "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|pll7" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 150
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "RefClk" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Critical Warning (16248): Pin data_in[19] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin data_in[21] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin data_in[28] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin coeffs_in[7] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
Critical Warning (16248): Pin write_address[3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
Critical Warning (16248): Pin filter_in[0] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
Critical Warning (16248): Pin Discrete_FIR_Filter_in[4] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
Critical Warning (16248): Pin Discrete_FIR_Filter_in[9] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[5][0] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[4][9] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[3][12] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[2][1] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[2][12] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[1][10] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin filter_out[13] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
Critical Warning (16248): Pin data_out[11] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
Critical Warning (16248): Pin data_in[8] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin data_in[14] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin data_in[18] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
Critical Warning (16248): Pin Discrete_FIR_Filter_in[6] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[6][7] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[5][5] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[5][13] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[4][3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[3][10] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin data_out[7] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
Critical Warning (16248): Pin ce_out is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 82
Critical Warning (16248): Pin Discrete_FIR_Filter_out[5] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
Critical Warning (16248): Pin clk_enable is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 76
Critical Warning (16248): Pin coeffs_in[2] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
Critical Warning (16248): Pin filter_in[6] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
Critical Warning (16248): Pin Discrete_FIR_Filter_in[3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[6][3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[4][1] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[4][11] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[3][1] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[3][3] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[1][0] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[1][12] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[0][7] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin Discrete_FIR_Filter_coeff[0][8] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Critical Warning (16248): Pin data_out[14] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
Info (144001): Generated suppressed messages file C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 5666 megabytes
    Info: Processing ended: Thu Oct 07 13:12:10 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.fit.smsg.


