{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744492884992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744492884992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:21:24 2025 " "Processing started: Sat Apr 12 15:21:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744492884992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492884992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492884993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744492885364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744492885365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/vgaController.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/pll.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe_fsm " "Found entity 1: tic_tac_toe_fsm" {  } { { "tic_tac_toe_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/tic_tac_toe_fsm.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b toplevel_tic_tac_toe.sv(7) " "Verilog HDL Declaration information at toplevel_tic_tac_toe.sv(7): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744492891218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tic_tac_toe " "Found entity 1: toplevel_tic_tac_toe" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTablero " "Found entity 1: matrixTablero" {  } { { "matrixTablero.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTablero.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablerocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTableroControl " "Found entity 1: matrixTableroControl" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe_fsm_tb " "Found entity 1: tic_tac_toe_fsm_tb" {  } { { "toplevel_tic_tac_toe_tb.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debonce.sv 3 3 " "Found 3 design units, including 3 entities, in source file button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891226 ""} { "Info" "ISGN_ENTITY_NAME" "2 Slow_Clock_Enable " "Found entity 2: Slow_Clock_Enable" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891226 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF_with_Enable " "Found entity 3: D_FF_with_Enable" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Timer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Timer " "Found entity 1: Full_Timer" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_visualizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_visualizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Visualizer " "Found entity 1: BCD_Visualizer" {  } { { "BCD_Visualizer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/BCD_Visualizer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverScreen " "Found entity 1: gameOverScreen" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START SPI_main.sv(9) " "Verilog HDL Declaration information at SPI_main.sv(9): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/SPI_main.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744492891233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_main " "Found entity 1: SPI_main" {  } { { "SPI_main.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/SPI_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744492891233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492891233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Idebounced toplevel_tic_tac_toe.sv(97) " "Verilog HDL Implicit Net warning at toplevel_tic_tac_toe.sv(97): created implicit net for \"Idebounced\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bdebounced toplevel_tic_tac_toe.sv(103) " "Verilog HDL Implicit Net warning at toplevel_tic_tac_toe.sv(103): created implicit net for \"Bdebounced\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wdebounced toplevel_tic_tac_toe.sv(109) " "Verilog HDL Implicit Net warning at toplevel_tic_tac_toe.sv(109): created implicit net for \"Wdebounced\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_tic_tac_toe " "Elaborating entity \"toplevel_tic_tac_toe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744492891282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Timer Full_Timer:timer_inst " "Elaborating entity \"Full_Timer\" for hierarchy \"Full_Timer:timer_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "timer_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Full_Timer.sv(38) " "Verilog HDL assignment warning at Full_Timer.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "Full_Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891325 "|toplevel_tic_tac_toe|Full_Timer:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Full_Timer:timer_inst\|Timer:timer_blocks\[0\].timer_inst " "Elaborating entity \"Timer\" for hierarchy \"Full_Timer:timer_inst\|Timer:timer_blocks\[0\].timer_inst\"" {  } { { "Full_Timer.sv" "timer_blocks\[0\].timer_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Timer.sv(22) " "Verilog HDL assignment warning at Timer.sv(22): truncated value with size 32 to match size of target (27)" {  } { { "Timer.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Timer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891330 "|toplevel_tic_tac_toe|Full_Timer:timer_inst|Timer:timer_blocks[0].timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Visualizer BCD_Visualizer:segBCD_inst " "Elaborating entity \"BCD_Visualizer\" for hierarchy \"BCD_Visualizer:segBCD_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "segBCD_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tic_tac_toe_fsm tic_tac_toe_fsm:mef " "Elaborating entity \"tic_tac_toe_fsm\" for hierarchy \"tic_tac_toe_fsm:mef\"" {  } { { "toplevel_tic_tac_toe.sv" "mef" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891344 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tic_tac_toe_fsm.sv(35) " "Verilog HDL Case Statement information at tic_tac_toe_fsm.sv(35): all case item expressions in this case statement are onehot" {  } { { "tic_tac_toe_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/tic_tac_toe_fsm.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744492891344 "|toplevel_tic_tac_toe|tic_tac_toe_fsm:mef"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tic_tac_toe_fsm.sv(115) " "Verilog HDL Case Statement information at tic_tac_toe_fsm.sv(115): all case item expressions in this case statement are onehot" {  } { { "tic_tac_toe_fsm.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/tic_tac_toe_fsm.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744492891345 "|toplevel_tic_tac_toe|tic_tac_toe_fsm:mef"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "toplevel_tic_tac_toe.sv" "vgapll" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "toplevel_tic_tac_toe.sv" "vgaCont" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgagen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgagen\"" {  } { { "toplevel_tic_tac_toe.sv" "vgagen" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverScreen gameOverScreen:pantallaFinal " "Elaborating entity \"gameOverScreen\" for hierarchy \"gameOverScreen:pantallaFinal\"" {  } { { "toplevel_tic_tac_toe.sv" "pantallaFinal" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(27) " "Verilog HDL assignment warning at gameOverScreen.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(28) " "Verilog HDL assignment warning at gameOverScreen.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(29) " "Verilog HDL assignment warning at gameOverScreen.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(33) " "Verilog HDL assignment warning at gameOverScreen.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(34) " "Verilog HDL assignment warning at gameOverScreen.sv(34): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameOverScreen.sv(35) " "Verilog HDL assignment warning at gameOverScreen.sv(35): truncated value with size 32 to match size of target (11)" {  } { { "gameOverScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891389 "|toplevel_tic_tac_toe|gameOverScreen:pantallaFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreen startScreen:pantallaStart " "Elaborating entity \"startScreen\" for hierarchy \"startScreen:pantallaStart\"" {  } { { "toplevel_tic_tac_toe.sv" "pantallaStart" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(26) " "Verilog HDL assignment warning at startScreen.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891401 "|toplevel_tic_tac_toe|startScreen:pantallaStart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(27) " "Verilog HDL assignment warning at startScreen.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891401 "|toplevel_tic_tac_toe|startScreen:pantallaStart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(28) " "Verilog HDL assignment warning at startScreen.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891401 "|toplevel_tic_tac_toe|startScreen:pantallaStart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(29) " "Verilog HDL assignment warning at startScreen.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891401 "|toplevel_tic_tac_toe|startScreen:pantallaStart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_debounce Button_debounce:boton1_inst " "Elaborating entity \"Button_debounce\" for hierarchy \"Button_debounce:boton1_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "boton1_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slow_Clock_Enable Button_debounce:boton1_inst\|Slow_Clock_Enable:slow_clk_gen " "Elaborating entity \"Slow_Clock_Enable\" for hierarchy \"Button_debounce:boton1_inst\|Slow_Clock_Enable:slow_clk_gen\"" {  } { { "Button_debonce.sv" "slow_clk_gen" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Button_debonce.sv(38) " "Verilog HDL assignment warning at Button_debonce.sv(38): truncated value with size 32 to match size of target (27)" {  } { { "Button_debonce.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744492891413 "|toplevel_tic_tac_toe|Button_debounce:boton1_inst|Slow_Clock_Enable:slow_clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_with_Enable Button_debounce:boton1_inst\|D_FF_with_Enable:dff_0 " "Elaborating entity \"D_FF_with_Enable\" for hierarchy \"Button_debounce:boton1_inst\|D_FF_with_Enable:dff_0\"" {  } { { "Button_debonce.sv" "dff_0" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTableroControl matrixTableroControl:matrixTableroControl_inst " "Elaborating entity \"matrixTableroControl\" for hierarchy \"matrixTableroControl:matrixTableroControl_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "matrixTableroControl_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTablero matrixTablero:matrixTablero_inst " "Elaborating entity \"matrixTablero\" for hierarchy \"matrixTablero:matrixTablero_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "matrixTablero_inst" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492891429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744492892274 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\]~1 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[0\]~1\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\]~5 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[1\]~5\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\]~9 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[2\]~9\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\]~13 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[3\]~13\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\]~17 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[4\]~17\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\]~21 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[5\]~21\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\]~25 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[6\]~25\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\]~29 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[7\]~29\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\] matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\]~_emulated matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\]~33 " "Register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\]\" is converted into an equivalent circuit using register \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\]~_emulated\" and latch \"matrixTableroControl:matrixTableroControl_inst\|temp_matrix\[8\]~33\"" {  } { { "matrixTableroControl.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1744492892298 "|toplevel_tic_tac_toe|matrixTableroControl:matrixTableroControl_inst|temp_matrix[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1744492892298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744492892700 "|toplevel_tic_tac_toe|estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744492892700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744492892793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744492893732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492893816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744492894127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744492894127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEST " "No output dependent on input pin \"TEST\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744492894377 "|toplevel_tic_tac_toe|TEST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744492894377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1160 " "Implemented 1160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744492894381 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744492894381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1058 " "Implemented 1058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744492894381 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "37 " "Implemented 37 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744492894381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744492894381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744492894402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:21:34 2025 " "Processing ended: Sat Apr 12 15:21:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744492894402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744492894402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744492894402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744492894402 ""}
