###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sat Apr 17 17:04:41 2021
#  Design:            crossbar_one_hot_seq
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Setup Check with Pin o_data_bus_reg_reg_30_/CP 
Endpoint:   o_data_bus_reg_reg_30_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.179
= Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                            |      |                |                         |       |  Time   |   Time   | 
     |----------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                   |  v   | i_cmd[0]       |                         |       |   0.060 |    0.017 | 
     | U214/A2                    |  v   | i_cmd[0]       | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.025 | 
     | U214/ZN                    |  ^   | n224           | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.035 | 
     | U360/A1                    |  ^   | n224           | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.035 | 
     | U360/ZN                    |  v   | n225           | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.042 | 
     | U215/I                     |  v   | n225           | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.042 | 
     | U215/ZN                    |  ^   | n226           | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.050 | 
     | U218/A1                    |  ^   | n226           | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.050 | 
     | U218/ZN                    |  v   | n261           | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.059 | 
     | U364/A1                    |  v   | n261           | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.061 | 
     | U364/ZN                    |  ^   | n231           | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.073 | 
     | placeopt_FE_OCPC66_n231/I  |  ^   | n231           | BUFFD4BWP30P140LVT      | 0.005 |   0.121 |    0.078 | 
     | placeopt_FE_OCPC66_n231/Z  |  ^   | FE_OCPN66_n231 | BUFFD4BWP30P140LVT      | 0.016 |   0.137 |    0.094 | 
     | placeopt_FE_OCPC63_n231/I  |  ^   | FE_OCPN66_n231 | INVD6BWP30P140LVT       | 0.000 |   0.138 |    0.094 | 
     | placeopt_FE_OCPC63_n231/ZN |  v   | n408           | INVD6BWP30P140LVT       | 0.006 |   0.144 |    0.100 | 
     | U271/A1                    |  v   | n408           | OAI22D2BWP30P140LVT     | 0.002 |   0.145 |    0.102 | 
     | U271/ZN                    |  ^   | n412           | OAI22D2BWP30P140LVT     | 0.014 |   0.160 |    0.116 | 
     | U517/A1                    |  ^   | n412           | NR2D8BWP30P140LVT       | 0.000 |   0.160 |    0.116 | 
     | U517/ZN                    |  v   | n415           | NR2D8BWP30P140LVT       | 0.009 |   0.169 |    0.126 | 
     | placeopt_FE_RC_0_0/A1      |  v   | n415           | ND3D3BWP30P140LVT       | 0.003 |   0.172 |    0.129 | 
     | placeopt_FE_RC_0_0/ZN      |  ^   | N399           | ND3D3BWP30P140LVT       | 0.007 |   0.179 |    0.136 | 
     | o_data_bus_reg_reg_30_/D   |  ^   | N399           | DFQD2BWP30P140LVT       | 0.000 |   0.179 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.043 | 
     | o_data_bus_reg_reg_30_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.043 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin o_data_bus_reg_reg_29_/CP 
Endpoint:   o_data_bus_reg_reg_29_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.178
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell           | Delay | Arrival | Required | 
     |                          |      |          |                         |       |  Time   |   Time   | 
     |--------------------------+------+----------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                         |       |   0.060 |    0.018 | 
     | U214/A2                  |  v   | i_cmd[0] | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.026 | 
     | U214/ZN                  |  ^   | n224     | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.036 | 
     | U360/A1                  |  ^   | n224     | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.036 | 
     | U360/ZN                  |  v   | n225     | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.044 | 
     | U215/I                   |  v   | n225     | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.044 | 
     | U215/ZN                  |  ^   | n226     | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.051 | 
     | U218/A1                  |  ^   | n226     | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.052 | 
     | U218/ZN                  |  v   | n261     | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.061 | 
     | U364/A1                  |  v   | n261     | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.062 | 
     | U364/ZN                  |  ^   | n231     | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.075 | 
     | U266/A1                  |  ^   | n231     | ND2OPTIBD12BWP30P140LVT | 0.015 |   0.132 |    0.090 | 
     | U266/ZN                  |  v   | n417     | ND2OPTIBD12BWP30P140LVT | 0.011 |   0.143 |    0.101 | 
     | U522/B                   |  v   | n417     | IOA21D4BWP30P140LVT     | 0.002 |   0.145 |    0.103 | 
     | U522/ZN                  |  ^   | n420     | IOA21D4BWP30P140LVT     | 0.010 |   0.155 |    0.113 | 
     | U524/A1                  |  ^   | n420     | NR2D8BWP30P140LVT       | 0.000 |   0.155 |    0.113 | 
     | U524/ZN                  |  v   | n423     | NR2D8BWP30P140LVT       | 0.008 |   0.163 |    0.121 | 
     | placeopt_FE_RC_5_0/A3    |  v   | n423     | ND3D2BWP30P140LVT       | 0.006 |   0.169 |    0.127 | 
     | placeopt_FE_RC_5_0/ZN    |  ^   | N398     | ND3D2BWP30P140LVT       | 0.009 |   0.178 |    0.136 | 
     | o_data_bus_reg_reg_29_/D |  ^   | N398     | DFQD2BWP30P140LVT       | 0.000 |   0.178 |    0.136 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.042 | 
     | o_data_bus_reg_reg_29_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.042 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin o_data_bus_reg_reg_0_/CP 
Endpoint:   o_data_bus_reg_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.178
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.019 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.021 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.034 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.042 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.050 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.050 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.059 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.059 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.066 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.066 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.072 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.078 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.086 | 
     | placeopt_FE_RC_20_0/B1         |  v   | FE_RN_1        | INR2D6BWP30P140LVT     | 0.012 |   0.139 |    0.098 | 
     | placeopt_FE_RC_20_0/ZN         |  ^   | FE_OCPN38_n389 | INR2D6BWP30P140LVT     | 0.017 |   0.156 |    0.115 | 
     | U503/B                         |  ^   | FE_OCPN38_n389 | AOI21D1P5BWP30P140LVT  | 0.003 |   0.159 |    0.118 | 
     | U503/ZN                        |  v   | n396           | AOI21D1P5BWP30P140LVT  | 0.011 |   0.170 |    0.129 | 
     | U508/A1                        |  v   | n396           | ND3D2BWP30P140LVT      | 0.000 |   0.170 |    0.129 | 
     | U508/ZN                        |  ^   | N369           | ND3D2BWP30P140LVT      | 0.007 |   0.178 |    0.136 | 
     | o_data_bus_reg_reg_0_/D        |  ^   | N369           | DFQD1BWP30P140LVT      | 0.000 |   0.178 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.041 | 
     | o_data_bus_reg_reg_0_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.041 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin o_data_bus_reg_reg_5_/CP 
Endpoint:   o_data_bus_reg_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.178
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.019 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.021 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.035 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.042 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.051 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.051 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.059 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.059 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.066 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.067 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.072 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.079 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.086 | 
     | placeopt_FE_RC_19_0/B1         |  v   | FE_RN_1        | INR2D4BWP30P140LVT     | 0.011 |   0.139 |    0.097 | 
     | placeopt_FE_RC_19_0/ZN         |  ^   | FE_OCPN37_n349 | INR2D4BWP30P140LVT     | 0.022 |   0.160 |    0.119 | 
     | placeopt_FE_RC_68_0/A1         |  ^   | FE_OCPN37_n349 | NR2OPTIBD4BWP30P140LVT | 0.004 |   0.164 |    0.123 | 
     | placeopt_FE_RC_68_0/ZN         |  v   | n356           | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.171 |    0.130 | 
     | U473/A1                        |  v   | n356           | ND3D2BWP30P140LVT      | 0.000 |   0.171 |    0.130 | 
     | U473/ZN                        |  ^   | N374           | ND3D2BWP30P140LVT      | 0.006 |   0.178 |    0.136 | 
     | o_data_bus_reg_reg_5_/D        |  ^   | N374           | DFQD2BWP30P140LVT      | 0.000 |   0.178 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.041 | 
     | o_data_bus_reg_reg_5_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.041 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin o_data_bus_reg_reg_8_/CP 
Endpoint:   o_data_bus_reg_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.177
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                                |      |                |                            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                            |       |   0.060 |    0.019 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT     | 0.002 |   0.062 |    0.021 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT     | 0.014 |   0.076 |    0.035 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT        | 0.007 |   0.083 |    0.042 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT        | 0.009 |   0.092 |    0.051 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.092 |    0.051 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.100 |    0.060 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT        | 0.000 |   0.101 |    0.060 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT        | 0.007 |   0.108 |    0.067 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT          | 0.000 |   0.108 |    0.067 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT          | 0.006 |   0.114 |    0.073 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT         | 0.006 |   0.120 |    0.079 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT         | 0.007 |   0.127 |    0.086 | 
     | U622/B1                        |  v   | FE_RN_1        | INR2D6BWP30P140LVT         | 0.011 |   0.138 |    0.097 | 
     | U622/ZN                        |  ^   | n519           | INR2D6BWP30P140LVT         | 0.017 |   0.155 |    0.114 | 
     | U623/B                         |  ^   | n519           | AOI21OPTREPBD2BWP30P140LVT | 0.004 |   0.159 |    0.118 | 
     | U623/ZN                        |  v   | n520           | AOI21OPTREPBD2BWP30P140LVT | 0.010 |   0.168 |    0.128 | 
     | placeopt_FE_RC_24_0/A2         |  v   | n520           | ND3D2BWP30P140LVT          | 0.000 |   0.169 |    0.128 | 
     | placeopt_FE_RC_24_0/ZN         |  ^   | N377           | ND3D2BWP30P140LVT          | 0.008 |   0.177 |    0.136 | 
     | o_data_bus_reg_reg_8_/D        |  ^   | N377           | DFQD1BWP30P140LVT          | 0.000 |   0.177 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.041 | 
     | o_data_bus_reg_reg_8_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.041 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin o_data_bus_reg_reg_26_/CP 
Endpoint:   o_data_bus_reg_reg_26_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.177
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                        |       |   0.060 |    0.020 | 
     | U368/I                   |  v   | i_cmd[0] | INVD6BWP30P140LVT      | 0.008 |   0.068 |    0.028 | 
     | U368/ZN                  |  ^   | n242     | INVD6BWP30P140LVT      | 0.007 |   0.075 |    0.035 | 
     | U239/A1                  |  ^   | n242     | ND2OPTIBD1BWP30P140LVT | 0.000 |   0.076 |    0.035 | 
     | U239/ZN                  |  v   | n244     | ND2OPTIBD1BWP30P140LVT | 0.009 |   0.085 |    0.044 | 
     | placeopt_FE_RC_14_0/A1   |  v   | n244     | NR3OPTPAD2BWP30P140LVT | 0.000 |   0.085 |    0.044 | 
     | placeopt_FE_RC_14_0/ZN   |  ^   | n245     | NR3OPTPAD2BWP30P140LVT | 0.015 |   0.100 |    0.060 | 
     | U280/A2                  |  ^   | n245     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.060 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.011 |   0.112 |    0.071 | 
     | U223/I                   |  v   | n167     | INVD12BWP30P140LVT     | 0.002 |   0.114 |    0.073 | 
     | U223/ZN                  |  ^   | n172     | INVD12BWP30P140LVT     | 0.008 |   0.122 |    0.081 | 
     | U408/A1                  |  ^   | n172     | IOA21D4BWP30P140LVT    | 0.005 |   0.127 |    0.087 | 
     | U408/ZN                  |  ^   | n295     | IOA21D4BWP30P140LVT    | 0.029 |   0.156 |    0.116 | 
     | U409/A1                  |  ^   | n295     | NR2D6BWP30P140LVT      | 0.001 |   0.158 |    0.117 | 
     | U409/ZN                  |  v   | n299     | NR2D6BWP30P140LVT      | 0.009 |   0.167 |    0.126 | 
     | placeopt_FE_RC_3_0/A1    |  v   | n299     | ND3D3BWP30P140LVT      | 0.003 |   0.170 |    0.129 | 
     | placeopt_FE_RC_3_0/ZN    |  ^   | N395     | ND3D3BWP30P140LVT      | 0.007 |   0.177 |    0.136 | 
     | o_data_bus_reg_reg_26_/D |  ^   | N395     | DFQD1BWP30P140LVT      | 0.000 |   0.177 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.040 | 
     | o_data_bus_reg_reg_26_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin o_data_bus_reg_reg_31_/CP 
Endpoint:   o_data_bus_reg_reg_31_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell           | Delay | Arrival | Required | 
     |                          |      |          |                         |       |  Time   |   Time   | 
     |--------------------------+------+----------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                         |       |   0.060 |    0.020 | 
     | U214/A2                  |  v   | i_cmd[0] | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.028 | 
     | U214/ZN                  |  ^   | n224     | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.038 | 
     | U360/A1                  |  ^   | n224     | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.038 | 
     | U360/ZN                  |  v   | n225     | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.045 | 
     | U215/I                   |  v   | n225     | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.045 | 
     | U215/ZN                  |  ^   | n226     | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.053 | 
     | U218/A1                  |  ^   | n226     | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.053 | 
     | U218/ZN                  |  v   | n261     | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.062 | 
     | U364/A1                  |  v   | n261     | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.064 | 
     | U364/ZN                  |  ^   | n231     | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.076 | 
     | U274/A1                  |  ^   | n231     | CKND2D8BWP30P140LVT     | 0.016 |   0.132 |    0.092 | 
     | U274/ZN                  |  v   | n397     | CKND2D8BWP30P140LVT     | 0.012 |   0.144 |    0.104 | 
     | placeopt_FE_RC_66_0/A1   |  v   | n397     | ND2D4BWP30P140LVT       | 0.002 |   0.146 |    0.106 | 
     | placeopt_FE_RC_66_0/ZN   |  ^   | n400     | ND2D4BWP30P140LVT       | 0.008 |   0.155 |    0.114 | 
     | U512/A1                  |  ^   | n400     | NR2D6BWP30P140LVT       | 0.000 |   0.155 |    0.115 | 
     | U512/ZN                  |  v   | n403     | NR2D6BWP30P140LVT       | 0.008 |   0.163 |    0.123 | 
     | placeopt_FE_RC_15_0/A1   |  v   | n403     | ND3D2BWP30P140LVT       | 0.005 |   0.169 |    0.128 | 
     | placeopt_FE_RC_15_0/ZN   |  ^   | N400     | ND3D2BWP30P140LVT       | 0.008 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_31_/D |  ^   | N400     | DFQD2BWP30P140LVT       | 0.000 |   0.176 |    0.136 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.040 | 
     | o_data_bus_reg_reg_31_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin o_data_bus_reg_reg_25_/CP 
Endpoint:   o_data_bus_reg_reg_25_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                        |       |   0.060 |    0.020 | 
     | U368/I                   |  v   | i_cmd[0] | INVD6BWP30P140LVT      | 0.008 |   0.068 |    0.029 | 
     | U368/ZN                  |  ^   | n242     | INVD6BWP30P140LVT      | 0.007 |   0.075 |    0.036 | 
     | U239/A1                  |  ^   | n242     | ND2OPTIBD1BWP30P140LVT | 0.000 |   0.076 |    0.036 | 
     | U239/ZN                  |  v   | n244     | ND2OPTIBD1BWP30P140LVT | 0.009 |   0.085 |    0.045 | 
     | placeopt_FE_RC_14_0/A1   |  v   | n244     | NR3OPTPAD2BWP30P140LVT | 0.000 |   0.085 |    0.045 | 
     | placeopt_FE_RC_14_0/ZN   |  ^   | n245     | NR3OPTPAD2BWP30P140LVT | 0.015 |   0.100 |    0.060 | 
     | U280/A2                  |  ^   | n245     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.061 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.011 |   0.112 |    0.072 | 
     | U223/I                   |  v   | n167     | INVD12BWP30P140LVT     | 0.002 |   0.114 |    0.074 | 
     | U223/ZN                  |  ^   | n172     | INVD12BWP30P140LVT     | 0.008 |   0.122 |    0.082 | 
     | U435/A1                  |  ^   | n172     | IOA21D4BWP30P140LVT    | 0.005 |   0.127 |    0.087 | 
     | U435/ZN                  |  ^   | n319     | IOA21D4BWP30P140LVT    | 0.029 |   0.156 |    0.116 | 
     | U436/A1                  |  ^   | n319     | NR2D6BWP30P140LVT      | 0.001 |   0.157 |    0.118 | 
     | U436/ZN                  |  v   | n323     | NR2D6BWP30P140LVT      | 0.009 |   0.166 |    0.127 | 
     | placeopt_FE_RC_4_0/A1    |  v   | n323     | ND3D2BWP30P140LVT      | 0.002 |   0.169 |    0.129 | 
     | placeopt_FE_RC_4_0/ZN    |  ^   | N394     | ND3D2BWP30P140LVT      | 0.007 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_25_/D |  ^   | N394     | DFQD2BWP30P140LVT      | 0.000 |   0.176 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.040 | 
     | o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin o_data_bus_reg_reg_24_/CP 
Endpoint:   o_data_bus_reg_reg_24_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                        |       |   0.060 |    0.020 | 
     | U368/I                   |  v   | i_cmd[0] | INVD6BWP30P140LVT      | 0.008 |   0.068 |    0.029 | 
     | U368/ZN                  |  ^   | n242     | INVD6BWP30P140LVT      | 0.007 |   0.075 |    0.036 | 
     | U239/A1                  |  ^   | n242     | ND2OPTIBD1BWP30P140LVT | 0.000 |   0.076 |    0.036 | 
     | U239/ZN                  |  v   | n244     | ND2OPTIBD1BWP30P140LVT | 0.009 |   0.085 |    0.045 | 
     | placeopt_FE_RC_14_0/A1   |  v   | n244     | NR3OPTPAD2BWP30P140LVT | 0.000 |   0.085 |    0.045 | 
     | placeopt_FE_RC_14_0/ZN   |  ^   | n245     | NR3OPTPAD2BWP30P140LVT | 0.015 |   0.100 |    0.060 | 
     | U280/A2                  |  ^   | n245     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.061 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.011 |   0.112 |    0.072 | 
     | U223/I                   |  v   | n167     | INVD12BWP30P140LVT     | 0.002 |   0.114 |    0.074 | 
     | U223/ZN                  |  ^   | n172     | INVD12BWP30P140LVT     | 0.008 |   0.122 |    0.082 | 
     | U400/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.004 |   0.126 |    0.086 | 
     | U400/ZN                  |  ^   | n286     | IOA21D2BWP30P140LVT    | 0.028 |   0.154 |    0.114 | 
     | U401/A2                  |  ^   | n286     | NR2D6BWP30P140LVT      | 0.001 |   0.155 |    0.116 | 
     | U401/ZN                  |  v   | n291     | NR2D6BWP30P140LVT      | 0.011 |   0.166 |    0.127 | 
     | placeopt_FE_RC_6_0/A1    |  v   | n291     | ND3D2BWP30P140LVT      | 0.002 |   0.169 |    0.129 | 
     | placeopt_FE_RC_6_0/ZN    |  ^   | N393     | ND3D2BWP30P140LVT      | 0.007 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_24_/D |  ^   | N393     | DFQD2BWP30P140LVT      | 0.000 |   0.176 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.040 | 
     | o_data_bus_reg_reg_24_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin o_data_bus_reg_reg_28_/CP 
Endpoint:   o_data_bus_reg_reg_28_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell           | Delay | Arrival | Required | 
     |                          |      |          |                         |       |  Time   |   Time   | 
     |--------------------------+------+----------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                         |       |   0.060 |    0.021 | 
     | U214/A2                  |  v   | i_cmd[0] | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.029 | 
     | U214/ZN                  |  ^   | n224     | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.039 | 
     | U360/A1                  |  ^   | n224     | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.039 | 
     | U360/ZN                  |  v   | n225     | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.046 | 
     | U215/I                   |  v   | n225     | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.046 | 
     | U215/ZN                  |  ^   | n226     | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.054 | 
     | U218/A1                  |  ^   | n226     | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.054 | 
     | U218/ZN                  |  v   | n261     | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.063 | 
     | U364/A1                  |  v   | n261     | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.065 | 
     | U364/ZN                  |  ^   | n231     | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.077 | 
     | U529/A1                  |  ^   | n231     | ND2OPTIBD12BWP30P140LVT | 0.014 |   0.131 |    0.091 | 
     | U529/ZN                  |  v   | n425     | ND2OPTIBD12BWP30P140LVT | 0.011 |   0.142 |    0.102 | 
     | U530/B                   |  v   | n425     | IOA21D4BWP30P140LVT     | 0.002 |   0.144 |    0.105 | 
     | U530/ZN                  |  ^   | n428     | IOA21D4BWP30P140LVT     | 0.011 |   0.155 |    0.116 | 
     | U532/A1                  |  ^   | n428     | NR2OPTIBD12BWP30P140LVT | 0.000 |   0.156 |    0.116 | 
     | U532/ZN                  |  v   | n431     | NR2OPTIBD12BWP30P140LVT | 0.007 |   0.163 |    0.124 | 
     | placeopt_FE_RC_1_0/A1    |  v   | n431     | ND3D2BWP30P140LVT       | 0.005 |   0.168 |    0.129 | 
     | placeopt_FE_RC_1_0/ZN    |  ^   | N397     | ND3D2BWP30P140LVT       | 0.007 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_28_/D |  ^   | N397     | DFQD2BWP30P140LVT       | 0.000 |   0.176 |    0.136 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.039 | 
     | o_data_bus_reg_reg_28_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin o_data_bus_reg_reg_18_/CP 
Endpoint:   o_data_bus_reg_reg_18_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.037 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.052 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.061 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.061 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.068 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.068 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.074 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.080 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.088 | 
     | U568/B1                        |  v   | FE_RN_1        | INR2D6BWP30P140LVT     | 0.012 |   0.139 |    0.100 | 
     | U568/ZN                        |  ^   | n461           | INR2D6BWP30P140LVT     | 0.016 |   0.156 |    0.116 | 
     | U569/B                         |  ^   | n461           | AOI21D1P5BWP30P140LVT  | 0.003 |   0.159 |    0.120 | 
     | U569/ZN                        |  v   | n462           | AOI21D1P5BWP30P140LVT  | 0.009 |   0.168 |    0.129 | 
     | placeopt_FE_RC_39_0/A1         |  v   | n462           | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.129 | 
     | placeopt_FE_RC_39_0/ZN         |  ^   | N387           | ND3D2BWP30P140LVT      | 0.007 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_18_/D       |  ^   | N387           | DFQD2BWP30P140LVT      | 0.000 |   0.175 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.039 | 
     | o_data_bus_reg_reg_18_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin o_data_bus_reg_reg_4_/CP 
Endpoint:   o_data_bus_reg_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                                |      |                |                            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                            |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT     | 0.002 |   0.062 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT     | 0.014 |   0.076 |    0.037 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT        | 0.007 |   0.083 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT        | 0.009 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.100 |    0.061 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT        | 0.000 |   0.101 |    0.061 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT        | 0.007 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT          | 0.000 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT          | 0.006 |   0.114 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT         | 0.006 |   0.120 |    0.081 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT         | 0.007 |   0.127 |    0.088 | 
     | U474/B1                        |  v   | FE_RN_1        | INR2D8BWP30P140LVT         | 0.011 |   0.138 |    0.099 | 
     | U474/ZN                        |  ^   | n357           | INR2D8BWP30P140LVT         | 0.016 |   0.154 |    0.115 | 
     | U475/B                         |  ^   | n357           | AOI21OPTREPBD4BWP30P140LVT | 0.004 |   0.158 |    0.119 | 
     | U475/ZN                        |  v   | n364           | AOI21OPTREPBD4BWP30P140LVT | 0.008 |   0.166 |    0.127 | 
     | U480/A3                        |  v   | n364           | ND3D2BWP30P140LVT          | 0.000 |   0.166 |    0.127 | 
     | U480/ZN                        |  ^   | N373           | ND3D2BWP30P140LVT          | 0.009 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_4_/D        |  ^   | N373           | DFQD1BWP30P140LVT          | 0.000 |   0.175 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.039 | 
     | o_data_bus_reg_reg_4_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.039 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin o_data_bus_reg_reg_1_/CP 
Endpoint:   o_data_bus_reg_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.037 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.062 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.081 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.088 | 
     | U495/B1                        |  v   | FE_RN_1        | INR2D6BWP30P140LVT     | 0.011 |   0.138 |    0.099 | 
     | U495/ZN                        |  ^   | n381           | INR2D6BWP30P140LVT     | 0.017 |   0.155 |    0.116 | 
     | placeopt_FE_RC_54_0/A2         |  ^   | n381           | NR2D3BWP30P140LVT      | 0.004 |   0.159 |    0.120 | 
     | placeopt_FE_RC_54_0/ZN         |  v   | n388           | NR2D3BWP30P140LVT      | 0.009 |   0.167 |    0.129 | 
     | U501/A3                        |  v   | n388           | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.129 | 
     | U501/ZN                        |  ^   | N370           | ND3D2BWP30P140LVT      | 0.008 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_1_/D        |  ^   | N370           | DFQD1BWP30P140LVT      | 0.000 |   0.175 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.039 | 
     | o_data_bus_reg_reg_1_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.039 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin o_data_bus_reg_reg_16_/CP 
Endpoint:   o_data_bus_reg_reg_16_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.037 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.062 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.081 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.088 | 
     | U577/B1                        |  v   | FE_RN_1        | INR2D4BWP30P140LVT     | 0.010 |   0.137 |    0.098 | 
     | U577/ZN                        |  ^   | n469           | INR2D4BWP30P140LVT     | 0.018 |   0.155 |    0.117 | 
     | placeopt_FE_RC_65_0/B          |  ^   | n469           | AOI21D2BWP30P140LVT    | 0.002 |   0.157 |    0.119 | 
     | placeopt_FE_RC_65_0/ZN         |  v   | FE_RN_17_0     | AOI21D2BWP30P140LVT    | 0.011 |   0.168 |    0.130 | 
     | placeopt_FE_RC_79_0/A1         |  v   | FE_RN_17_0     | ND3D3BWP30P140LVT      | 0.000 |   0.168 |    0.130 | 
     | placeopt_FE_RC_79_0/ZN         |  ^   | N385           | ND3D3BWP30P140LVT      | 0.007 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_16_/D       |  ^   | N385           | DFQD2BWP30P140LVT      | 0.000 |   0.175 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.039 | 
     | o_data_bus_reg_reg_16_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin o_data_bus_reg_reg_20_/CP 
Endpoint:   o_data_bus_reg_reg_20_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell          | Delay | Arrival | Required | 
     |                          |      |            |                        |       |  Time   |   Time   | 
     |--------------------------+------+------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7]   |                        |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2   |  v   | i_cmd[7]   | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.024 | 
     | placeopt_FE_RC_63_0/ZN   |  ^   | n216       | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.037 | 
     | U351/A1                  |  ^   | n216       | CKND2D2BWP30P140LVT    | 0.007 |   0.083 |    0.045 | 
     | U351/ZN                  |  v   | n207       | CKND2D2BWP30P140LVT    | 0.012 |   0.095 |    0.056 | 
     | U352/A2                  |  v   | n207       | NR2D3BWP30P140LVT      | 0.000 |   0.095 |    0.057 | 
     | U352/ZN                  |  ^   | n212       | NR2D3BWP30P140LVT      | 0.013 |   0.108 |    0.070 | 
     | U226/A2                  |  ^   | n212       | AN2D16BWP30P140LVT     | 0.000 |   0.108 |    0.070 | 
     | U226/Z                   |  ^   | n171       | AN2D16BWP30P140LVT     | 0.024 |   0.132 |    0.094 | 
     | placeopt_FE_RC_62_0/A1   |  ^   | n171       | CKAN2D1BWP30P140LVT    | 0.011 |   0.143 |    0.104 | 
     | placeopt_FE_RC_62_0/Z    |  ^   | FE_RN_16_0 | CKAN2D1BWP30P140LVT    | 0.017 |   0.160 |    0.122 | 
     | placeopt_FE_RC_61_0/A2   |  ^   | FE_RN_16_0 | NR2D1P5BWP30P140LVT    | 0.000 |   0.160 |    0.122 | 
     | placeopt_FE_RC_61_0/ZN   |  v   | n346       | NR2D1P5BWP30P140LVT    | 0.007 |   0.168 |    0.129 | 
     | placeopt_FE_RC_22_0/A2   |  v   | n346       | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.129 | 
     | placeopt_FE_RC_22_0/ZN   |  ^   | N389       | ND3D2BWP30P140LVT      | 0.007 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_20_/D |  ^   | N389       | DFQD2BWP30P140LVT      | 0.000 |   0.175 |    0.136 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.038 | 
     | o_data_bus_reg_reg_20_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.038 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin o_data_bus_reg_reg_13_/CP 
Endpoint:   o_data_bus_reg_reg_13_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.175
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.024 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.038 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.045 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.062 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.081 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.089 | 
     | U595/B1                        |  v   | FE_RN_1        | INR2D6BWP30P140LVT     | 0.012 |   0.139 |    0.101 | 
     | U595/ZN                        |  ^   | n487           | INR2D6BWP30P140LVT     | 0.018 |   0.157 |    0.119 | 
     | placeopt_FE_RC_12_0/A1         |  ^   | n487           | NR2D3BWP30P140LVT      | 0.005 |   0.162 |    0.124 | 
     | placeopt_FE_RC_12_0/ZN         |  v   | n488           | NR2D3BWP30P140LVT      | 0.006 |   0.168 |    0.130 | 
     | placeopt_FE_RC_46_0/A1         |  v   | n488           | ND3D2BWP30P140LVT      | 0.000 |   0.169 |    0.130 | 
     | placeopt_FE_RC_46_0/ZN         |  ^   | N382           | ND3D2BWP30P140LVT      | 0.006 |   0.175 |    0.136 | 
     | o_data_bus_reg_reg_13_/D       |  ^   | N382           | DFQD2BWP30P140LVT      | 0.000 |   0.175 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.038 | 
     | o_data_bus_reg_reg_13_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.038 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin o_data_bus_reg_reg_3_/CP 
Endpoint:   o_data_bus_reg_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.174
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.024 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.038 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.045 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.063 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.063 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.076 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.082 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.089 | 
     | U481/B1                        |  v   | FE_RN_1        | INR2D4BWP30P140LVT     | 0.004 |   0.131 |    0.093 | 
     | U481/ZN                        |  ^   | n365           | INR2D4BWP30P140LVT     | 0.019 |   0.150 |    0.113 | 
     | U482/B                         |  ^   | n365           | AOI21D4BWP30P140LVT    | 0.003 |   0.153 |    0.116 | 
     | U482/ZN                        |  v   | n372           | AOI21D4BWP30P140LVT    | 0.011 |   0.164 |    0.127 | 
     | placeopt_FE_RC_29_0/A1         |  v   | n372           | ND3D1BWP30P140LVT      | 0.000 |   0.165 |    0.127 | 
     | placeopt_FE_RC_29_0/ZN         |  ^   | N372           | ND3D1BWP30P140LVT      | 0.009 |   0.174 |    0.136 | 
     | o_data_bus_reg_reg_3_/D        |  ^   | N372           | DFQD2BWP30P140LVT      | 0.000 |   0.174 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.038 | 
     | o_data_bus_reg_reg_3_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.038 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin o_data_bus_reg_reg_11_/CP 
Endpoint:   o_data_bus_reg_reg_11_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.174
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net        |            Cell            | Delay | Arrival | Required | 
     |                                |      |                   |                            |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]          |                            |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]          | NR2OPTPAD4BWP30P140LVT     | 0.002 |   0.062 |    0.024 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216              | NR2OPTPAD4BWP30P140LVT     | 0.014 |   0.076 |    0.038 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216              | CKND2D4BWP30P140LVT        | 0.007 |   0.083 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0         | CKND2D4BWP30P140LVT        | 0.009 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0         | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0        | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.100 |    0.063 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0        | CKND2D8BWP30P140LVT        | 0.000 |   0.101 |    0.063 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222              | CKND2D8BWP30P140LVT        | 0.007 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222              | INVD9BWP30P140LVT          | 0.000 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222    | INVD9BWP30P140LVT          | 0.006 |   0.114 |    0.076 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222    | INVD18BWP30P140LVT         | 0.006 |   0.120 |    0.082 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1           | INVD18BWP30P140LVT         | 0.007 |   0.127 |    0.090 | 
     | placeopt_FE_OCPC65_FE_RN_1/I   |  v   | FE_RN_1           | BUFFD4BWP30P140LVT         | 0.003 |   0.130 |    0.092 | 
     | placeopt_FE_OCPC65_FE_RN_1/Z   |  v   | FE_OCPN65_FE_RN_1 | BUFFD4BWP30P140LVT         | 0.015 |   0.145 |    0.107 | 
     | U608/B1                        |  v   | FE_OCPN65_FE_RN_1 | INR2D8BWP30P140LVT         | 0.000 |   0.145 |    0.107 | 
     | U608/ZN                        |  ^   | n503              | INR2D8BWP30P140LVT         | 0.010 |   0.155 |    0.118 | 
     | U609/B                         |  ^   | n503              | AOI21OPTREPBD2BWP30P140LVT | 0.003 |   0.158 |    0.121 | 
     | U609/ZN                        |  v   | n504              | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.165 |    0.127 | 
     | U610/A3                        |  v   | n504              | ND3D2BWP30P140LVT          | 0.000 |   0.165 |    0.127 | 
     | U610/ZN                        |  ^   | N380              | ND3D2BWP30P140LVT          | 0.009 |   0.174 |    0.136 | 
     | o_data_bus_reg_reg_11_/D       |  ^   | N380              | DFQD2BWP30P140LVT          | 0.000 |   0.174 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.038 | 
     | o_data_bus_reg_reg_11_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.038 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin o_data_bus_reg_reg_27_/CP 
Endpoint:   o_data_bus_reg_reg_27_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.174
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell           | Delay | Arrival | Required | 
     |                          |      |          |                         |       |  Time   |   Time   | 
     |--------------------------+------+----------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                         |       |   0.060 |    0.023 | 
     | U214/A2                  |  v   | i_cmd[0] | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.031 | 
     | U214/ZN                  |  ^   | n224     | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.041 | 
     | U360/A1                  |  ^   | n224     | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.041 | 
     | U360/ZN                  |  v   | n225     | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.048 | 
     | U215/I                   |  v   | n225     | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.048 | 
     | U215/ZN                  |  ^   | n226     | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.056 | 
     | U218/A1                  |  ^   | n226     | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.056 | 
     | U218/ZN                  |  v   | n261     | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.065 | 
     | U364/A1                  |  v   | n261     | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.067 | 
     | U364/ZN                  |  ^   | n231     | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.079 | 
     | U537/A1                  |  ^   | n231     | CKND2D4BWP30P140LVT     | 0.015 |   0.132 |    0.094 | 
     | U537/ZN                  |  v   | n433     | CKND2D4BWP30P140LVT     | 0.010 |   0.142 |    0.104 | 
     | U538/B                   |  v   | n433     | IOA21D2BWP30P140LVT     | 0.000 |   0.142 |    0.104 | 
     | U538/ZN                  |  ^   | n436     | IOA21D2BWP30P140LVT     | 0.011 |   0.153 |    0.115 | 
     | U540/A1                  |  ^   | n436     | NR2D6BWP30P140LVT       | 0.000 |   0.153 |    0.115 | 
     | U540/ZN                  |  v   | n439     | NR2D6BWP30P140LVT       | 0.008 |   0.161 |    0.124 | 
     | placeopt_FE_RC_78_0/A3   |  v   | n439     | ND3D2BWP30P140LVT       | 0.004 |   0.165 |    0.128 | 
     | placeopt_FE_RC_78_0/ZN   |  ^   | N396     | ND3D2BWP30P140LVT       | 0.009 |   0.174 |    0.136 | 
     | o_data_bus_reg_reg_27_/D |  ^   | N396     | DFQD2BWP30P140LVT       | 0.000 |   0.174 |    0.136 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_27_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin o_data_bus_reg_reg_17_/CP 
Endpoint:   o_data_bus_reg_reg_17_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.174
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                                |      |                |                            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                            |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT     | 0.002 |   0.062 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT     | 0.014 |   0.076 |    0.038 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT        | 0.007 |   0.083 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT        | 0.009 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.092 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.100 |    0.063 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT        | 0.000 |   0.101 |    0.063 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT        | 0.007 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT          | 0.000 |   0.108 |    0.070 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT          | 0.006 |   0.114 |    0.076 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT         | 0.006 |   0.120 |    0.082 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT         | 0.007 |   0.127 |    0.090 | 
     | U419/B1                        |  v   | FE_RN_1        | INR2D4BWP30P140LVT         | 0.008 |   0.135 |    0.098 | 
     | U419/ZN                        |  ^   | n305           | INR2D4BWP30P140LVT         | 0.018 |   0.153 |    0.116 | 
     | U420/B                         |  ^   | n305           | AOI21OPTREPBD1BWP30P140LVT | 0.002 |   0.155 |    0.118 | 
     | U420/ZN                        |  v   | n306           | AOI21OPTREPBD1BWP30P140LVT | 0.010 |   0.165 |    0.128 | 
     | placeopt_FE_RC_75_0/A1         |  v   | n306           | ND3D1P5BWP30P140LVT        | 0.000 |   0.166 |    0.128 | 
     | placeopt_FE_RC_75_0/ZN         |  ^   | N386           | ND3D1P5BWP30P140LVT        | 0.008 |   0.174 |    0.136 | 
     | o_data_bus_reg_reg_17_/D       |  ^   | N386           | DFQD2BWP30P140LVT          | 0.000 |   0.174 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_17_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin o_data_bus_reg_reg_19_/CP 
Endpoint:   o_data_bus_reg_reg_19_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell          | Delay | Arrival | Required | 
     |                          |      |            |                        |       |  Time   |   Time   | 
     |--------------------------+------+------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7]   |                        |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2   |  v   | i_cmd[7]   | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN   |  ^   | n216       | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.039 | 
     | U351/A1                  |  ^   | n216       | CKND2D2BWP30P140LVT    | 0.007 |   0.083 |    0.046 | 
     | U351/ZN                  |  v   | n207       | CKND2D2BWP30P140LVT    | 0.012 |   0.095 |    0.058 | 
     | U352/A2                  |  v   | n207       | NR2D3BWP30P140LVT      | 0.000 |   0.095 |    0.058 | 
     | U352/ZN                  |  ^   | n212       | NR2D3BWP30P140LVT      | 0.013 |   0.108 |    0.071 | 
     | U226/A2                  |  ^   | n212       | AN2D16BWP30P140LVT     | 0.000 |   0.108 |    0.071 | 
     | U226/Z                   |  ^   | n171       | AN2D16BWP30P140LVT     | 0.024 |   0.132 |    0.095 | 
     | placeopt_FE_RC_60_0/A1   |  ^   | n171       | CKAN2D1BWP30P140LVT    | 0.010 |   0.142 |    0.105 | 
     | placeopt_FE_RC_60_0/Z    |  ^   | FE_RN_15_0 | CKAN2D1BWP30P140LVT    | 0.018 |   0.160 |    0.123 | 
     | placeopt_FE_RC_59_0/A2   |  ^   | FE_RN_15_0 | NR2D1P5BWP30P140LVT    | 0.000 |   0.160 |    0.123 | 
     | placeopt_FE_RC_59_0/ZN   |  v   | n454       | NR2D1P5BWP30P140LVT    | 0.007 |   0.167 |    0.130 | 
     | placeopt_FE_RC_49_0/A1   |  v   | n454       | ND3D2BWP30P140LVT      | 0.000 |   0.167 |    0.130 | 
     | placeopt_FE_RC_49_0/ZN   |  ^   | N388       | ND3D2BWP30P140LVT      | 0.006 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_19_/D |  ^   | N388       | DFQD2BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_19_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin o_data_bus_reg_reg_23_/CP 
Endpoint:   o_data_bus_reg_reg_23_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[0]                 |  v   | i_cmd[0] |                        |       |   0.060 |    0.023 | 
     | U368/I                   |  v   | i_cmd[0] | INVD6BWP30P140LVT      | 0.008 |   0.068 |    0.031 | 
     | U368/ZN                  |  ^   | n242     | INVD6BWP30P140LVT      | 0.007 |   0.075 |    0.038 | 
     | U239/A1                  |  ^   | n242     | ND2OPTIBD1BWP30P140LVT | 0.000 |   0.076 |    0.038 | 
     | U239/ZN                  |  v   | n244     | ND2OPTIBD1BWP30P140LVT | 0.009 |   0.085 |    0.048 | 
     | placeopt_FE_RC_14_0/A1   |  v   | n244     | NR3OPTPAD2BWP30P140LVT | 0.000 |   0.085 |    0.048 | 
     | placeopt_FE_RC_14_0/ZN   |  ^   | n245     | NR3OPTPAD2BWP30P140LVT | 0.015 |   0.100 |    0.063 | 
     | U280/A2                  |  ^   | n245     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.063 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.011 |   0.112 |    0.075 | 
     | U223/I                   |  v   | n167     | INVD12BWP30P140LVT     | 0.002 |   0.114 |    0.077 | 
     | U223/ZN                  |  ^   | n172     | INVD12BWP30P140LVT     | 0.008 |   0.122 |    0.085 | 
     | U548/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.004 |   0.126 |    0.088 | 
     | U548/ZN                  |  ^   | n443     | IOA21D2BWP30P140LVT    | 0.028 |   0.153 |    0.116 | 
     | U549/A1                  |  ^   | n443     | NR2OPTIBD6BWP30P140LVT | 0.001 |   0.154 |    0.117 | 
     | U549/ZN                  |  v   | n447     | NR2OPTIBD6BWP30P140LVT | 0.009 |   0.164 |    0.127 | 
     | placeopt_FE_RC_18_0/A1   |  v   | n447     | ND3D2BWP30P140LVT      | 0.002 |   0.166 |    0.129 | 
     | placeopt_FE_RC_18_0/ZN   |  ^   | N392     | ND3D2BWP30P140LVT      | 0.007 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_23_/D |  ^   | N392     | DFQD2BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_23_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin o_data_bus_reg_reg_22_/CP 
Endpoint:   o_data_bus_reg_reg_22_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell          | Delay | Arrival | Required | 
     |                          |      |            |                        |       |  Time   |   Time   | 
     |--------------------------+------+------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7]   |                        |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2   |  v   | i_cmd[7]   | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN   |  ^   | n216       | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.039 | 
     | U351/A1                  |  ^   | n216       | CKND2D2BWP30P140LVT    | 0.007 |   0.083 |    0.046 | 
     | U351/ZN                  |  v   | n207       | CKND2D2BWP30P140LVT    | 0.012 |   0.095 |    0.058 | 
     | U352/A2                  |  v   | n207       | NR2D3BWP30P140LVT      | 0.000 |   0.095 |    0.058 | 
     | U352/ZN                  |  ^   | n212       | NR2D3BWP30P140LVT      | 0.013 |   0.108 |    0.071 | 
     | U226/A2                  |  ^   | n212       | AN2D16BWP30P140LVT     | 0.000 |   0.108 |    0.071 | 
     | U226/Z                   |  ^   | n171       | AN2D16BWP30P140LVT     | 0.024 |   0.132 |    0.095 | 
     | placeopt_FE_RC_45_0/A1   |  ^   | n171       | CKAN2D1BWP30P140LVT    | 0.011 |   0.144 |    0.107 | 
     | placeopt_FE_RC_45_0/Z    |  ^   | FE_RN_11_0 | CKAN2D1BWP30P140LVT    | 0.017 |   0.161 |    0.124 | 
     | placeopt_FE_RC_44_0/A2   |  ^   | FE_RN_11_0 | NR2D1P5BWP30P140LVT    | 0.000 |   0.161 |    0.124 | 
     | placeopt_FE_RC_44_0/ZN   |  v   | n314       | NR2D1P5BWP30P140LVT    | 0.007 |   0.168 |    0.131 | 
     | placeopt_FE_RC_80_0/A1   |  v   | n314       | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.131 | 
     | placeopt_FE_RC_80_0/ZN   |  ^   | N391       | ND3D2BWP30P140LVT      | 0.006 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_22_/D |  ^   | N391       | DFQD2BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_22_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin o_data_bus_reg_reg_7_/CP 
Endpoint:   o_data_bus_reg_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.039 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.055 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.055 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.064 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.064 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.071 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.071 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.077 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.083 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.090 | 
     | placeopt_FE_RC_33_0/B1         |  v   | FE_RN_1        | INR2D8BWP30P140LVT     | 0.011 |   0.138 |    0.102 | 
     | placeopt_FE_RC_33_0/ZN         |  ^   | FE_OCPN35_n265 | INR2D8BWP30P140LVT     | 0.016 |   0.154 |    0.118 | 
     | placeopt_FE_RC_16_0/A1         |  ^   | FE_OCPN35_n265 | NR2D3BWP30P140LVT      | 0.004 |   0.158 |    0.122 | 
     | placeopt_FE_RC_16_0/ZN         |  v   | n275           | NR2D3BWP30P140LVT      | 0.008 |   0.166 |    0.130 | 
     | U387/A1                        |  v   | n275           | ND3D2BWP30P140LVT      | 0.000 |   0.167 |    0.130 | 
     | U387/ZN                        |  ^   | N376           | ND3D2BWP30P140LVT      | 0.006 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_7_/D        |  ^   | N376           | DFQD1BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_7_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin o_data_bus_reg_reg_9_/CP 
Endpoint:   o_data_bus_reg_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.039 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.055 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.055 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.064 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.064 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.071 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.071 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.077 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.083 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.090 | 
     | U615/B1                        |  v   | FE_RN_1        | INR2D8BWP30P140LVT     | 0.011 |   0.138 |    0.101 | 
     | U615/ZN                        |  ^   | n511           | INR2D8BWP30P140LVT     | 0.016 |   0.154 |    0.117 | 
     | placeopt_FE_RC_9_0/A1          |  ^   | n511           | NR2D3BWP30P140LVT      | 0.004 |   0.158 |    0.121 | 
     | placeopt_FE_RC_9_0/ZN          |  v   | n512           | NR2D3BWP30P140LVT      | 0.008 |   0.165 |    0.129 | 
     | U617/A3                        |  v   | n512           | ND3D2BWP30P140LVT      | 0.000 |   0.166 |    0.129 | 
     | U617/ZN                        |  ^   | N378           | ND3D2BWP30P140LVT      | 0.007 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_9_/D        |  ^   | N378           | DFQD1BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.037 | 
     | o_data_bus_reg_reg_9_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.037 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin o_data_bus_reg_reg_2_/CP 
Endpoint:   o_data_bus_reg_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.172
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                            |      |                |                         |       |  Time   |   Time   | 
     |----------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                   |  v   | i_cmd[0]       |                         |       |   0.060 |    0.024 | 
     | U214/A2                    |  v   | i_cmd[0]       | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.032 | 
     | U214/ZN                    |  ^   | n224           | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.042 | 
     | U360/A1                    |  ^   | n224           | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.042 | 
     | U360/ZN                    |  v   | n225           | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.049 | 
     | U215/I                     |  v   | n225           | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.049 | 
     | U215/ZN                    |  ^   | n226           | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.057 | 
     | U218/A1                    |  ^   | n226           | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.057 | 
     | U218/ZN                    |  v   | n261           | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.067 | 
     | U282/A1                    |  v   | n261           | OR2D8BWP30P140LVT       | 0.001 |   0.104 |    0.068 | 
     | U282/Z                     |  v   | n173           | OR2D8BWP30P140LVT       | 0.020 |   0.124 |    0.088 | 
     | placeopt_FE_OCPC62_n173/I  |  v   | n173           | INVD18BWP30P140LVT      | 0.000 |   0.124 |    0.088 | 
     | placeopt_FE_OCPC62_n173/ZN |  ^   | FE_OCPN51_n173 | INVD18BWP30P140LVT      | 0.006 |   0.130 |    0.094 | 
     | U294/A1                    |  ^   | FE_OCPN51_n173 | AN2D4BWP30P140LVT       | 0.005 |   0.136 |    0.100 | 
     | U294/Z                     |  ^   | n184           | AN2D4BWP30P140LVT       | 0.017 |   0.153 |    0.116 | 
     | U493/B                     |  ^   | n184           | AOI21D4BWP30P140LVT     | 0.000 |   0.153 |    0.117 | 
     | U493/ZN                    |  v   | n378           | AOI21D4BWP30P140LVT     | 0.009 |   0.162 |    0.126 | 
     | U494/A3                    |  v   | n378           | ND3D2BWP30P140LVT       | 0.001 |   0.163 |    0.127 | 
     | U494/ZN                    |  ^   | N371           | ND3D2BWP30P140LVT       | 0.009 |   0.172 |    0.136 | 
     | o_data_bus_reg_reg_2_/D    |  ^   | N371           | DFQD1BWP30P140LVT       | 0.000 |   0.172 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.036 | 
     | o_data_bus_reg_reg_2_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.036 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin o_data_bus_reg_reg_12_/CP 
Endpoint:   o_data_bus_reg_reg_12_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.172
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |          Cell           | Delay | Arrival | Required | 
     |                           |      |               |                         |       |  Time   |   Time   | 
     |---------------------------+------+---------------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                  |  v   | i_cmd[0]      |                         |       |   0.060 |    0.024 | 
     | U214/A2                   |  v   | i_cmd[0]      | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.032 | 
     | U214/ZN                   |  ^   | n224          | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.042 | 
     | U360/A1                   |  ^   | n224          | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.042 | 
     | U360/ZN                   |  v   | n225          | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.049 | 
     | U215/I                    |  v   | n225          | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.049 | 
     | U215/ZN                   |  ^   | n226          | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.057 | 
     | U218/A1                   |  ^   | n226          | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.057 | 
     | U218/ZN                   |  v   | n261          | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.067 | 
     | U364/A1                   |  v   | n261          | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.068 | 
     | U364/ZN                   |  ^   | n231          | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.080 | 
     | placeopt_FE_OCPC64_n231/I |  ^   | n231          | BUFFD8BWP30P140LVT      | 0.007 |   0.124 |    0.087 | 
     | placeopt_FE_OCPC64_n231/Z |  ^   | FE_OFN34_n231 | BUFFD8BWP30P140LVT      | 0.020 |   0.144 |    0.108 | 
     | U237/A1                   |  ^   | FE_OFN34_n231 | CKND2D8BWP30P140LVT     | 0.003 |   0.147 |    0.110 | 
     | U237/ZN                   |  v   | n491          | CKND2D8BWP30P140LVT     | 0.006 |   0.152 |    0.116 | 
     | U598/B                    |  v   | n491          | IOA21D2BWP30P140LVT     | 0.000 |   0.153 |    0.116 | 
     | U598/ZN                   |  ^   | n494          | IOA21D2BWP30P140LVT     | 0.007 |   0.160 |    0.124 | 
     | U600/A1                   |  ^   | n494          | NR2D4BWP30P140LVT       | 0.000 |   0.160 |    0.124 | 
     | U600/ZN                   |  v   | n497          | NR2D4BWP30P140LVT       | 0.006 |   0.166 |    0.130 | 
     | placeopt_FE_RC_52_0/A1    |  v   | n497          | ND3D2BWP30P140LVT       | 0.000 |   0.166 |    0.130 | 
     | placeopt_FE_RC_52_0/ZN    |  ^   | N381          | ND3D2BWP30P140LVT       | 0.006 |   0.172 |    0.136 | 
     | o_data_bus_reg_reg_12_/D  |  ^   | N381          | DFQD1BWP30P140LVT       | 0.000 |   0.172 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.036 | 
     | o_data_bus_reg_reg_12_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.036 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin o_data_bus_reg_reg_15_/CP 
Endpoint:   o_data_bus_reg_reg_15_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.171
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                            |      |                |                        |       |  Time   |   Time   | 
     |----------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                   |  v   | i_cmd[7]       |                        |       |   0.060 |    0.025 | 
     | placeopt_FE_RC_63_0/A2     |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.027 | 
     | placeopt_FE_RC_63_0/ZN     |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.041 | 
     | placeopt_FE_RC_36_0/A1     |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.048 | 
     | placeopt_FE_RC_36_0/ZN     |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/A1     |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/ZN     |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.065 | 
     | placeopt_FE_RC_34_0/A1     |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.065 | 
     | placeopt_FE_RC_34_0/ZN     |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/I  |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/ZN |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.078 | 
     | placeopt_FE_OCPC48_n222/I  |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.120 |    0.084 | 
     | placeopt_FE_OCPC48_n222/ZN |  v   | FE_OCPN45_n222 | INVD9BWP30P140LVT      | 0.008 |   0.128 |    0.093 | 
     | U446/B1                    |  v   | FE_OCPN45_n222 | INR2D4BWP30P140LVT     | 0.002 |   0.130 |    0.095 | 
     | U446/ZN                    |  ^   | n329           | INR2D4BWP30P140LVT     | 0.015 |   0.145 |    0.110 | 
     | U447/B                     |  ^   | n329           | AOI21D1BWP30P140LVT    | 0.003 |   0.148 |    0.112 | 
     | U447/ZN                    |  v   | n330           | AOI21D1BWP30P140LVT    | 0.014 |   0.161 |    0.126 | 
     | placeopt_FE_RC_76_0/A3     |  v   | n330           | ND3D2BWP30P140LVT      | 0.000 |   0.161 |    0.126 | 
     | placeopt_FE_RC_76_0/ZN     |  ^   | N384           | ND3D2BWP30P140LVT      | 0.010 |   0.171 |    0.136 | 
     | o_data_bus_reg_reg_15_/D   |  ^   | N384           | DFQD1BWP30P140LVT      | 0.000 |   0.171 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.035 | 
     | o_data_bus_reg_reg_15_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.035 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin o_data_bus_reg_reg_6_/CP 
Endpoint:   o_data_bus_reg_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.171
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                                |      |                |                            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                            |       |   0.060 |    0.025 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT     | 0.002 |   0.062 |    0.027 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT     | 0.014 |   0.076 |    0.041 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT        | 0.007 |   0.083 |    0.048 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT        | 0.009 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.100 |    0.065 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT        | 0.000 |   0.101 |    0.065 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT        | 0.007 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT          | 0.000 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT          | 0.006 |   0.114 |    0.078 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT         | 0.006 |   0.120 |    0.085 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT         | 0.007 |   0.127 |    0.092 | 
     | U357/B1                        |  v   | FE_RN_1        | INR2D8BWP30P140LVT         | 0.009 |   0.136 |    0.101 | 
     | U357/ZN                        |  ^   | n223           | INR2D8BWP30P140LVT         | 0.016 |   0.152 |    0.117 | 
     | U358/B                         |  ^   | n223           | AOI21OPTREPBD4BWP30P140LVT | 0.005 |   0.157 |    0.122 | 
     | U358/ZN                        |  v   | n264           | AOI21OPTREPBD4BWP30P140LVT | 0.007 |   0.164 |    0.129 | 
     | U376/A1                        |  v   | n264           | ND3D2BWP30P140LVT          | 0.000 |   0.165 |    0.129 | 
     | U376/ZN                        |  ^   | N375           | ND3D2BWP30P140LVT          | 0.007 |   0.171 |    0.136 | 
     | o_data_bus_reg_reg_6_/D        |  ^   | N375           | DFQD1BWP30P140LVT          | 0.000 |   0.171 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                          |      |     |                   |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                      |  ^   | clk |                   |       |   0.000 |    0.035 | 
     | o_data_bus_reg_reg_6_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.035 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin o_data_bus_reg_reg_10_/CP 
Endpoint:   o_data_bus_reg_reg_10_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.171
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                            |      |                |                        |       |  Time   |   Time   | 
     |----------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                   |  v   | i_cmd[7]       |                        |       |   0.060 |    0.025 | 
     | placeopt_FE_RC_63_0/A2     |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.027 | 
     | placeopt_FE_RC_63_0/ZN     |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.041 | 
     | placeopt_FE_RC_36_0/A1     |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.048 | 
     | placeopt_FE_RC_36_0/ZN     |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/A1     |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.057 | 
     | placeopt_FE_RC_35_0/ZN     |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.066 | 
     | placeopt_FE_RC_34_0/A1     |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.066 | 
     | placeopt_FE_RC_34_0/ZN     |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/I  |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.073 | 
     | placeopt_FE_OCPC47_n222/ZN |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.079 | 
     | placeopt_FE_OCPC48_n222/I  |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.120 |    0.085 | 
     | placeopt_FE_OCPC48_n222/ZN |  v   | FE_OCPN45_n222 | INVD9BWP30P140LVT      | 0.008 |   0.128 |    0.093 | 
     | U391/B1                    |  v   | FE_OCPN45_n222 | INR2D6BWP30P140LVT     | 0.002 |   0.130 |    0.096 | 
     | U391/ZN                    |  ^   | n280           | INR2D6BWP30P140LVT     | 0.014 |   0.144 |    0.109 | 
     | U392/B                     |  ^   | n280           | AOI21D2BWP30P140LVT    | 0.004 |   0.148 |    0.113 | 
     | U392/ZN                    |  v   | n281           | AOI21D2BWP30P140LVT    | 0.013 |   0.161 |    0.126 | 
     | U393/A3                    |  v   | n281           | ND3D2BWP30P140LVT      | 0.000 |   0.161 |    0.127 | 
     | U393/ZN                    |  ^   | N379           | ND3D2BWP30P140LVT      | 0.010 |   0.171 |    0.136 | 
     | o_data_bus_reg_reg_10_/D   |  ^   | N379           | DFQD2BWP30P140LVT      | 0.000 |   0.171 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.035 | 
     | o_data_bus_reg_reg_10_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.035 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin o_data_bus_reg_reg_14_/CP 
Endpoint:   o_data_bus_reg_reg_14_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.170
= Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                                |      |                |                        |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                        |       |   0.060 |    0.026 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD4BWP30P140LVT | 0.002 |   0.062 |    0.028 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD4BWP30P140LVT | 0.014 |   0.076 |    0.042 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT    | 0.007 |   0.083 |    0.049 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT    | 0.009 |   0.092 |    0.058 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.092 |    0.058 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.066 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT    | 0.000 |   0.101 |    0.066 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT    | 0.007 |   0.108 |    0.074 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT      | 0.000 |   0.108 |    0.074 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT      | 0.006 |   0.114 |    0.080 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT     | 0.006 |   0.120 |    0.086 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT     | 0.007 |   0.127 |    0.093 | 
     | placeopt_FE_RC_43_0/B1         |  v   | FE_RN_1        | INR2D8BWP30P140LVT     | 0.008 |   0.136 |    0.102 | 
     | placeopt_FE_RC_43_0/ZN         |  ^   | FE_OCPN48_n477 | INR2D8BWP30P140LVT     | 0.016 |   0.152 |    0.117 | 
     | placeopt_FE_RC_71_0/A1         |  ^   | FE_OCPN48_n477 | NR2D1P5BWP30P140LVT    | 0.004 |   0.155 |    0.121 | 
     | placeopt_FE_RC_71_0/ZN         |  v   | n478           | NR2D1P5BWP30P140LVT    | 0.007 |   0.163 |    0.129 | 
     | placeopt_FE_RC_25_0/A3         |  v   | n478           | ND3D2BWP30P140LVT      | 0.000 |   0.163 |    0.129 | 
     | placeopt_FE_RC_25_0/ZN         |  ^   | N383           | ND3D2BWP30P140LVT      | 0.008 |   0.170 |    0.136 | 
     | o_data_bus_reg_reg_14_/D       |  ^   | N383           | DFQD2BWP30P140LVT      | 0.000 |   0.170 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.034 | 
     | o_data_bus_reg_reg_14_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.034 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin o_data_bus_reg_reg_21_/CP 
Endpoint:   o_data_bus_reg_reg_21_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[2]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.168
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net      |          Cell          | Delay | Arrival | Required | 
     |                              |      |               |                        |       |  Time   |   Time   | 
     |------------------------------+------+---------------+------------------------+-------+---------+----------| 
     | i_cmd[2]                     |  v   | i_cmd[2]      |                        |       |   0.060 |    0.028 | 
     | U209/A1                      |  v   | i_cmd[2]      | NR2OPTPAD4BWP30P140LVT | 0.003 |   0.063 |    0.032 | 
     | U209/ZN                      |  ^   | n257          | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.072 |    0.041 | 
     | U232/A1                      |  ^   | n257          | ND3OPTPAD4BWP30P140LVT | 0.000 |   0.072 |    0.041 | 
     | U232/ZN                      |  v   | n233          | ND3OPTPAD4BWP30P140LVT | 0.016 |   0.088 |    0.056 | 
     | placeopt_FE_RC_32_0/A3       |  v   | n233          | NR3D3BWP30P140LVT      | 0.000 |   0.088 |    0.057 | 
     | placeopt_FE_RC_32_0/ZN       |  ^   | FE_RN_2       | NR3D3BWP30P140LVT      | 0.017 |   0.105 |    0.073 | 
     | placeopt_FE_OCPC59_FE_RN_2/I |  ^   | FE_RN_2       | BUFFD6BWP30P140LVT     | 0.000 |   0.105 |    0.073 | 
     | placeopt_FE_OCPC59_FE_RN_2/Z |  ^   | FE_OCPN5_n269 | BUFFD6BWP30P140LVT     | 0.018 |   0.123 |    0.092 | 
     | U451/A1                      |  ^   | FE_OCPN5_n269 | IOA21D2BWP30P140LVT    | 0.003 |   0.126 |    0.095 | 
     | U451/ZN                      |  ^   | n336          | IOA21D2BWP30P140LVT    | 0.024 |   0.150 |    0.119 | 
     | U454/A1                      |  ^   | n336          | NR2D6BWP30P140LVT      | 0.000 |   0.150 |    0.119 | 
     | U454/ZN                      |  v   | n339          | NR2D6BWP30P140LVT      | 0.008 |   0.158 |    0.127 | 
     | U457/A2                      |  v   | n339          | ND3D2BWP30P140LVT      | 0.002 |   0.160 |    0.129 | 
     | U457/ZN                      |  ^   | N390          | ND3D2BWP30P140LVT      | 0.007 |   0.168 |    0.136 | 
     | o_data_bus_reg_reg_21_/D     |  ^   | N390          | DFQD2BWP30P140LVT      | 0.000 |   0.168 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                           |      |     |                   |       |  Time   |   Time   | 
     |---------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                       |  ^   | clk |                   |       |   0.000 |    0.032 | 
     | o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.032 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[0]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.120
= Slack Time                   -0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.030 | 
     | o_data_bus_reg_reg_0_/CP        |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.030 | 
     | o_data_bus_reg_reg_0_/Q         |  v   | FE_OFN1_o_data_bus_0 | DFQD1BWP30P140LVT    | 0.058 |   0.058 |    0.028 | 
     | placeopt_FE_OFC4_o_data_bus_0/I |  v   | FE_OFN1_o_data_bus_0 | CKBD6BWP30P140LVT    | 0.004 |   0.062 |    0.032 | 
     | placeopt_FE_OFC4_o_data_bus_0/Z |  v   | o_data_bus[0]        | CKBD6BWP30P140LVT    | 0.041 |   0.103 |    0.072 | 
     | o_data_bus[0]                   |  v   | o_data_bus[0]        | crossbar_one_hot_seq | 0.018 |   0.120 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[1]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.118
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.028 | 
     | o_data_bus_reg_reg_1_/CP        |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.028 | 
     | o_data_bus_reg_reg_1_/Q         |  v   | FE_OFN2_o_data_bus_1 | DFQD1BWP30P140LVT    | 0.057 |   0.057 |    0.029 | 
     | placeopt_FE_OFC5_o_data_bus_1/I |  v   | FE_OFN2_o_data_bus_1 | CKBD6BWP30P140LVT    | 0.004 |   0.061 |    0.033 | 
     | placeopt_FE_OFC5_o_data_bus_1/Z |  v   | o_data_bus[1]        | CKBD6BWP30P140LVT    | 0.043 |   0.104 |    0.076 | 
     | o_data_bus[1]                   |  v   | o_data_bus[1]        | crossbar_one_hot_seq | 0.014 |   0.118 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin o_valid_reg_reg_0_/CP 
Endpoint:   o_valid_reg_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.163
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |          Cell           | Delay | Arrival | Required | 
     |                           |      |               |                         |       |  Time   |   Time   | 
     |---------------------------+------+---------------+-------------------------+-------+---------+----------| 
     | i_cmd[0]                  |  v   | i_cmd[0]      |                         |       |   0.060 |    0.032 | 
     | U214/A2                   |  v   | i_cmd[0]      | NR2OPTPAD2BWP30P140LVT  | 0.008 |   0.068 |    0.041 | 
     | U214/ZN                   |  ^   | n224          | NR2OPTPAD2BWP30P140LVT  | 0.010 |   0.078 |    0.050 | 
     | U360/A1                   |  ^   | n224          | ND2OPTPAD2BWP30P140LVT  | 0.000 |   0.078 |    0.050 | 
     | U360/ZN                   |  v   | n225          | ND2OPTPAD2BWP30P140LVT  | 0.008 |   0.085 |    0.058 | 
     | U215/I                    |  v   | n225          | INVD4BWP30P140LVT       | 0.000 |   0.086 |    0.058 | 
     | U215/ZN                   |  ^   | n226          | INVD4BWP30P140LVT       | 0.008 |   0.093 |    0.066 | 
     | U218/A1                   |  ^   | n226          | ND2OPTPAD12BWP30P140LVT | 0.000 |   0.094 |    0.066 | 
     | U218/ZN                   |  v   | n261          | ND2OPTPAD12BWP30P140LVT | 0.009 |   0.103 |    0.075 | 
     | U364/A1                   |  v   | n261          | NR2OPTPAD16BWP30P140LVT | 0.001 |   0.104 |    0.076 | 
     | U364/ZN                   |  ^   | n231          | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.116 |    0.089 | 
     | placeopt_FE_OCPC64_n231/I |  ^   | n231          | BUFFD8BWP30P140LVT      | 0.007 |   0.124 |    0.096 | 
     | placeopt_FE_OCPC64_n231/Z |  ^   | FE_OFN34_n231 | BUFFD8BWP30P140LVT      | 0.020 |   0.144 |    0.116 | 
     | U625/A1                   |  ^   | FE_OFN34_n231 | NR4D4BWP30P140LVT       | 0.003 |   0.147 |    0.119 | 
     | U625/ZN                   |  v   | n527          | NR4D4BWP30P140LVT       | 0.009 |   0.155 |    0.128 | 
     | U628/A1                   |  v   | n527          | ND4D3BWP30P140LVT       | 0.000 |   0.156 |    0.128 | 
     | U628/ZN                   |  ^   | N402          | ND4D3BWP30P140LVT       | 0.008 |   0.163 |    0.136 | 
     | o_valid_reg_reg_0_/D      |  ^   | N402          | DFQD1BWP30P140LVT       | 0.000 |   0.163 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                       |      |     |                   |       |  Time   |   Time   | 
     |-----------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                   |  ^   | clk |                   |       |   0.000 |    0.028 | 
     | o_valid_reg_reg_0_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.028 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[2]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_2_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.114
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.024 | 
     | o_data_bus_reg_reg_2_/CP        |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.024 | 
     | o_data_bus_reg_reg_2_/Q         |  v   | FE_OFN3_o_data_bus_2 | DFQD1BWP30P140LVT    | 0.056 |   0.056 |    0.032 | 
     | placeopt_FE_OFC6_o_data_bus_2/I |  v   | FE_OFN3_o_data_bus_2 | BUFFD6BWP30P140LVT   | 0.003 |   0.058 |    0.035 | 
     | placeopt_FE_OFC6_o_data_bus_2/Z |  v   | o_data_bus[2]        | BUFFD6BWP30P140LVT   | 0.044 |   0.102 |    0.078 | 
     | o_data_bus[2]                   |  v   | o_data_bus[2]        | crossbar_one_hot_seq | 0.012 |   0.114 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[4]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.111
= Slack Time                   -0.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.021 | 
     | o_data_bus_reg_reg_4_/CP        |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.021 | 
     | o_data_bus_reg_reg_4_/Q         |  v   | FE_OFN5_o_data_bus_4 | DFQD1BWP30P140LVT    | 0.054 |   0.054 |    0.033 | 
     | placeopt_FE_OFC8_o_data_bus_4/I |  v   | FE_OFN5_o_data_bus_4 | CKBD6BWP30P140LVT    | 0.002 |   0.056 |    0.035 | 
     | placeopt_FE_OFC8_o_data_bus_4/Z |  v   | o_data_bus[4]        | CKBD6BWP30P140LVT    | 0.044 |   0.100 |    0.079 | 
     | o_data_bus[4]                   |  v   | o_data_bus[4]        | crossbar_one_hot_seq | 0.011 |   0.111 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[8]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_8_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.107
= Slack Time                   -0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |   0.000 |   -0.017 | 
     | o_data_bus_reg_reg_8_/CP         |  ^   | clk                   | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.017 | 
     | o_data_bus_reg_reg_8_/Q          |  v   | FE_OFN20_o_data_bus_8 | DFQD1BWP30P140LVT    | 0.052 |   0.052 |    0.035 | 
     | placeopt_FE_OFC23_o_data_bus_8/I |  v   | FE_OFN20_o_data_bus_8 | CKBD6BWP30P140LVT    | 0.001 |   0.054 |    0.037 | 
     | placeopt_FE_OFC23_o_data_bus_8/Z |  v   | o_data_bus[8]         | CKBD6BWP30P140LVT    | 0.042 |   0.095 |    0.079 | 
     | o_data_bus[8]                    |  v   | o_data_bus[8]         | crossbar_one_hot_seq | 0.011 |   0.107 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[7]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_7_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.106
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                      |                      |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                  |                      |       |   0.000 |   -0.016 | 
     | o_data_bus_reg_reg_7_/CP         |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.016 | 
     | o_data_bus_reg_reg_7_/Q          |  v   | FE_OFN8_o_data_bus_7 | DFQD1BWP30P140LVT    | 0.052 |   0.052 |    0.035 | 
     | placeopt_FE_OFC11_o_data_bus_7/I |  v   | FE_OFN8_o_data_bus_7 | CKBD6BWP30P140LVT    | 0.001 |   0.053 |    0.037 | 
     | placeopt_FE_OFC11_o_data_bus_7/Z |  v   | o_data_bus[7]        | CKBD6BWP30P140LVT    | 0.041 |   0.094 |    0.078 | 
     | o_data_bus[7]                    |  v   | o_data_bus[7]        | crossbar_one_hot_seq | 0.012 |   0.106 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[9]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.106
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |   0.000 |   -0.016 | 
     | o_data_bus_reg_reg_9_/CP         |  ^   | clk                   | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.016 | 
     | o_data_bus_reg_reg_9_/Q          |  v   | FE_OFN33_o_data_bus_9 | DFQD1BWP30P140LVT    | 0.052 |   0.052 |    0.036 | 
     | placeopt_FE_OFC36_o_data_bus_9/I |  v   | FE_OFN33_o_data_bus_9 | CKBD6BWP30P140LVT    | 0.001 |   0.053 |    0.037 | 
     | placeopt_FE_OFC36_o_data_bus_9/Z |  v   | o_data_bus[9]         | CKBD6BWP30P140LVT    | 0.042 |   0.095 |    0.079 | 
     | o_data_bus[9]                    |  v   | o_data_bus[9]         | crossbar_one_hot_seq | 0.011 |   0.106 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[3]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.104
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.014 | 
     | o_data_bus_reg_reg_3_/CP        |  ^   | clk                  | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.014 | 
     | o_data_bus_reg_reg_3_/Q         |  v   | FE_OFN4_o_data_bus_3 | DFQD2BWP30P140LVT    | 0.049 |   0.049 |    0.035 | 
     | placeopt_FE_OFC7_o_data_bus_3/I |  v   | FE_OFN4_o_data_bus_3 | CKBD6BWP30P140LVT    | 0.003 |   0.052 |    0.038 | 
     | placeopt_FE_OFC7_o_data_bus_3/Z |  v   | o_data_bus[3]        | CKBD6BWP30P140LVT    | 0.039 |   0.090 |    0.076 | 
     | o_data_bus[3]                   |  v   | o_data_bus[3]        | crossbar_one_hot_seq | 0.014 |   0.104 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[31]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_31_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.104
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                       |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                   |                      |       |   0.000 |   -0.014 | 
     | o_data_bus_reg_reg_31_/CP         |  ^   | clk                   | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.014 | 
     | o_data_bus_reg_reg_31_/Q          |  v   | FE_OFN9_o_data_bus_31 | DFQD2BWP30P140LVT    | 0.048 |   0.048 |    0.034 | 
     | placeopt_FE_OFC12_o_data_bus_31/I |  v   | FE_OFN9_o_data_bus_31 | CKBD6BWP30P140LVT    | 0.002 |   0.050 |    0.037 | 
     | placeopt_FE_OFC12_o_data_bus_31/Z |  v   | o_data_bus[31]        | CKBD6BWP30P140LVT    | 0.034 |   0.084 |    0.070 | 
     | o_data_bus[31]                    |  v   | o_data_bus[31]        | crossbar_one_hot_seq | 0.020 |   0.104 |    0.090 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[26]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_26_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.103
= Slack Time                   -0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |   0.000 |   -0.013 | 
     | o_data_bus_reg_reg_26_/CP         |  ^   | clk                    | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.013 | 
     | o_data_bus_reg_reg_26_/Q          |  v   | FE_OFN16_o_data_bus_26 | DFQD1BWP30P140LVT    | 0.050 |   0.050 |    0.037 | 
     | placeopt_FE_OFC19_o_data_bus_26/I |  v   | FE_OFN16_o_data_bus_26 | CKBD6BWP30P140LVT    | 0.001 |   0.051 |    0.038 | 
     | placeopt_FE_OFC19_o_data_bus_26/Z |  v   | o_data_bus[26]         | CKBD6BWP30P140LVT    | 0.040 |   0.091 |    0.078 | 
     | o_data_bus[26]                    |  v   | o_data_bus[26]         | crossbar_one_hot_seq | 0.012 |   0.103 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[5]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_5_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.102
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                      |                      |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                  |                      |       |   0.000 |   -0.012 | 
     | o_data_bus_reg_reg_5_/CP         |  ^   | clk                  | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.012 | 
     | o_data_bus_reg_reg_5_/Q          |  v   | FE_OFN7_o_data_bus_5 | DFQD2BWP30P140LVT    | 0.048 |   0.048 |    0.036 | 
     | placeopt_FE_OFC10_o_data_bus_5/I |  v   | FE_OFN7_o_data_bus_5 | CKBD6BWP30P140LVT    | 0.002 |   0.051 |    0.038 | 
     | placeopt_FE_OFC10_o_data_bus_5/Z |  v   | o_data_bus[5]        | CKBD6BWP30P140LVT    | 0.040 |   0.090 |    0.078 | 
     | o_data_bus[5]                    |  v   | o_data_bus[5]        | crossbar_one_hot_seq | 0.012 |   0.102 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[29]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_29_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.102
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |   0.000 |   -0.012 | 
     | o_data_bus_reg_reg_29_/CP         |  ^   | clk                    | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.012 | 
     | o_data_bus_reg_reg_29_/Q          |  v   | FE_OFN12_o_data_bus_29 | DFQD2BWP30P140LVT    | 0.048 |   0.048 |    0.036 | 
     | placeopt_FE_OFC15_o_data_bus_29/I |  v   | FE_OFN12_o_data_bus_29 | CKBD6BWP30P140LVT    | 0.002 |   0.050 |    0.038 | 
     | placeopt_FE_OFC15_o_data_bus_29/Z |  v   | o_data_bus[29]         | CKBD6BWP30P140LVT    | 0.039 |   0.089 |    0.078 | 
     | o_data_bus[29]                    |  v   | o_data_bus[29]         | crossbar_one_hot_seq | 0.013 |   0.102 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[6]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.101
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |   0.000 |   -0.011 | 
     | o_data_bus_reg_reg_6_/CP        |  ^   | clk                  | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.011 | 
     | o_data_bus_reg_reg_6_/Q         |  v   | FE_OFN6_o_data_bus_6 | DFQD1BWP30P140LVT    | 0.054 |   0.054 |    0.043 | 
     | placeopt_FE_OFC9_o_data_bus_6/I |  v   | FE_OFN6_o_data_bus_6 | CKBD8BWP30P140LVT    | 0.002 |   0.056 |    0.045 | 
     | placeopt_FE_OFC9_o_data_bus_6/Z |  v   | o_data_bus[6]        | CKBD8BWP30P140LVT    | 0.036 |   0.092 |    0.080 | 
     | o_data_bus[6]                   |  v   | o_data_bus[6]        | crossbar_one_hot_seq | 0.010 |   0.101 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   o_valid[0]           (v) checked with  leading edge of 'clk'
Beginpoint: o_valid_reg_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.101
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |        Net         |         Cell         | Delay | Arrival | Required | 
     |                               |      |                    |                      |       |  Time   |   Time   | 
     |-------------------------------+------+--------------------+----------------------+-------+---------+----------| 
     | clk                           |  ^   | clk                |                      |       |   0.000 |   -0.011 | 
     | o_valid_reg_reg_0_/CP         |  ^   | clk                | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.011 | 
     | o_valid_reg_reg_0_/Q          |  v   | FE_OFN28_o_valid_0 | DFQD1BWP30P140LVT    | 0.049 |   0.049 |    0.037 | 
     | placeopt_FE_OFC31_o_valid_0/I |  v   | FE_OFN28_o_valid_0 | CKBD6BWP30P140LVT    | 0.001 |   0.050 |    0.039 | 
     | placeopt_FE_OFC31_o_valid_0/Z |  v   | o_valid[0]         | CKBD6BWP30P140LVT    | 0.040 |   0.090 |    0.079 | 
     | o_valid[0]                    |  v   | o_valid[0]         | crossbar_one_hot_seq | 0.011 |   0.101 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[28]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_28_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.100
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |   0.000 |   -0.010 | 
     | o_data_bus_reg_reg_28_/CP         |  ^   | clk                    | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.010 | 
     | o_data_bus_reg_reg_28_/Q          |  v   | FE_OFN13_o_data_bus_28 | DFQD2BWP30P140LVT    | 0.047 |   0.047 |    0.037 | 
     | placeopt_FE_OFC16_o_data_bus_28/I |  v   | FE_OFN13_o_data_bus_28 | CKBD6BWP30P140LVT    | 0.002 |   0.049 |    0.039 | 
     | placeopt_FE_OFC16_o_data_bus_28/Z |  v   | o_data_bus[28]         | CKBD6BWP30P140LVT    | 0.038 |   0.087 |    0.077 | 
     | o_data_bus[28]                    |  v   | o_data_bus[28]         | crossbar_one_hot_seq | 0.013 |   0.100 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[12]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.100
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |   0.000 |   -0.010 | 
     | o_data_bus_reg_reg_12_/CP         |  ^   | clk                    | DFQD1BWP30P140LVT    | 0.000 |   0.000 |   -0.010 | 
     | o_data_bus_reg_reg_12_/Q          |  v   | FE_OFN19_o_data_bus_12 | DFQD1BWP30P140LVT    | 0.048 |   0.048 |    0.038 | 
     | placeopt_FE_OFC22_o_data_bus_12/I |  v   | FE_OFN19_o_data_bus_12 | CKBD6BWP30P140LVT    | 0.001 |   0.049 |    0.039 | 
     | placeopt_FE_OFC22_o_data_bus_12/Z |  v   | o_data_bus[12]         | CKBD6BWP30P140LVT    | 0.042 |   0.090 |    0.081 | 
     | o_data_bus[12]                    |  v   | o_data_bus[12]         | crossbar_one_hot_seq | 0.009 |   0.100 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[30]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_30_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.099
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |   0.000 |   -0.009 | 
     | o_data_bus_reg_reg_30_/CP         |  ^   | clk                    | DFQD2BWP30P140LVT    | 0.000 |   0.000 |   -0.009 | 
     | o_data_bus_reg_reg_30_/Q          |  v   | FE_OFN11_o_data_bus_30 | DFQD2BWP30P140LVT    | 0.047 |   0.047 |    0.038 | 
     | placeopt_FE_OFC14_o_data_bus_30/I |  v   | FE_OFN11_o_data_bus_30 | CKBD6BWP30P140LVT    | 0.001 |   0.048 |    0.039 | 
     | placeopt_FE_OFC14_o_data_bus_30/Z |  v   | o_data_bus[30]         | CKBD6BWP30P140LVT    | 0.038 |   0.087 |    0.078 | 
     | o_data_bus[30]                    |  v   | o_data_bus[30]         | crossbar_one_hot_seq | 0.012 |   0.099 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

