// Seed: 1984450489
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  always @(negedge 1) if (1) #(id_0);
endmodule
module module_1 (
    output tri0  id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    output wand  id_5,
    input  uwire id_6,
    output wire  id_7
);
  assign id_1 = 1;
  module_0(
      id_6, id_5, id_6, id_0, id_6, id_6, id_6, id_6
  );
endmodule
