
Robot_Firmware_v17.9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000035fc  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000050  20400000  004035fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00005fa8  20400050  00403650  00020050  2**3
                  ALLOC
  3 .heap         00000200  20405ff8  004095f8  00020050  2**0
                  ALLOC
  4 .stack        00000400  204061f8  004097f8  00020050  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002007e  2**0
                  CONTENTS, READONLY
  7 .debug_info   00024680  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004b27  00000000  00000000  00044757  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000ce15  00000000  00000000  0004927e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000df8  00000000  00000000  00056093  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d30  00000000  00000000  00056e8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0003ccd9  00000000  00000000  00057bbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001d7e6  00000000  00000000  00094894  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00123e21  00000000  00000000  000b207a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002394  00000000  00000000  001d5e9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f8 65 40 20 f9 01 40 00 f5 01 40 00 f5 01 40 00     .e@ ..@...@...@.
  400010:	f5 01 40 00 f5 01 40 00 f5 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  40003c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40004c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40005c:	f5 01 40 00 f5 01 40 00 00 00 00 00 4d 15 40 00     ..@...@.....M.@.
  40006c:	41 15 40 00 00 00 00 00 f5 01 40 00 f5 01 40 00     A.@.......@...@.
  40007c:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  40008c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40009c:	ad 1c 40 00 f5 01 40 00 f5 01 40 00 c1 1c 40 00     ..@...@...@...@.
  4000ac:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  4000bc:	11 17 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
	...
  4000e0:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  4000f0:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400100:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400110:	f5 01 40 00 00 00 00 00 00 00 00 00 00 00 00 00     ..@.............
  400120:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400130:	25 17 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     %.@...@.......@.
  400140:	f5 01 40 00 f5 01 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  400150:	f5 01 40 00 f5 01 40 00                             ..@...@.

00400158 <__do_global_dtors_aux>:
  400158:	b510      	push	{r4, lr}
  40015a:	4c05      	ldr	r4, [pc, #20]	; (400170 <__do_global_dtors_aux+0x18>)
  40015c:	7823      	ldrb	r3, [r4, #0]
  40015e:	b933      	cbnz	r3, 40016e <__do_global_dtors_aux+0x16>
  400160:	4b04      	ldr	r3, [pc, #16]	; (400174 <__do_global_dtors_aux+0x1c>)
  400162:	b113      	cbz	r3, 40016a <__do_global_dtors_aux+0x12>
  400164:	4804      	ldr	r0, [pc, #16]	; (400178 <__do_global_dtors_aux+0x20>)
  400166:	f3af 8000 	nop.w
  40016a:	2301      	movs	r3, #1
  40016c:	7023      	strb	r3, [r4, #0]
  40016e:	bd10      	pop	{r4, pc}
  400170:	20400050 	.word	0x20400050
  400174:	00000000 	.word	0x00000000
  400178:	004035fc 	.word	0x004035fc

0040017c <frame_dummy>:
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <frame_dummy+0x34>)
  40017e:	b143      	cbz	r3, 400192 <frame_dummy+0x16>
  400180:	480c      	ldr	r0, [pc, #48]	; (4001b4 <frame_dummy+0x38>)
  400182:	490d      	ldr	r1, [pc, #52]	; (4001b8 <frame_dummy+0x3c>)
  400184:	b510      	push	{r4, lr}
  400186:	f3af 8000 	nop.w
  40018a:	480c      	ldr	r0, [pc, #48]	; (4001bc <frame_dummy+0x40>)
  40018c:	6803      	ldr	r3, [r0, #0]
  40018e:	b923      	cbnz	r3, 40019a <frame_dummy+0x1e>
  400190:	bd10      	pop	{r4, pc}
  400192:	480a      	ldr	r0, [pc, #40]	; (4001bc <frame_dummy+0x40>)
  400194:	6803      	ldr	r3, [r0, #0]
  400196:	b933      	cbnz	r3, 4001a6 <frame_dummy+0x2a>
  400198:	4770      	bx	lr
  40019a:	4b09      	ldr	r3, [pc, #36]	; (4001c0 <frame_dummy+0x44>)
  40019c:	2b00      	cmp	r3, #0
  40019e:	d0f7      	beq.n	400190 <frame_dummy+0x14>
  4001a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001a4:	4718      	bx	r3
  4001a6:	4b06      	ldr	r3, [pc, #24]	; (4001c0 <frame_dummy+0x44>)
  4001a8:	2b00      	cmp	r3, #0
  4001aa:	d0f5      	beq.n	400198 <frame_dummy+0x1c>
  4001ac:	4718      	bx	r3
  4001ae:	bf00      	nop
  4001b0:	00000000 	.word	0x00000000
  4001b4:	004035fc 	.word	0x004035fc
  4001b8:	20400054 	.word	0x20400054
  4001bc:	004035fc 	.word	0x004035fc
  4001c0:	00000000 	.word	0x00000000

004001c4 <adc_init>:
 *  Author: bensc
 */ 

#include "ADC_driver.h"

void adc_init(){ //initializes the ADCs
  4001c4:	b538      	push	{r3, r4, r5, lr}
	adc_sync_enable_channel(&ADC_0, ADC_BATTERY_CURRENT);
  4001c6:	4d06      	ldr	r5, [pc, #24]	; (4001e0 <adc_init+0x1c>)
  4001c8:	2100      	movs	r1, #0
  4001ca:	4628      	mov	r0, r5
  4001cc:	4c05      	ldr	r4, [pc, #20]	; (4001e4 <adc_init+0x20>)
  4001ce:	47a0      	blx	r4
	adc_sync_enable_channel(&ADC_0, ADC_BATTERY_VOLTAGE);
  4001d0:	2105      	movs	r1, #5
  4001d2:	4628      	mov	r0, r5
  4001d4:	47a0      	blx	r4
	adc_sync_enable_channel(&ADC_0, ADC_CAP_CHARGE);
  4001d6:	2107      	movs	r1, #7
  4001d8:	4628      	mov	r0, r5
  4001da:	47a0      	blx	r4
  4001dc:	bd38      	pop	{r3, r4, r5, pc}
  4001de:	bf00      	nop
  4001e0:	20400148 	.word	0x20400148
  4001e4:	00400a49 	.word	0x00400a49

004001e8 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001e8:	b508      	push	{r3, lr}
	system_init();
  4001ea:	4b01      	ldr	r3, [pc, #4]	; (4001f0 <atmel_start_init+0x8>)
  4001ec:	4798      	blx	r3
  4001ee:	bd08      	pop	{r3, pc}
  4001f0:	004006e9 	.word	0x004006e9

004001f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001f4:	e7fe      	b.n	4001f4 <Dummy_Handler>
	...

004001f8 <Reset_Handler>:
{
  4001f8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001fa:	4b10      	ldr	r3, [pc, #64]	; (40023c <Reset_Handler+0x44>)
  4001fc:	4a10      	ldr	r2, [pc, #64]	; (400240 <Reset_Handler+0x48>)
  4001fe:	429a      	cmp	r2, r3
  400200:	d009      	beq.n	400216 <Reset_Handler+0x1e>
  400202:	4b0e      	ldr	r3, [pc, #56]	; (40023c <Reset_Handler+0x44>)
  400204:	4a0e      	ldr	r2, [pc, #56]	; (400240 <Reset_Handler+0x48>)
  400206:	e003      	b.n	400210 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400208:	6811      	ldr	r1, [r2, #0]
  40020a:	6019      	str	r1, [r3, #0]
  40020c:	3304      	adds	r3, #4
  40020e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400210:	490c      	ldr	r1, [pc, #48]	; (400244 <Reset_Handler+0x4c>)
  400212:	428b      	cmp	r3, r1
  400214:	d3f8      	bcc.n	400208 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400216:	4b0c      	ldr	r3, [pc, #48]	; (400248 <Reset_Handler+0x50>)
  400218:	e002      	b.n	400220 <Reset_Handler+0x28>
                *pDest++ = 0;
  40021a:	2200      	movs	r2, #0
  40021c:	601a      	str	r2, [r3, #0]
  40021e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400220:	4a0a      	ldr	r2, [pc, #40]	; (40024c <Reset_Handler+0x54>)
  400222:	4293      	cmp	r3, r2
  400224:	d3f9      	bcc.n	40021a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400226:	4a0a      	ldr	r2, [pc, #40]	; (400250 <Reset_Handler+0x58>)
  400228:	4b0a      	ldr	r3, [pc, #40]	; (400254 <Reset_Handler+0x5c>)
  40022a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40022e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400230:	4b09      	ldr	r3, [pc, #36]	; (400258 <Reset_Handler+0x60>)
  400232:	4798      	blx	r3
        main();
  400234:	4b09      	ldr	r3, [pc, #36]	; (40025c <Reset_Handler+0x64>)
  400236:	4798      	blx	r3
  400238:	e7fe      	b.n	400238 <Reset_Handler+0x40>
  40023a:	bf00      	nop
  40023c:	20400000 	.word	0x20400000
  400240:	004035fc 	.word	0x004035fc
  400244:	20400050 	.word	0x20400050
  400248:	20400050 	.word	0x20400050
  40024c:	20405ff8 	.word	0x20405ff8
  400250:	e000ed00 	.word	0xe000ed00
  400254:	00400000 	.word	0x00400000
  400258:	00403269 	.word	0x00403269
  40025c:	00401ef1 	.word	0x00401ef1

00400260 <read_dipswitch>:
	return tmp;
}

static inline hri_pio_pdsr_reg_t hri_pio_read_PDSR_reg(const void *const hw)
{
	return ((Pio *)hw)->PIO_PDSR;
  400260:	4b1c      	ldr	r3, [pc, #112]	; (4002d4 <read_dipswitch+0x74>)
  400262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c

#include "dipswitch_and_LEDs.h"

uint8_t read_dipswitch(){
	uint8_t total_state = 0;
	if(gpio_get_pin_level(DipSwitch0)){
  400264:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400268:	d132      	bne.n	4002d0 <read_dipswitch+0x70>
	uint8_t total_state = 0;
  40026a:	2000      	movs	r0, #0
  40026c:	4b19      	ldr	r3, [pc, #100]	; (4002d4 <read_dipswitch+0x74>)
  40026e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		total_state |= 0b00000001;
	}
	if(gpio_get_pin_level(DipSwitch1)){
  400270:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  400274:	d001      	beq.n	40027a <read_dipswitch+0x1a>
		total_state |= 0b00000010;
  400276:	f040 0002 	orr.w	r0, r0, #2
  40027a:	4b16      	ldr	r3, [pc, #88]	; (4002d4 <read_dipswitch+0x74>)
  40027c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch2)){
  40027e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400282:	d001      	beq.n	400288 <read_dipswitch+0x28>
		total_state |= 0b00000100;
  400284:	f040 0004 	orr.w	r0, r0, #4
  400288:	4b12      	ldr	r3, [pc, #72]	; (4002d4 <read_dipswitch+0x74>)
  40028a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch3)){
  40028c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  400290:	d001      	beq.n	400296 <read_dipswitch+0x36>
		total_state |= 0b00001000;
  400292:	f040 0008 	orr.w	r0, r0, #8
  400296:	4b0f      	ldr	r3, [pc, #60]	; (4002d4 <read_dipswitch+0x74>)
  400298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch4)){
  40029a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40029e:	d001      	beq.n	4002a4 <read_dipswitch+0x44>
		total_state |= 0b00010000;
  4002a0:	f040 0010 	orr.w	r0, r0, #16
  4002a4:	4b0b      	ldr	r3, [pc, #44]	; (4002d4 <read_dipswitch+0x74>)
  4002a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch5)){
  4002a8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4002ac:	d001      	beq.n	4002b2 <read_dipswitch+0x52>
		total_state |= 0b00100000;
  4002ae:	f040 0020 	orr.w	r0, r0, #32
  4002b2:	4b08      	ldr	r3, [pc, #32]	; (4002d4 <read_dipswitch+0x74>)
  4002b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch6)){
  4002b6:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  4002ba:	d001      	beq.n	4002c0 <read_dipswitch+0x60>
		total_state |= 0b01000000;
  4002bc:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  4002c0:	4b04      	ldr	r3, [pc, #16]	; (4002d4 <read_dipswitch+0x74>)
  4002c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	if(gpio_get_pin_level(DipSwitch7)){
  4002c4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4002c8:	d001      	beq.n	4002ce <read_dipswitch+0x6e>
		total_state |= 0b10000000;
  4002ca:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	}
	
	return total_state;
}
  4002ce:	4770      	bx	lr
		total_state |= 0b00000001;
  4002d0:	2001      	movs	r0, #1
  4002d2:	e7cb      	b.n	40026c <read_dipswitch+0xc>
  4002d4:	400e1400 	.word	0x400e1400

004002d8 <set_LEDs>:
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	void *const hw = port_to_reg(port);
	if (level) {
  4002d8:	f010 0f01 	tst.w	r0, #1
  4002dc:	d018      	beq.n	400310 <set_LEDs+0x38>
	((Pio *)hw)->PIO_SODR = mask;
  4002de:	2280      	movs	r2, #128	; 0x80
  4002e0:	4b15      	ldr	r3, [pc, #84]	; (400338 <set_LEDs+0x60>)
  4002e2:	631a      	str	r2, [r3, #48]	; 0x30
  4002e4:	f010 0f02 	tst.w	r0, #2
  4002e8:	d016      	beq.n	400318 <set_LEDs+0x40>
  4002ea:	f44f 7280 	mov.w	r2, #256	; 0x100
  4002ee:	4b12      	ldr	r3, [pc, #72]	; (400338 <set_LEDs+0x60>)
  4002f0:	631a      	str	r2, [r3, #48]	; 0x30
  4002f2:	f010 0f04 	tst.w	r0, #4
  4002f6:	d014      	beq.n	400322 <set_LEDs+0x4a>
  4002f8:	f44f 7200 	mov.w	r2, #512	; 0x200
  4002fc:	4b0e      	ldr	r3, [pc, #56]	; (400338 <set_LEDs+0x60>)
  4002fe:	631a      	str	r2, [r3, #48]	; 0x30
  400300:	f010 0f08 	tst.w	r0, #8
  400304:	d112      	bne.n	40032c <set_LEDs+0x54>
	((Pio *)hw)->PIO_CODR = mask;
  400306:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40030a:	4b0b      	ldr	r3, [pc, #44]	; (400338 <set_LEDs+0x60>)
  40030c:	635a      	str	r2, [r3, #52]	; 0x34
  40030e:	4770      	bx	lr
  400310:	2280      	movs	r2, #128	; 0x80
  400312:	4b09      	ldr	r3, [pc, #36]	; (400338 <set_LEDs+0x60>)
  400314:	635a      	str	r2, [r3, #52]	; 0x34
  400316:	e7e5      	b.n	4002e4 <set_LEDs+0xc>
  400318:	f44f 7280 	mov.w	r2, #256	; 0x100
  40031c:	4b06      	ldr	r3, [pc, #24]	; (400338 <set_LEDs+0x60>)
  40031e:	635a      	str	r2, [r3, #52]	; 0x34
  400320:	e7e7      	b.n	4002f2 <set_LEDs+0x1a>
  400322:	f44f 7200 	mov.w	r2, #512	; 0x200
  400326:	4b04      	ldr	r3, [pc, #16]	; (400338 <set_LEDs+0x60>)
  400328:	635a      	str	r2, [r3, #52]	; 0x34
  40032a:	e7e9      	b.n	400300 <set_LEDs+0x28>
	((Pio *)hw)->PIO_SODR = mask;
  40032c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400330:	4b01      	ldr	r3, [pc, #4]	; (400338 <set_LEDs+0x60>)
  400332:	631a      	str	r2, [r3, #48]	; 0x30
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	400e1400 	.word	0x400e1400

0040033c <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
  40033c:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40033e:	4b08      	ldr	r3, [pc, #32]	; (400360 <TIMER_0_init+0x24>)
  400340:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400342:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400346:	d103      	bne.n	400350 <TIMER_0_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400348:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40034c:	4b04      	ldr	r3, [pc, #16]	; (400360 <TIMER_0_init+0x24>)
  40034e:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	TIMER_0_PORT_init();
	timer_init(&TIMER_0, TC0, _tc_get_timer());
  400350:	4b04      	ldr	r3, [pc, #16]	; (400364 <TIMER_0_init+0x28>)
  400352:	4798      	blx	r3
  400354:	4602      	mov	r2, r0
  400356:	4904      	ldr	r1, [pc, #16]	; (400368 <TIMER_0_init+0x2c>)
  400358:	4804      	ldr	r0, [pc, #16]	; (40036c <TIMER_0_init+0x30>)
  40035a:	4b05      	ldr	r3, [pc, #20]	; (400370 <TIMER_0_init+0x34>)
  40035c:	4798      	blx	r3
  40035e:	bd08      	pop	{r3, pc}
  400360:	400e0600 	.word	0x400e0600
  400364:	00401ca9 	.word	0x00401ca9
  400368:	4000c000 	.word	0x4000c000
  40036c:	204001c0 	.word	0x204001c0
  400370:	00400ff5 	.word	0x00400ff5

00400374 <TIMER_1_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_1_init(void)
{
  400374:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400376:	4b08      	ldr	r3, [pc, #32]	; (400398 <TIMER_1_init+0x24>)
  400378:	699b      	ldr	r3, [r3, #24]
  40037a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  40037e:	d103      	bne.n	400388 <TIMER_1_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400380:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400384:	4b04      	ldr	r3, [pc, #16]	; (400398 <TIMER_1_init+0x24>)
  400386:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC1_CHANNEL0);
	TIMER_1_PORT_init();
	timer_init(&TIMER_1, TC1, _tc_get_timer());
  400388:	4b04      	ldr	r3, [pc, #16]	; (40039c <TIMER_1_init+0x28>)
  40038a:	4798      	blx	r3
  40038c:	4602      	mov	r2, r0
  40038e:	4904      	ldr	r1, [pc, #16]	; (4003a0 <TIMER_1_init+0x2c>)
  400390:	4804      	ldr	r0, [pc, #16]	; (4003a4 <TIMER_1_init+0x30>)
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <TIMER_1_init+0x34>)
  400394:	4798      	blx	r3
  400396:	bd08      	pop	{r3, pc}
  400398:	400e0600 	.word	0x400e0600
  40039c:	00401ca9 	.word	0x00401ca9
  4003a0:	40010000 	.word	0x40010000
  4003a4:	20400150 	.word	0x20400150
  4003a8:	00400ff5 	.word	0x00400ff5

004003ac <ADC_0_PORT_init>:
	((Pio *)hw)->PIO_PER = mask;
  4003ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4003b0:	4b05      	ldr	r3, [pc, #20]	; (4003c8 <ADC_0_PORT_init+0x1c>)
  4003b2:	601a      	str	r2, [r3, #0]
  4003b4:	2204      	movs	r2, #4
  4003b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4003ba:	601a      	str	r2, [r3, #0]
  4003bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4003c0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  4003c4:	601a      	str	r2, [r3, #0]
  4003c6:	4770      	bx	lr
  4003c8:	400e1400 	.word	0x400e1400

004003cc <ADC_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4003cc:	4b04      	ldr	r3, [pc, #16]	; (4003e0 <ADC_0_CLOCK_init+0x14>)
  4003ce:	699b      	ldr	r3, [r3, #24]
  4003d0:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  4003d4:	d103      	bne.n	4003de <ADC_0_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4003d6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4003da:	4b01      	ldr	r3, [pc, #4]	; (4003e0 <ADC_0_CLOCK_init+0x14>)
  4003dc:	611a      	str	r2, [r3, #16]
  4003de:	4770      	bx	lr
  4003e0:	400e0600 	.word	0x400e0600

004003e4 <ADC_0_init>:
{
  4003e4:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
  4003e6:	4b05      	ldr	r3, [pc, #20]	; (4003fc <ADC_0_init+0x18>)
  4003e8:	4798      	blx	r3
	ADC_0_PORT_init();
  4003ea:	4b05      	ldr	r3, [pc, #20]	; (400400 <ADC_0_init+0x1c>)
  4003ec:	4798      	blx	r3
	adc_sync_init(&ADC_0, AFEC0, (void *)NULL);
  4003ee:	2200      	movs	r2, #0
  4003f0:	4904      	ldr	r1, [pc, #16]	; (400404 <ADC_0_init+0x20>)
  4003f2:	4805      	ldr	r0, [pc, #20]	; (400408 <ADC_0_init+0x24>)
  4003f4:	4b05      	ldr	r3, [pc, #20]	; (40040c <ADC_0_init+0x28>)
  4003f6:	4798      	blx	r3
  4003f8:	bd08      	pop	{r3, pc}
  4003fa:	bf00      	nop
  4003fc:	004003cd 	.word	0x004003cd
  400400:	004003ad 	.word	0x004003ad
  400404:	4003c000 	.word	0x4003c000
  400408:	20400148 	.word	0x20400148
  40040c:	00400a19 	.word	0x00400a19

00400410 <EXTERNAL_IRQ_1_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400410:	4b03      	ldr	r3, [pc, #12]	; (400420 <EXTERNAL_IRQ_1_init+0x10>)
  400412:	2202      	movs	r2, #2
  400414:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400416:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400418:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40041c:	601a      	str	r2, [r3, #0]
  40041e:	4770      	bx	lr
  400420:	400e1000 	.word	0x400e1000

00400424 <EXTERNAL_IRQ_0_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400424:	4b12      	ldr	r3, [pc, #72]	; (400470 <EXTERNAL_IRQ_0_init+0x4c>)
  400426:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40042a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40042c:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40042e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400432:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400434:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400438:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40043a:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40043c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400440:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400442:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400446:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400448:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40044a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40044e:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400450:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400454:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400456:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400458:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40045c:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40045e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400462:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400464:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400466:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40046a:	601a      	str	r2, [r3, #0]
  40046c:	4770      	bx	lr
  40046e:	bf00      	nop
  400470:	400e0e00 	.word	0x400e0e00

00400474 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400474:	4b17      	ldr	r3, [pc, #92]	; (4004d4 <PWM_0_PORT_init+0x60>)
  400476:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400478:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  40047c:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40047e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400480:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  400484:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400486:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40048a:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40048c:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400490:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400492:	f022 0204 	bic.w	r2, r2, #4
  400496:	671a      	str	r2, [r3, #112]	; 0x70
  400498:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40049a:	f022 0204 	bic.w	r2, r2, #4
  40049e:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4004a0:	2204      	movs	r2, #4
  4004a2:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4004a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4004a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4004aa:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4004ac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4004ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4004b2:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4004b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4004b8:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4004ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4004bc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4004c0:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4004c2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4004c4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4004c8:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4004ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4004ce:	605a      	str	r2, [r3, #4]
  4004d0:	4770      	bx	lr
  4004d2:	bf00      	nop
  4004d4:	400e1400 	.word	0x400e1400

004004d8 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4004d8:	4b04      	ldr	r3, [pc, #16]	; (4004ec <PWM_0_CLOCK_init+0x14>)
  4004da:	699b      	ldr	r3, [r3, #24]
  4004dc:	2b00      	cmp	r3, #0
  4004de:	db03      	blt.n	4004e8 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4004e0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4004e4:	4b01      	ldr	r3, [pc, #4]	; (4004ec <PWM_0_CLOCK_init+0x14>)
  4004e6:	611a      	str	r2, [r3, #16]
  4004e8:	4770      	bx	lr
  4004ea:	bf00      	nop
  4004ec:	400e0600 	.word	0x400e0600

004004f0 <PWM_0_init>:
{
  4004f0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  4004f2:	4b06      	ldr	r3, [pc, #24]	; (40050c <PWM_0_init+0x1c>)
  4004f4:	4798      	blx	r3
	PWM_0_PORT_init();
  4004f6:	4b06      	ldr	r3, [pc, #24]	; (400510 <PWM_0_init+0x20>)
  4004f8:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  4004fa:	4b06      	ldr	r3, [pc, #24]	; (400514 <PWM_0_init+0x24>)
  4004fc:	4798      	blx	r3
  4004fe:	4602      	mov	r2, r0
  400500:	4905      	ldr	r1, [pc, #20]	; (400518 <PWM_0_init+0x28>)
  400502:	4806      	ldr	r0, [pc, #24]	; (40051c <PWM_0_init+0x2c>)
  400504:	4b06      	ldr	r3, [pc, #24]	; (400520 <PWM_0_init+0x30>)
  400506:	4798      	blx	r3
  400508:	bd08      	pop	{r3, pc}
  40050a:	bf00      	nop
  40050c:	004004d9 	.word	0x004004d9
  400510:	00400475 	.word	0x00400475
  400514:	004018e5 	.word	0x004018e5
  400518:	40020000 	.word	0x40020000
  40051c:	2040012c 	.word	0x2040012c
  400520:	00400d41 	.word	0x00400d41

00400524 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400524:	4b06      	ldr	r3, [pc, #24]	; (400540 <PWM_1_PORT_init+0x1c>)
  400526:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400528:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40052c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40052e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400530:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400534:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400536:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40053a:	605a      	str	r2, [r3, #4]
  40053c:	4770      	bx	lr
  40053e:	bf00      	nop
  400540:	400e0e00 	.word	0x400e0e00

00400544 <PWM_1_CLOCK_init>:
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400544:	4b05      	ldr	r3, [pc, #20]	; (40055c <PWM_1_CLOCK_init+0x18>)
  400546:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  40054a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  40054e:	d104      	bne.n	40055a <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400554:	4b01      	ldr	r3, [pc, #4]	; (40055c <PWM_1_CLOCK_init+0x18>)
  400556:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  40055a:	4770      	bx	lr
  40055c:	400e0600 	.word	0x400e0600

00400560 <PWM_1_init>:
{
  400560:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  400562:	4b06      	ldr	r3, [pc, #24]	; (40057c <PWM_1_init+0x1c>)
  400564:	4798      	blx	r3
	PWM_1_PORT_init();
  400566:	4b06      	ldr	r3, [pc, #24]	; (400580 <PWM_1_init+0x20>)
  400568:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  40056a:	4b06      	ldr	r3, [pc, #24]	; (400584 <PWM_1_init+0x24>)
  40056c:	4798      	blx	r3
  40056e:	4602      	mov	r2, r0
  400570:	4905      	ldr	r1, [pc, #20]	; (400588 <PWM_1_init+0x28>)
  400572:	4806      	ldr	r0, [pc, #24]	; (40058c <PWM_1_init+0x2c>)
  400574:	4b06      	ldr	r3, [pc, #24]	; (400590 <PWM_1_init+0x30>)
  400576:	4798      	blx	r3
  400578:	bd08      	pop	{r3, pc}
  40057a:	bf00      	nop
  40057c:	00400545 	.word	0x00400545
  400580:	00400525 	.word	0x00400525
  400584:	004018e5 	.word	0x004018e5
  400588:	4005c000 	.word	0x4005c000
  40058c:	20400184 	.word	0x20400184
  400590:	00400d41 	.word	0x00400d41

00400594 <SPI_0_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400594:	4b11      	ldr	r3, [pc, #68]	; (4005dc <SPI_0_PORT_init+0x48>)
  400596:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400598:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  40059c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40059e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005a0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  4005a4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4005a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4005aa:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4005ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ae:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  4005b2:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4005b4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005b6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4005ba:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4005bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4005c0:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4005c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005c4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  4005c8:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4005ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005cc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
  4005d0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4005d2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4005d6:	605a      	str	r2, [r3, #4]
  4005d8:	4770      	bx	lr
  4005da:	bf00      	nop
  4005dc:	400e1400 	.word	0x400e1400

004005e0 <SPI_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4005e0:	4b04      	ldr	r3, [pc, #16]	; (4005f4 <SPI_0_CLOCK_init+0x14>)
  4005e2:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4005e4:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  4005e8:	d103      	bne.n	4005f2 <SPI_0_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4005ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4005ee:	4b01      	ldr	r3, [pc, #4]	; (4005f4 <SPI_0_CLOCK_init+0x14>)
  4005f0:	611a      	str	r2, [r3, #16]
  4005f2:	4770      	bx	lr
  4005f4:	400e0600 	.word	0x400e0600

004005f8 <SPI_0_init>:
{
  4005f8:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
  4005fa:	4b08      	ldr	r3, [pc, #32]	; (40061c <SPI_0_init+0x24>)
  4005fc:	4798      	blx	r3
	spi_m_sync_set_func_ptr(&SPI_0, _spi_get_spi_m_sync());
  4005fe:	4b08      	ldr	r3, [pc, #32]	; (400620 <SPI_0_init+0x28>)
  400600:	4798      	blx	r3
  400602:	4c08      	ldr	r4, [pc, #32]	; (400624 <SPI_0_init+0x2c>)
  400604:	4601      	mov	r1, r0
  400606:	4620      	mov	r0, r4
  400608:	4b07      	ldr	r3, [pc, #28]	; (400628 <SPI_0_init+0x30>)
  40060a:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SPI0);
  40060c:	4907      	ldr	r1, [pc, #28]	; (40062c <SPI_0_init+0x34>)
  40060e:	4620      	mov	r0, r4
  400610:	4b07      	ldr	r3, [pc, #28]	; (400630 <SPI_0_init+0x38>)
  400612:	4798      	blx	r3
	SPI_0_PORT_init();
  400614:	4b07      	ldr	r3, [pc, #28]	; (400634 <SPI_0_init+0x3c>)
  400616:	4798      	blx	r3
  400618:	bd10      	pop	{r4, pc}
  40061a:	bf00      	nop
  40061c:	004005e1 	.word	0x004005e1
  400620:	00401ae5 	.word	0x00401ae5
  400624:	2040016c 	.word	0x2040016c
  400628:	00400dc1 	.word	0x00400dc1
  40062c:	40008000 	.word	0x40008000
  400630:	00400de1 	.word	0x00400de1
  400634:	00400595 	.word	0x00400595

00400638 <I2C_0_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400638:	4b0a      	ldr	r3, [pc, #40]	; (400664 <I2C_0_PORT_init+0x2c>)
  40063a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40063c:	f022 0210 	bic.w	r2, r2, #16
  400640:	671a      	str	r2, [r3, #112]	; 0x70
  400642:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400644:	f022 0210 	bic.w	r2, r2, #16
  400648:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40064a:	2210      	movs	r2, #16
  40064c:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40064e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400650:	f022 0208 	bic.w	r2, r2, #8
  400654:	671a      	str	r2, [r3, #112]	; 0x70
  400656:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400658:	f022 0208 	bic.w	r2, r2, #8
  40065c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40065e:	2208      	movs	r2, #8
  400660:	605a      	str	r2, [r3, #4]
  400662:	4770      	bx	lr
  400664:	400e0e00 	.word	0x400e0e00

00400668 <I2C_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400668:	4b04      	ldr	r3, [pc, #16]	; (40067c <I2C_0_CLOCK_init+0x14>)
  40066a:	699b      	ldr	r3, [r3, #24]
  40066c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  400670:	d103      	bne.n	40067a <I2C_0_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400672:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400676:	4b01      	ldr	r3, [pc, #4]	; (40067c <I2C_0_CLOCK_init+0x14>)
  400678:	611a      	str	r2, [r3, #16]
  40067a:	4770      	bx	lr
  40067c:	400e0600 	.word	0x400e0600

00400680 <I2C_0_init>:
{
	_pmc_enable_periph_clock(ID_TWIHS0);
}

void I2C_0_init(void)
{
  400680:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
  400682:	4b04      	ldr	r3, [pc, #16]	; (400694 <I2C_0_init+0x14>)
  400684:	4798      	blx	r3

	i2c_m_sync_init(&I2C_0, TWIHS0);
  400686:	4904      	ldr	r1, [pc, #16]	; (400698 <I2C_0_init+0x18>)
  400688:	4804      	ldr	r0, [pc, #16]	; (40069c <I2C_0_init+0x1c>)
  40068a:	4b05      	ldr	r3, [pc, #20]	; (4006a0 <I2C_0_init+0x20>)
  40068c:	4798      	blx	r3

	I2C_0_PORT_init();
  40068e:	4b05      	ldr	r3, [pc, #20]	; (4006a4 <I2C_0_init+0x24>)
  400690:	4798      	blx	r3
  400692:	bd08      	pop	{r3, pc}
  400694:	00400669 	.word	0x00400669
  400698:	40018000 	.word	0x40018000
  40069c:	204001a0 	.word	0x204001a0
  4006a0:	00400c8d 	.word	0x00400c8d
  4006a4:	00400639 	.word	0x00400639

004006a8 <delay_driver_init>:
}

void delay_driver_init(void)
{
  4006a8:	b508      	push	{r3, lr}
	delay_init(SysTick);
  4006aa:	4802      	ldr	r0, [pc, #8]	; (4006b4 <delay_driver_init+0xc>)
  4006ac:	4b02      	ldr	r3, [pc, #8]	; (4006b8 <delay_driver_init+0x10>)
  4006ae:	4798      	blx	r3
  4006b0:	bd08      	pop	{r3, pc}
  4006b2:	bf00      	nop
  4006b4:	e000e010 	.word	0xe000e010
  4006b8:	00400a91 	.word	0x00400a91

004006bc <WDT_0_init>:
}

void WDT_0_init(void)
{
  4006bc:	b508      	push	{r3, lr}
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
  4006be:	2248      	movs	r2, #72	; 0x48
  4006c0:	4904      	ldr	r1, [pc, #16]	; (4006d4 <WDT_0_init+0x18>)
  4006c2:	2001      	movs	r0, #1
  4006c4:	4b04      	ldr	r3, [pc, #16]	; (4006d8 <WDT_0_init+0x1c>)
  4006c6:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
  4006c8:	4804      	ldr	r0, [pc, #16]	; (4006dc <WDT_0_init+0x20>)
  4006ca:	4b05      	ldr	r3, [pc, #20]	; (4006e0 <WDT_0_init+0x24>)
  4006cc:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
  4006ce:	4b05      	ldr	r3, [pc, #20]	; (4006e4 <WDT_0_init+0x28>)
  4006d0:	4798      	blx	r3
  4006d2:	bd08      	pop	{r3, pc}
  4006d4:	004032c0 	.word	0x004032c0
  4006d8:	00401115 	.word	0x00401115
  4006dc:	2040014c 	.word	0x2040014c
  4006e0:	400e1850 	.word	0x400e1850
  4006e4:	00401ebd 	.word	0x00401ebd

004006e8 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
  4006e8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  4006ea:	4b67      	ldr	r3, [pc, #412]	; (400888 <system_init+0x1a0>)
  4006ec:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4006ee:	4b67      	ldr	r3, [pc, #412]	; (40088c <system_init+0x1a4>)
  4006f0:	699b      	ldr	r3, [r3, #24]
  4006f2:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4006f6:	d103      	bne.n	400700 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4006f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4006fc:	4b63      	ldr	r3, [pc, #396]	; (40088c <system_init+0x1a4>)
  4006fe:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400700:	4b62      	ldr	r3, [pc, #392]	; (40088c <system_init+0x1a4>)
  400702:	699b      	ldr	r3, [r3, #24]
  400704:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400708:	d103      	bne.n	400712 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  40070a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40070e:	4b5f      	ldr	r3, [pc, #380]	; (40088c <system_init+0x1a4>)
  400710:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400712:	4b5e      	ldr	r3, [pc, #376]	; (40088c <system_init+0x1a4>)
  400714:	699b      	ldr	r3, [r3, #24]
  400716:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40071a:	d103      	bne.n	400724 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  40071c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400720:	4b5a      	ldr	r3, [pc, #360]	; (40088c <system_init+0x1a4>)
  400722:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_ODR = mask;
  400724:	4b5a      	ldr	r3, [pc, #360]	; (400890 <system_init+0x1a8>)
  400726:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40072a:	6159      	str	r1, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40072c:	6619      	str	r1, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40072e:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400732:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400734:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400738:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40073a:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40073c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400740:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400742:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  400746:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400748:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40074a:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40074e:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400750:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  400754:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400756:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400758:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40075c:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_SODR = mask;
  40075e:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400762:	2008      	movs	r0, #8
  400764:	6318      	str	r0, [r3, #48]	; 0x30
	((Pio *)hw)->PIO_OER = mask;
  400766:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400768:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_SODR = mask;
  40076a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  40076e:	2404      	movs	r4, #4
  400770:	631c      	str	r4, [r3, #48]	; 0x30
	((Pio *)hw)->PIO_OER = mask;
  400772:	611c      	str	r4, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400774:	601c      	str	r4, [r3, #0]
	((Pio *)hw)->PIO_SODR = mask;
  400776:	6318      	str	r0, [r3, #48]	; 0x30
	((Pio *)hw)->PIO_OER = mask;
  400778:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40077a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40077c:	2010      	movs	r0, #16
  40077e:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400780:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400782:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400784:	2020      	movs	r0, #32
  400786:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400788:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40078a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40078c:	2040      	movs	r0, #64	; 0x40
  40078e:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400790:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400792:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400794:	2080      	movs	r0, #128	; 0x80
  400796:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400798:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40079a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40079c:	f44f 7080 	mov.w	r0, #256	; 0x100
  4007a0:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4007a2:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4007a4:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4007a6:	f44f 7000 	mov.w	r0, #512	; 0x200
  4007aa:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4007ac:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4007ae:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4007b0:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4007b4:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4007b6:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4007b8:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007ba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  4007be:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007c0:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007c2:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007c6:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  4007cc:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007ce:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007d0:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007d4:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4007da:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007dc:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007de:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007e2:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  4007e8:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007ea:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007ec:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007f0:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007f2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  4007f6:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007f8:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007fa:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007fe:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400800:	f44f 3000 	mov.w	r0, #131072	; 0x20000
  400804:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400806:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400808:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40080c:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40080e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  400812:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400814:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400816:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40081a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40081c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  400820:	6158      	str	r0, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400822:	6618      	str	r0, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400824:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400828:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40082a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
  40082e:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400830:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400832:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400834:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
  400838:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40083a:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40083c:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40083e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  400842:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400844:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400846:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400848:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40084a:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40084c:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40084e:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400850:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400852:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(Dribbler_Motor_Dir, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(Dribbler_Motor_Dir, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  400854:	4b0f      	ldr	r3, [pc, #60]	; (400894 <system_init+0x1ac>)
  400856:	4798      	blx	r3
	EXTERNAL_IRQ_1_init();
  400858:	4b0f      	ldr	r3, [pc, #60]	; (400898 <system_init+0x1b0>)
  40085a:	4798      	blx	r3
	EXTERNAL_IRQ_0_init();
  40085c:	4b0f      	ldr	r3, [pc, #60]	; (40089c <system_init+0x1b4>)
  40085e:	4798      	blx	r3

	PWM_0_init();
  400860:	4b0f      	ldr	r3, [pc, #60]	; (4008a0 <system_init+0x1b8>)
  400862:	4798      	blx	r3

	PWM_1_init();
  400864:	4b0f      	ldr	r3, [pc, #60]	; (4008a4 <system_init+0x1bc>)
  400866:	4798      	blx	r3

	SPI_0_init();
  400868:	4b0f      	ldr	r3, [pc, #60]	; (4008a8 <system_init+0x1c0>)
  40086a:	4798      	blx	r3
	TIMER_0_init();
  40086c:	4b0f      	ldr	r3, [pc, #60]	; (4008ac <system_init+0x1c4>)
  40086e:	4798      	blx	r3
	TIMER_1_init();
  400870:	4b0f      	ldr	r3, [pc, #60]	; (4008b0 <system_init+0x1c8>)
  400872:	4798      	blx	r3

	I2C_0_init();
  400874:	4b0f      	ldr	r3, [pc, #60]	; (4008b4 <system_init+0x1cc>)
  400876:	4798      	blx	r3

	delay_driver_init();
  400878:	4b0f      	ldr	r3, [pc, #60]	; (4008b8 <system_init+0x1d0>)
  40087a:	4798      	blx	r3

	WDT_0_init();
  40087c:	4b0f      	ldr	r3, [pc, #60]	; (4008bc <system_init+0x1d4>)
  40087e:	4798      	blx	r3

	ext_irq_init();
  400880:	4b0f      	ldr	r3, [pc, #60]	; (4008c0 <system_init+0x1d8>)
  400882:	4798      	blx	r3
  400884:	bd10      	pop	{r4, pc}
  400886:	bf00      	nop
  400888:	004012d1 	.word	0x004012d1
  40088c:	400e0600 	.word	0x400e0600
  400890:	400e0e00 	.word	0x400e0e00
  400894:	004003e5 	.word	0x004003e5
  400898:	00400411 	.word	0x00400411
  40089c:	00400425 	.word	0x00400425
  4008a0:	004004f1 	.word	0x004004f1
  4008a4:	00400561 	.word	0x00400561
  4008a8:	004005f9 	.word	0x004005f9
  4008ac:	0040033d 	.word	0x0040033d
  4008b0:	00400375 	.word	0x00400375
  4008b4:	00400681 	.word	0x00400681
  4008b8:	004006a9 	.word	0x004006a9
  4008bc:	004006bd 	.word	0x004006bd
  4008c0:	00400b29 	.word	0x00400b29

004008c4 <interrupt_front_left>:
 ext_irq_register(Encoder3_A, interrupt_back_right);
 ext_irq_register(Encoder4_A, interrupt_front_right);
}

void interrupt_front_left()
{
  4008c4:	b538      	push	{r3, r4, r5, lr}
	return ((Pio *)hw)->PIO_PDSR;
  4008c6:	4b0c      	ldr	r3, [pc, #48]	; (4008f8 <interrupt_front_left+0x34>)
  4008c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(encoder2_B))
  4008ca:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  4008ce:	d109      	bne.n	4008e4 <interrupt_front_left+0x20>
	{
		front_left_counter++;
	}
    else front_left_counter--;
  4008d0:	4c0a      	ldr	r4, [pc, #40]	; (4008fc <interrupt_front_left+0x38>)
  4008d2:	2200      	movs	r2, #0
  4008d4:	4b0a      	ldr	r3, [pc, #40]	; (400900 <interrupt_front_left+0x3c>)
  4008d6:	e9d4 0100 	ldrd	r0, r1, [r4]
  4008da:	4d0a      	ldr	r5, [pc, #40]	; (400904 <interrupt_front_left+0x40>)
  4008dc:	47a8      	blx	r5
  4008de:	e9c4 0100 	strd	r0, r1, [r4]
  4008e2:	bd38      	pop	{r3, r4, r5, pc}
		front_left_counter++;
  4008e4:	4c05      	ldr	r4, [pc, #20]	; (4008fc <interrupt_front_left+0x38>)
  4008e6:	2200      	movs	r2, #0
  4008e8:	4b05      	ldr	r3, [pc, #20]	; (400900 <interrupt_front_left+0x3c>)
  4008ea:	e9d4 0100 	ldrd	r0, r1, [r4]
  4008ee:	4d06      	ldr	r5, [pc, #24]	; (400908 <interrupt_front_left+0x44>)
  4008f0:	47a8      	blx	r5
  4008f2:	e9c4 0100 	strd	r0, r1, [r4]
  4008f6:	bd38      	pop	{r3, r4, r5, pc}
  4008f8:	400e0e00 	.word	0x400e0e00
  4008fc:	20400070 	.word	0x20400070
  400900:	3ff00000 	.word	0x3ff00000
  400904:	00402a3d 	.word	0x00402a3d
  400908:	00402a41 	.word	0x00402a41

0040090c <interrupt_front_right>:
}

void interrupt_front_right()
{
  40090c:	b538      	push	{r3, r4, r5, lr}
  40090e:	4b0c      	ldr	r3, [pc, #48]	; (400940 <interrupt_front_right+0x34>)
  400910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if(gpio_get_pin_level(encoder4_B))
  400912:	2b00      	cmp	r3, #0
  400914:	db09      	blt.n	40092a <interrupt_front_right+0x1e>
    {
        front_right_counter++;
        }
        else{
        front_right_counter--;
  400916:	4c0b      	ldr	r4, [pc, #44]	; (400944 <interrupt_front_right+0x38>)
  400918:	2200      	movs	r2, #0
  40091a:	4b0b      	ldr	r3, [pc, #44]	; (400948 <interrupt_front_right+0x3c>)
  40091c:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
  400920:	4d0a      	ldr	r5, [pc, #40]	; (40094c <interrupt_front_right+0x40>)
  400922:	47a8      	blx	r5
  400924:	e9c4 0102 	strd	r0, r1, [r4, #8]
  400928:	bd38      	pop	{r3, r4, r5, pc}
        front_right_counter++;
  40092a:	4c06      	ldr	r4, [pc, #24]	; (400944 <interrupt_front_right+0x38>)
  40092c:	2200      	movs	r2, #0
  40092e:	4b06      	ldr	r3, [pc, #24]	; (400948 <interrupt_front_right+0x3c>)
  400930:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
  400934:	4d06      	ldr	r5, [pc, #24]	; (400950 <interrupt_front_right+0x44>)
  400936:	47a8      	blx	r5
  400938:	e9c4 0102 	strd	r0, r1, [r4, #8]
  40093c:	bd38      	pop	{r3, r4, r5, pc}
  40093e:	bf00      	nop
  400940:	400e0e00 	.word	0x400e0e00
  400944:	20400070 	.word	0x20400070
  400948:	3ff00000 	.word	0x3ff00000
  40094c:	00402a3d 	.word	0x00402a3d
  400950:	00402a41 	.word	0x00402a41

00400954 <interrupt_back_left>:
    }
}

void interrupt_back_left()
{
  400954:	b538      	push	{r3, r4, r5, lr}
  400956:	4b0c      	ldr	r3, [pc, #48]	; (400988 <interrupt_back_left+0x34>)
  400958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if(gpio_get_pin_level(encoder1_B))
  40095a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  40095e:	d109      	bne.n	400974 <interrupt_back_left+0x20>
    {
        back_left_counter++;
        }
        else{
        back_left_counter--;
  400960:	4c0a      	ldr	r4, [pc, #40]	; (40098c <interrupt_back_left+0x38>)
  400962:	2200      	movs	r2, #0
  400964:	4b0a      	ldr	r3, [pc, #40]	; (400990 <interrupt_back_left+0x3c>)
  400966:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  40096a:	4d0a      	ldr	r5, [pc, #40]	; (400994 <interrupt_back_left+0x40>)
  40096c:	47a8      	blx	r5
  40096e:	e9c4 0104 	strd	r0, r1, [r4, #16]
  400972:	bd38      	pop	{r3, r4, r5, pc}
        back_left_counter++;
  400974:	4c05      	ldr	r4, [pc, #20]	; (40098c <interrupt_back_left+0x38>)
  400976:	2200      	movs	r2, #0
  400978:	4b05      	ldr	r3, [pc, #20]	; (400990 <interrupt_back_left+0x3c>)
  40097a:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  40097e:	4d06      	ldr	r5, [pc, #24]	; (400998 <interrupt_back_left+0x44>)
  400980:	47a8      	blx	r5
  400982:	e9c4 0104 	strd	r0, r1, [r4, #16]
  400986:	bd38      	pop	{r3, r4, r5, pc}
  400988:	400e0e00 	.word	0x400e0e00
  40098c:	20400070 	.word	0x20400070
  400990:	3ff00000 	.word	0x3ff00000
  400994:	00402a3d 	.word	0x00402a3d
  400998:	00402a41 	.word	0x00402a41

0040099c <interrupt_back_right>:
    }
}

void interrupt_back_right()
{
  40099c:	b538      	push	{r3, r4, r5, lr}
  40099e:	4b0c      	ldr	r3, [pc, #48]	; (4009d0 <interrupt_back_right+0x34>)
  4009a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if(gpio_get_pin_level(encoder3_B))
  4009a2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  4009a6:	d109      	bne.n	4009bc <interrupt_back_right+0x20>
    {
        back_right_counter++;
        }
        else{
        back_right_counter--;
  4009a8:	4c0a      	ldr	r4, [pc, #40]	; (4009d4 <interrupt_back_right+0x38>)
  4009aa:	2200      	movs	r2, #0
  4009ac:	4b0a      	ldr	r3, [pc, #40]	; (4009d8 <interrupt_back_right+0x3c>)
  4009ae:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
  4009b2:	4d0a      	ldr	r5, [pc, #40]	; (4009dc <interrupt_back_right+0x40>)
  4009b4:	47a8      	blx	r5
  4009b6:	e9c4 0106 	strd	r0, r1, [r4, #24]
  4009ba:	bd38      	pop	{r3, r4, r5, pc}
        back_right_counter++;
  4009bc:	4c05      	ldr	r4, [pc, #20]	; (4009d4 <interrupt_back_right+0x38>)
  4009be:	2200      	movs	r2, #0
  4009c0:	4b05      	ldr	r3, [pc, #20]	; (4009d8 <interrupt_back_right+0x3c>)
  4009c2:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
  4009c6:	4d06      	ldr	r5, [pc, #24]	; (4009e0 <interrupt_back_right+0x44>)
  4009c8:	47a8      	blx	r5
  4009ca:	e9c4 0106 	strd	r0, r1, [r4, #24]
  4009ce:	bd38      	pop	{r3, r4, r5, pc}
  4009d0:	400e0e00 	.word	0x400e0e00
  4009d4:	20400070 	.word	0x20400070
  4009d8:	3ff00000 	.word	0x3ff00000
  4009dc:	00402a3d 	.word	0x00402a3d
  4009e0:	00402a41 	.word	0x00402a41

004009e4 <encoders_init>:
{
  4009e4:	b510      	push	{r4, lr}
 ext_irq_register(encoder1_A, interrupt_back_left);
  4009e6:	4907      	ldr	r1, [pc, #28]	; (400a04 <encoders_init+0x20>)
  4009e8:	2016      	movs	r0, #22
  4009ea:	4c07      	ldr	r4, [pc, #28]	; (400a08 <encoders_init+0x24>)
  4009ec:	47a0      	blx	r4
 ext_irq_register(encoder2_A, interrupt_front_left);
  4009ee:	4907      	ldr	r1, [pc, #28]	; (400a0c <encoders_init+0x28>)
  4009f0:	2017      	movs	r0, #23
  4009f2:	47a0      	blx	r4
 ext_irq_register(Encoder3_A, interrupt_back_right);
  4009f4:	4906      	ldr	r1, [pc, #24]	; (400a10 <encoders_init+0x2c>)
  4009f6:	2018      	movs	r0, #24
  4009f8:	47a0      	blx	r4
 ext_irq_register(Encoder4_A, interrupt_front_right);
  4009fa:	4906      	ldr	r1, [pc, #24]	; (400a14 <encoders_init+0x30>)
  4009fc:	2019      	movs	r0, #25
  4009fe:	47a0      	blx	r4
  400a00:	bd10      	pop	{r4, pc}
  400a02:	bf00      	nop
  400a04:	00400955 	.word	0x00400955
  400a08:	00400b5d 	.word	0x00400b5d
  400a0c:	004008c5 	.word	0x004008c5
  400a10:	0040099d 	.word	0x0040099d
  400a14:	0040090d 	.word	0x0040090d

00400a18 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
  400a18:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  400a1a:	4604      	mov	r4, r0
  400a1c:	460d      	mov	r5, r1
  400a1e:	2800      	cmp	r0, #0
  400a20:	bf18      	it	ne
  400a22:	2900      	cmpne	r1, #0
  400a24:	bf14      	ite	ne
  400a26:	2001      	movne	r0, #1
  400a28:	2000      	moveq	r0, #0
  400a2a:	2239      	movs	r2, #57	; 0x39
  400a2c:	4903      	ldr	r1, [pc, #12]	; (400a3c <adc_sync_init+0x24>)
  400a2e:	4b04      	ldr	r3, [pc, #16]	; (400a40 <adc_sync_init+0x28>)
  400a30:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
  400a32:	4629      	mov	r1, r5
  400a34:	4620      	mov	r0, r4
  400a36:	4b03      	ldr	r3, [pc, #12]	; (400a44 <adc_sync_init+0x2c>)
  400a38:	4798      	blx	r3
}
  400a3a:	bd38      	pop	{r3, r4, r5, pc}
  400a3c:	004032dc 	.word	0x004032dc
  400a40:	00401115 	.word	0x00401115
  400a44:	00401251 	.word	0x00401251

00400a48 <adc_sync_enable_channel>:

/**
 * \brief Enable ADC
 */
int32_t adc_sync_enable_channel(struct adc_sync_descriptor *const descr, const uint8_t channel)
{
  400a48:	b538      	push	{r3, r4, r5, lr}
  400a4a:	460d      	mov	r5, r1
	ASSERT(descr);
  400a4c:	4604      	mov	r4, r0
  400a4e:	224e      	movs	r2, #78	; 0x4e
  400a50:	4905      	ldr	r1, [pc, #20]	; (400a68 <adc_sync_enable_channel+0x20>)
  400a52:	3000      	adds	r0, #0
  400a54:	bf18      	it	ne
  400a56:	2001      	movne	r0, #1
  400a58:	4b04      	ldr	r3, [pc, #16]	; (400a6c <adc_sync_enable_channel+0x24>)
  400a5a:	4798      	blx	r3
	_adc_sync_enable_channel(&descr->device, channel);
  400a5c:	4629      	mov	r1, r5
  400a5e:	4620      	mov	r0, r4
  400a60:	4b03      	ldr	r3, [pc, #12]	; (400a70 <adc_sync_enable_channel+0x28>)
  400a62:	4798      	blx	r3

	return ERR_NONE;
}
  400a64:	2000      	movs	r0, #0
  400a66:	bd38      	pop	{r3, r4, r5, pc}
  400a68:	004032dc 	.word	0x004032dc
  400a6c:	00401115 	.word	0x00401115
  400a70:	00401289 	.word	0x00401289

00400a74 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400a74:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  400a78:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400a7a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400a7c:	f3bf 8f5f 	dmb	sy
  400a80:	4770      	bx	lr

00400a82 <atomic_leave_critical>:
  400a82:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  400a86:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  400a88:	f383 8810 	msr	PRIMASK, r3
  400a8c:	4770      	bx	lr
	...

00400a90 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  400a90:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  400a92:	4b02      	ldr	r3, [pc, #8]	; (400a9c <delay_init+0xc>)
  400a94:	6018      	str	r0, [r3, #0]
  400a96:	4b02      	ldr	r3, [pc, #8]	; (400aa0 <delay_init+0x10>)
  400a98:	4798      	blx	r3
  400a9a:	bd08      	pop	{r3, pc}
  400a9c:	20400090 	.word	0x20400090
  400aa0:	00401afd 	.word	0x00401afd

00400aa4 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
  400aa4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
  400aa6:	4b04      	ldr	r3, [pc, #16]	; (400ab8 <delay_us+0x14>)
  400aa8:	681c      	ldr	r4, [r3, #0]
  400aaa:	4b04      	ldr	r3, [pc, #16]	; (400abc <delay_us+0x18>)
  400aac:	4798      	blx	r3
  400aae:	4601      	mov	r1, r0
  400ab0:	4620      	mov	r0, r4
  400ab2:	4b03      	ldr	r3, [pc, #12]	; (400ac0 <delay_us+0x1c>)
  400ab4:	4798      	blx	r3
  400ab6:	bd10      	pop	{r4, pc}
  400ab8:	20400090 	.word	0x20400090
  400abc:	004012b5 	.word	0x004012b5
  400ac0:	00401b09 	.word	0x00401b09

00400ac4 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  400ac4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  400ac6:	4b04      	ldr	r3, [pc, #16]	; (400ad8 <delay_ms+0x14>)
  400ac8:	681c      	ldr	r4, [r3, #0]
  400aca:	4b04      	ldr	r3, [pc, #16]	; (400adc <delay_ms+0x18>)
  400acc:	4798      	blx	r3
  400ace:	4601      	mov	r1, r0
  400ad0:	4620      	mov	r0, r4
  400ad2:	4b03      	ldr	r3, [pc, #12]	; (400ae0 <delay_ms+0x1c>)
  400ad4:	4798      	blx	r3
  400ad6:	bd10      	pop	{r4, pc}
  400ad8:	20400090 	.word	0x20400090
  400adc:	004012bf 	.word	0x004012bf
  400ae0:	00401b09 	.word	0x00401b09

00400ae4 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  400ae4:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  400ae6:	2506      	movs	r5, #6
  400ae8:	2400      	movs	r4, #0

	while (upper >= lower) {
  400aea:	e007      	b.n	400afc <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  400aec:	4a0d      	ldr	r2, [pc, #52]	; (400b24 <process_ext_irq+0x40>)
  400aee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400af2:	b1b3      	cbz	r3, 400b22 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  400af4:	4798      	blx	r3
  400af6:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  400af8:	3a01      	subs	r2, #1
  400afa:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  400afc:	42ac      	cmp	r4, r5
  400afe:	d810      	bhi.n	400b22 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  400b00:	192b      	adds	r3, r5, r4
  400b02:	105b      	asrs	r3, r3, #1
  400b04:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  400b06:	2a05      	cmp	r2, #5
  400b08:	d80b      	bhi.n	400b22 <process_ext_irq+0x3e>
  400b0a:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  400b0c:	4905      	ldr	r1, [pc, #20]	; (400b24 <process_ext_irq+0x40>)
  400b0e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  400b12:	6849      	ldr	r1, [r1, #4]
  400b14:	4281      	cmp	r1, r0
  400b16:	d0e9      	beq.n	400aec <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  400b18:	4281      	cmp	r1, r0
  400b1a:	d2ed      	bcs.n	400af8 <process_ext_irq+0x14>
			lower = middle + 1;
  400b1c:	3201      	adds	r2, #1
  400b1e:	b2d4      	uxtb	r4, r2
  400b20:	e7ec      	b.n	400afc <process_ext_irq+0x18>
  400b22:	bd38      	pop	{r3, r4, r5, pc}
  400b24:	20400094 	.word	0x20400094

00400b28 <ext_irq_init>:
{
  400b28:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400b2a:	2300      	movs	r3, #0
  400b2c:	e00a      	b.n	400b44 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  400b2e:	4a08      	ldr	r2, [pc, #32]	; (400b50 <ext_irq_init+0x28>)
  400b30:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  400b34:	f04f 30ff 	mov.w	r0, #4294967295
  400b38:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  400b3a:	2100      	movs	r1, #0
  400b3c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400b40:	3301      	adds	r3, #1
  400b42:	b29b      	uxth	r3, r3
  400b44:	2b05      	cmp	r3, #5
  400b46:	d9f2      	bls.n	400b2e <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  400b48:	4802      	ldr	r0, [pc, #8]	; (400b54 <ext_irq_init+0x2c>)
  400b4a:	4b03      	ldr	r3, [pc, #12]	; (400b58 <ext_irq_init+0x30>)
  400b4c:	4798      	blx	r3
}
  400b4e:	bd08      	pop	{r3, pc}
  400b50:	20400094 	.word	0x20400094
  400b54:	00400ae5 	.word	0x00400ae5
  400b58:	00401559 	.word	0x00401559

00400b5c <ext_irq_register>:
{
  400b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b5e:	b083      	sub	sp, #12
  400b60:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  400b62:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  400b64:	2b05      	cmp	r3, #5
  400b66:	d80e      	bhi.n	400b86 <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  400b68:	4618      	mov	r0, r3
  400b6a:	4a2e      	ldr	r2, [pc, #184]	; (400c24 <ext_irq_register+0xc8>)
  400b6c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  400b70:	6852      	ldr	r2, [r2, #4]
  400b72:	42aa      	cmp	r2, r5
  400b74:	d002      	beq.n	400b7c <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  400b76:	3301      	adds	r3, #1
  400b78:	b2db      	uxtb	r3, r3
  400b7a:	e7f3      	b.n	400b64 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  400b7c:	4b29      	ldr	r3, [pc, #164]	; (400c24 <ext_irq_register+0xc8>)
  400b7e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  400b82:	2701      	movs	r7, #1
			break;
  400b84:	e000      	b.n	400b88 <ext_irq_register+0x2c>
	bool    found = false;
  400b86:	2700      	movs	r7, #0
	if (NULL == cb) {
  400b88:	b159      	cbz	r1, 400ba2 <ext_irq_register+0x46>
	if (!found) {
  400b8a:	2f00      	cmp	r7, #0
  400b8c:	d13d      	bne.n	400c0a <ext_irq_register+0xae>
  400b8e:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400b90:	2e05      	cmp	r6, #5
  400b92:	d813      	bhi.n	400bbc <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  400b94:	4b23      	ldr	r3, [pc, #140]	; (400c24 <ext_irq_register+0xc8>)
  400b96:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  400b9a:	b143      	cbz	r3, 400bae <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400b9c:	3601      	adds	r6, #1
  400b9e:	b2f6      	uxtb	r6, r6
  400ba0:	e7f6      	b.n	400b90 <ext_irq_register+0x34>
		if (!found) {
  400ba2:	2f00      	cmp	r7, #0
  400ba4:	d038      	beq.n	400c18 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  400ba6:	4628      	mov	r0, r5
  400ba8:	4b1f      	ldr	r3, [pc, #124]	; (400c28 <ext_irq_register+0xcc>)
  400baa:	4798      	blx	r3
  400bac:	e032      	b.n	400c14 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  400bae:	4b1d      	ldr	r3, [pc, #116]	; (400c24 <ext_irq_register+0xc8>)
  400bb0:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  400bb4:	eb03 02c6 	add.w	r2, r3, r6, lsl #3
  400bb8:	6055      	str	r5, [r2, #4]
				found           = true;
  400bba:	2701      	movs	r7, #1
  400bbc:	2300      	movs	r3, #0
  400bbe:	e001      	b.n	400bc4 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  400bc0:	3301      	adds	r3, #1
  400bc2:	b2db      	uxtb	r3, r3
  400bc4:	2b05      	cmp	r3, #5
  400bc6:	bf98      	it	ls
  400bc8:	2e05      	cmpls	r6, #5
  400bca:	d81e      	bhi.n	400c0a <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  400bcc:	46b6      	mov	lr, r6
  400bce:	4a15      	ldr	r2, [pc, #84]	; (400c24 <ext_irq_register+0xc8>)
  400bd0:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  400bd4:	6848      	ldr	r0, [r1, #4]
  400bd6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  400bda:	6852      	ldr	r2, [r2, #4]
  400bdc:	4290      	cmp	r0, r2
  400bde:	d2ef      	bcs.n	400bc0 <ext_irq_register+0x64>
  400be0:	f1b2 3fff 	cmp.w	r2, #4294967295
  400be4:	d0ec      	beq.n	400bc0 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  400be6:	4c0f      	ldr	r4, [pc, #60]	; (400c24 <ext_irq_register+0xc8>)
  400be8:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  400bec:	e892 0003 	ldmia.w	r2, {r0, r1}
  400bf0:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  400bf4:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  400bf8:	e894 0003 	ldmia.w	r4, {r0, r1}
  400bfc:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  400c00:	e89d 0003 	ldmia.w	sp, {r0, r1}
  400c04:	e884 0003 	stmia.w	r4, {r0, r1}
  400c08:	e7da      	b.n	400bc0 <ext_irq_register+0x64>
	if (!found) {
  400c0a:	b147      	cbz	r7, 400c1e <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  400c0c:	2101      	movs	r1, #1
  400c0e:	4628      	mov	r0, r5
  400c10:	4b05      	ldr	r3, [pc, #20]	; (400c28 <ext_irq_register+0xcc>)
  400c12:	4798      	blx	r3
}
  400c14:	b003      	add	sp, #12
  400c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  400c18:	f06f 000c 	mvn.w	r0, #12
  400c1c:	e7fa      	b.n	400c14 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  400c1e:	f06f 000c 	mvn.w	r0, #12
  400c22:	e7f7      	b.n	400c14 <ext_irq_register+0xb8>
  400c24:	20400094 	.word	0x20400094
  400c28:	00401581 	.word	0x00401581

00400c2c <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
  400c2c:	b510      	push	{r4, lr}
  400c2e:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
  400c30:	8903      	ldrh	r3, [r0, #8]
  400c32:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
  400c36:	4614      	mov	r4, r2
  400c38:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
  400c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c3e:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
  400c42:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400c44:	a901      	add	r1, sp, #4
  400c46:	3814      	subs	r0, #20
  400c48:	4b03      	ldr	r3, [pc, #12]	; (400c58 <i2c_m_sync_write+0x2c>)
  400c4a:	4798      	blx	r3

	if (ret) {
  400c4c:	b910      	cbnz	r0, 400c54 <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
  400c4e:	4620      	mov	r0, r4
  400c50:	b004      	add	sp, #16
  400c52:	bd10      	pop	{r4, pc}
		return ret;
  400c54:	4604      	mov	r4, r0
  400c56:	e7fa      	b.n	400c4e <i2c_m_sync_write+0x22>
  400c58:	00401d55 	.word	0x00401d55

00400c5c <i2c_m_sync_read>:
{
  400c5c:	b510      	push	{r4, lr}
  400c5e:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
  400c60:	8903      	ldrh	r3, [r0, #8]
  400c62:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
  400c66:	4614      	mov	r4, r2
  400c68:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
  400c6a:	f248 0301 	movw	r3, #32769	; 0x8001
  400c6e:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
  400c72:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400c74:	a901      	add	r1, sp, #4
  400c76:	3814      	subs	r0, #20
  400c78:	4b03      	ldr	r3, [pc, #12]	; (400c88 <i2c_m_sync_read+0x2c>)
  400c7a:	4798      	blx	r3
	if (ret) {
  400c7c:	b910      	cbnz	r0, 400c84 <i2c_m_sync_read+0x28>
}
  400c7e:	4620      	mov	r0, r4
  400c80:	b004      	add	sp, #16
  400c82:	bd10      	pop	{r4, pc}
		return ret;
  400c84:	4604      	mov	r4, r0
  400c86:	e7fa      	b.n	400c7e <i2c_m_sync_read+0x22>
  400c88:	00401d55 	.word	0x00401d55

00400c8c <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
  400c8c:	b538      	push	{r3, r4, r5, lr}
  400c8e:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
  400c90:	4604      	mov	r4, r0
  400c92:	225e      	movs	r2, #94	; 0x5e
  400c94:	4908      	ldr	r1, [pc, #32]	; (400cb8 <i2c_m_sync_init+0x2c>)
  400c96:	3000      	adds	r0, #0
  400c98:	bf18      	it	ne
  400c9a:	2001      	movne	r0, #1
  400c9c:	4b07      	ldr	r3, [pc, #28]	; (400cbc <i2c_m_sync_init+0x30>)
  400c9e:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
  400ca0:	4629      	mov	r1, r5
  400ca2:	4620      	mov	r0, r4
  400ca4:	4b06      	ldr	r3, [pc, #24]	; (400cc0 <i2c_m_sync_init+0x34>)
  400ca6:	4798      	blx	r3
	if (init_status) {
  400ca8:	4603      	mov	r3, r0
  400caa:	b918      	cbnz	r0, 400cb4 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
  400cac:	4a05      	ldr	r2, [pc, #20]	; (400cc4 <i2c_m_sync_init+0x38>)
  400cae:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
  400cb0:	4a05      	ldr	r2, [pc, #20]	; (400cc8 <i2c_m_sync_init+0x3c>)
  400cb2:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	bd38      	pop	{r3, r4, r5, pc}
  400cb8:	004032f8 	.word	0x004032f8
  400cbc:	00401115 	.word	0x00401115
  400cc0:	00401d0d 	.word	0x00401d0d
  400cc4:	00400c5d 	.word	0x00400c5d
  400cc8:	00400c2d 	.word	0x00400c2d

00400ccc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  400ccc:	b570      	push	{r4, r5, r6, lr}
  400cce:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  400cd0:	4604      	mov	r4, r0
  400cd2:	460d      	mov	r5, r1
  400cd4:	2800      	cmp	r0, #0
  400cd6:	bf18      	it	ne
  400cd8:	2900      	cmpne	r1, #0
  400cda:	bf14      	ite	ne
  400cdc:	2001      	movne	r0, #1
  400cde:	2000      	moveq	r0, #0
  400ce0:	2234      	movs	r2, #52	; 0x34
  400ce2:	4904      	ldr	r1, [pc, #16]	; (400cf4 <io_write+0x28>)
  400ce4:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <io_write+0x2c>)
  400ce6:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  400ce8:	6823      	ldr	r3, [r4, #0]
  400cea:	4632      	mov	r2, r6
  400cec:	4629      	mov	r1, r5
  400cee:	4620      	mov	r0, r4
  400cf0:	4798      	blx	r3
}
  400cf2:	bd70      	pop	{r4, r5, r6, pc}
  400cf4:	00403314 	.word	0x00403314
  400cf8:	00401115 	.word	0x00401115

00400cfc <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  400cfc:	b570      	push	{r4, r5, r6, lr}
  400cfe:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  400d00:	4604      	mov	r4, r0
  400d02:	460d      	mov	r5, r1
  400d04:	2800      	cmp	r0, #0
  400d06:	bf18      	it	ne
  400d08:	2900      	cmpne	r1, #0
  400d0a:	bf14      	ite	ne
  400d0c:	2001      	movne	r0, #1
  400d0e:	2000      	moveq	r0, #0
  400d10:	223d      	movs	r2, #61	; 0x3d
  400d12:	4904      	ldr	r1, [pc, #16]	; (400d24 <io_read+0x28>)
  400d14:	4b04      	ldr	r3, [pc, #16]	; (400d28 <io_read+0x2c>)
  400d16:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  400d18:	6863      	ldr	r3, [r4, #4]
  400d1a:	4632      	mov	r2, r6
  400d1c:	4629      	mov	r1, r5
  400d1e:	4620      	mov	r0, r4
  400d20:	4798      	blx	r3
}
  400d22:	bd70      	pop	{r4, r5, r6, pc}
  400d24:	00403314 	.word	0x00403314
  400d28:	00401115 	.word	0x00401115

00400d2c <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  400d2c:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  400d2e:	6943      	ldr	r3, [r0, #20]
  400d30:	b103      	cbz	r3, 400d34 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  400d32:	4798      	blx	r3
  400d34:	bd08      	pop	{r3, pc}

00400d36 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  400d36:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  400d38:	6983      	ldr	r3, [r0, #24]
  400d3a:	b103      	cbz	r3, 400d3e <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  400d3c:	4798      	blx	r3
  400d3e:	bd08      	pop	{r3, pc}

00400d40 <pwm_init>:
{
  400d40:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  400d42:	4604      	mov	r4, r0
  400d44:	460d      	mov	r5, r1
  400d46:	2800      	cmp	r0, #0
  400d48:	bf18      	it	ne
  400d4a:	2900      	cmpne	r1, #0
  400d4c:	bf14      	ite	ne
  400d4e:	2001      	movne	r0, #1
  400d50:	2000      	moveq	r0, #0
  400d52:	2233      	movs	r2, #51	; 0x33
  400d54:	4906      	ldr	r1, [pc, #24]	; (400d70 <pwm_init+0x30>)
  400d56:	4b07      	ldr	r3, [pc, #28]	; (400d74 <pwm_init+0x34>)
  400d58:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  400d5a:	4629      	mov	r1, r5
  400d5c:	4620      	mov	r0, r4
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <pwm_init+0x38>)
  400d60:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  400d62:	4b06      	ldr	r3, [pc, #24]	; (400d7c <pwm_init+0x3c>)
  400d64:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  400d66:	4b06      	ldr	r3, [pc, #24]	; (400d80 <pwm_init+0x40>)
  400d68:	6063      	str	r3, [r4, #4]
}
  400d6a:	2000      	movs	r0, #0
  400d6c:	bd38      	pop	{r3, r4, r5, pc}
  400d6e:	bf00      	nop
  400d70:	00403328 	.word	0x00403328
  400d74:	00401115 	.word	0x00401115
  400d78:	00401739 	.word	0x00401739
  400d7c:	00400d2d 	.word	0x00400d2d
  400d80:	00400d37 	.word	0x00400d37

00400d84 <pwm_enable>:
{
  400d84:	b510      	push	{r4, lr}
	ASSERT(descr);
  400d86:	4604      	mov	r4, r0
  400d88:	224a      	movs	r2, #74	; 0x4a
  400d8a:	4909      	ldr	r1, [pc, #36]	; (400db0 <pwm_enable+0x2c>)
  400d8c:	3000      	adds	r0, #0
  400d8e:	bf18      	it	ne
  400d90:	2001      	movne	r0, #1
  400d92:	4b08      	ldr	r3, [pc, #32]	; (400db4 <pwm_enable+0x30>)
  400d94:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  400d96:	4620      	mov	r0, r4
  400d98:	4b07      	ldr	r3, [pc, #28]	; (400db8 <pwm_enable+0x34>)
  400d9a:	4798      	blx	r3
  400d9c:	b920      	cbnz	r0, 400da8 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  400d9e:	4620      	mov	r0, r4
  400da0:	4b06      	ldr	r3, [pc, #24]	; (400dbc <pwm_enable+0x38>)
  400da2:	4798      	blx	r3
	return ERR_NONE;
  400da4:	2000      	movs	r0, #0
  400da6:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  400da8:	f06f 0010 	mvn.w	r0, #16
}
  400dac:	bd10      	pop	{r4, pc}
  400dae:	bf00      	nop
  400db0:	00403328 	.word	0x00403328
  400db4:	00401115 	.word	0x00401115
  400db8:	004018b5 	.word	0x004018b5
  400dbc:	00401871 	.word	0x00401871

00400dc0 <spi_m_sync_set_func_ptr>:

/**
 *  \brief Initialize the SPI HAL instance function pointer for HPL APIs.
 */
void spi_m_sync_set_func_ptr(struct spi_m_sync_descriptor *spi, void *const func)
{
  400dc0:	b538      	push	{r3, r4, r5, lr}
  400dc2:	460d      	mov	r5, r1
	ASSERT(spi);
  400dc4:	4604      	mov	r4, r0
  400dc6:	2239      	movs	r2, #57	; 0x39
  400dc8:	4903      	ldr	r1, [pc, #12]	; (400dd8 <spi_m_sync_set_func_ptr+0x18>)
  400dca:	3000      	adds	r0, #0
  400dcc:	bf18      	it	ne
  400dce:	2001      	movne	r0, #1
  400dd0:	4b02      	ldr	r3, [pc, #8]	; (400ddc <spi_m_sync_set_func_ptr+0x1c>)
  400dd2:	4798      	blx	r3
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
  400dd4:	6025      	str	r5, [r4, #0]
  400dd6:	bd38      	pop	{r3, r4, r5, pc}
  400dd8:	00403340 	.word	0x00403340
  400ddc:	00401115 	.word	0x00401115

00400de0 <spi_m_sync_init>:
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
  400de0:	b538      	push	{r3, r4, r5, lr}
	int32_t rc = 0;
	ASSERT(spi && hw);
  400de2:	4604      	mov	r4, r0
  400de4:	460d      	mov	r5, r1
  400de6:	2800      	cmp	r0, #0
  400de8:	bf18      	it	ne
  400dea:	2900      	cmpne	r1, #0
  400dec:	bf14      	ite	ne
  400dee:	2001      	movne	r0, #1
  400df0:	2000      	moveq	r0, #0
  400df2:	2240      	movs	r2, #64	; 0x40
  400df4:	4909      	ldr	r1, [pc, #36]	; (400e1c <spi_m_sync_init+0x3c>)
  400df6:	4b0a      	ldr	r3, [pc, #40]	; (400e20 <spi_m_sync_init+0x40>)
  400df8:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
  400dfa:	4620      	mov	r0, r4
  400dfc:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_sync_init(&spi->dev, hw);
  400e00:	4629      	mov	r1, r5
  400e02:	4b08      	ldr	r3, [pc, #32]	; (400e24 <spi_m_sync_init+0x44>)
  400e04:	4798      	blx	r3

	if (rc < 0) {
  400e06:	2800      	cmp	r0, #0
  400e08:	db07      	blt.n	400e1a <spi_m_sync_init+0x3a>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
  400e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e0e:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
  400e10:	4b05      	ldr	r3, [pc, #20]	; (400e28 <spi_m_sync_init+0x48>)
  400e12:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
  400e14:	4b05      	ldr	r3, [pc, #20]	; (400e2c <spi_m_sync_init+0x4c>)
  400e16:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
  400e18:	2000      	movs	r0, #0
}
  400e1a:	bd38      	pop	{r3, r4, r5, pc}
  400e1c:	00403340 	.word	0x00403340
  400e20:	00401115 	.word	0x00401115
  400e24:	00401909 	.word	0x00401909
  400e28:	00400ed5 	.word	0x00400ed5
  400e2c:	00400e99 	.word	0x00400e99

00400e30 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
  400e30:	b510      	push	{r4, lr}
	ASSERT(spi);
  400e32:	4604      	mov	r4, r0
  400e34:	2257      	movs	r2, #87	; 0x57
  400e36:	4905      	ldr	r1, [pc, #20]	; (400e4c <spi_m_sync_enable+0x1c>)
  400e38:	3000      	adds	r0, #0
  400e3a:	bf18      	it	ne
  400e3c:	2001      	movne	r0, #1
  400e3e:	4b04      	ldr	r3, [pc, #16]	; (400e50 <spi_m_sync_enable+0x20>)
  400e40:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
  400e42:	1d20      	adds	r0, r4, #4
  400e44:	4b03      	ldr	r3, [pc, #12]	; (400e54 <spi_m_sync_enable+0x24>)
  400e46:	4798      	blx	r3
  400e48:	bd10      	pop	{r4, pc}
  400e4a:	bf00      	nop
  400e4c:	00403340 	.word	0x00403340
  400e50:	00401115 	.word	0x00401115
  400e54:	004019b1 	.word	0x004019b1

00400e58 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
  400e58:	b530      	push	{r4, r5, lr}
  400e5a:	b085      	sub	sp, #20
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
  400e5c:	4605      	mov	r5, r0
  400e5e:	460c      	mov	r4, r1
  400e60:	2800      	cmp	r0, #0
  400e62:	bf18      	it	ne
  400e64:	2900      	cmpne	r1, #0
  400e66:	bf14      	ite	ne
  400e68:	2001      	movne	r0, #1
  400e6a:	2000      	moveq	r0, #0
  400e6c:	22b3      	movs	r2, #179	; 0xb3
  400e6e:	4907      	ldr	r1, [pc, #28]	; (400e8c <spi_m_sync_transfer+0x34>)
  400e70:	4b07      	ldr	r3, [pc, #28]	; (400e90 <spi_m_sync_transfer+0x38>)
  400e72:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
  400e74:	6823      	ldr	r3, [r4, #0]
  400e76:	9301      	str	r3, [sp, #4]
	msg.rxbuf = p_xfer->rxbuf;
  400e78:	6863      	ldr	r3, [r4, #4]
  400e7a:	9302      	str	r3, [sp, #8]
	msg.size  = p_xfer->size;
  400e7c:	68a3      	ldr	r3, [r4, #8]
  400e7e:	9303      	str	r3, [sp, #12]
	return _spi_m_sync_trans(&spi->dev, &msg);
  400e80:	a901      	add	r1, sp, #4
  400e82:	1d28      	adds	r0, r5, #4
  400e84:	4b03      	ldr	r3, [pc, #12]	; (400e94 <spi_m_sync_transfer+0x3c>)
  400e86:	4798      	blx	r3
}
  400e88:	b005      	add	sp, #20
  400e8a:	bd30      	pop	{r4, r5, pc}
  400e8c:	00403340 	.word	0x00403340
  400e90:	00401115 	.word	0x00401115
  400e94:	004019e5 	.word	0x004019e5

00400e98 <_spi_m_sync_io_write>:
{
  400e98:	b570      	push	{r4, r5, r6, lr}
  400e9a:	b084      	sub	sp, #16
  400e9c:	460e      	mov	r6, r1
  400e9e:	4615      	mov	r5, r2
	ASSERT(io);
  400ea0:	4604      	mov	r4, r0
  400ea2:	22a3      	movs	r2, #163	; 0xa3
  400ea4:	4908      	ldr	r1, [pc, #32]	; (400ec8 <_spi_m_sync_io_write+0x30>)
  400ea6:	3000      	adds	r0, #0
  400ea8:	bf18      	it	ne
  400eaa:	2001      	movne	r0, #1
  400eac:	4b07      	ldr	r3, [pc, #28]	; (400ecc <_spi_m_sync_io_write+0x34>)
  400eae:	4798      	blx	r3
	xfer.rxbuf = 0;
  400eb0:	2300      	movs	r3, #0
  400eb2:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
  400eb4:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
  400eb6:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
  400eb8:	a901      	add	r1, sp, #4
  400eba:	f1a4 000c 	sub.w	r0, r4, #12
  400ebe:	4b04      	ldr	r3, [pc, #16]	; (400ed0 <_spi_m_sync_io_write+0x38>)
  400ec0:	4798      	blx	r3
}
  400ec2:	b004      	add	sp, #16
  400ec4:	bd70      	pop	{r4, r5, r6, pc}
  400ec6:	bf00      	nop
  400ec8:	00403340 	.word	0x00403340
  400ecc:	00401115 	.word	0x00401115
  400ed0:	00400e59 	.word	0x00400e59

00400ed4 <_spi_m_sync_io_read>:
{
  400ed4:	b570      	push	{r4, r5, r6, lr}
  400ed6:	b084      	sub	sp, #16
  400ed8:	460e      	mov	r6, r1
  400eda:	4615      	mov	r5, r2
	ASSERT(io);
  400edc:	4604      	mov	r4, r0
  400ede:	2287      	movs	r2, #135	; 0x87
  400ee0:	4908      	ldr	r1, [pc, #32]	; (400f04 <_spi_m_sync_io_read+0x30>)
  400ee2:	3000      	adds	r0, #0
  400ee4:	bf18      	it	ne
  400ee6:	2001      	movne	r0, #1
  400ee8:	4b07      	ldr	r3, [pc, #28]	; (400f08 <_spi_m_sync_io_read+0x34>)
  400eea:	4798      	blx	r3
	xfer.rxbuf = buf;
  400eec:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
  400eee:	2300      	movs	r3, #0
  400ef0:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
  400ef2:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
  400ef4:	a901      	add	r1, sp, #4
  400ef6:	f1a4 000c 	sub.w	r0, r4, #12
  400efa:	4b04      	ldr	r3, [pc, #16]	; (400f0c <_spi_m_sync_io_read+0x38>)
  400efc:	4798      	blx	r3
}
  400efe:	b004      	add	sp, #16
  400f00:	bd70      	pop	{r4, r5, r6, pc}
  400f02:	bf00      	nop
  400f04:	00403340 	.word	0x00403340
  400f08:	00401115 	.word	0x00401115
  400f0c:	00400e59 	.word	0x00400e59

00400f10 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
  400f10:	b538      	push	{r3, r4, r5, lr}
	ASSERT(spi && io);
  400f12:	4604      	mov	r4, r0
  400f14:	460d      	mov	r5, r1
  400f16:	2800      	cmp	r0, #0
  400f18:	bf18      	it	ne
  400f1a:	2900      	cmpne	r1, #0
  400f1c:	bf14      	ite	ne
  400f1e:	2001      	movne	r0, #1
  400f20:	2000      	moveq	r0, #0
  400f22:	22bd      	movs	r2, #189	; 0xbd
  400f24:	4903      	ldr	r1, [pc, #12]	; (400f34 <spi_m_sync_get_io_descriptor+0x24>)
  400f26:	4b04      	ldr	r3, [pc, #16]	; (400f38 <spi_m_sync_get_io_descriptor+0x28>)
  400f28:	4798      	blx	r3
	*io = &spi->io;
  400f2a:	340c      	adds	r4, #12
  400f2c:	602c      	str	r4, [r5, #0]
	return 0;
}
  400f2e:	2000      	movs	r0, #0
  400f30:	bd38      	pop	{r3, r4, r5, pc}
  400f32:	bf00      	nop
  400f34:	00403340 	.word	0x00403340
  400f38:	00401115 	.word	0x00401115

00400f3c <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  400f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  400f3e:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  400f40:	b117      	cbz	r7, 400f48 <timer_add_timer_task+0xc>
  400f42:	463c      	mov	r4, r7
  400f44:	2600      	movs	r6, #0
  400f46:	e00b      	b.n	400f60 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  400f48:	4b0e      	ldr	r3, [pc, #56]	; (400f84 <timer_add_timer_task+0x48>)
  400f4a:	4798      	blx	r3
		return;
  400f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  400f4e:	68a5      	ldr	r5, [r4, #8]
  400f50:	442b      	add	r3, r5
  400f52:	1a9b      	subs	r3, r3, r2
  400f54:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  400f56:	688d      	ldr	r5, [r1, #8]
  400f58:	42ab      	cmp	r3, r5
  400f5a:	d209      	bcs.n	400f70 <timer_add_timer_task+0x34>
			break;
		prev = it;
  400f5c:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  400f5e:	6824      	ldr	r4, [r4, #0]
  400f60:	b134      	cbz	r4, 400f70 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  400f62:	6863      	ldr	r3, [r4, #4]
  400f64:	4293      	cmp	r3, r2
  400f66:	d8f2      	bhi.n	400f4e <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  400f68:	68a5      	ldr	r5, [r4, #8]
  400f6a:	1a9b      	subs	r3, r3, r2
  400f6c:	442b      	add	r3, r5
  400f6e:	e7f2      	b.n	400f56 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  400f70:	42bc      	cmp	r4, r7
  400f72:	d003      	beq.n	400f7c <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  400f74:	4630      	mov	r0, r6
  400f76:	4b04      	ldr	r3, [pc, #16]	; (400f88 <timer_add_timer_task+0x4c>)
  400f78:	4798      	blx	r3
  400f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  400f7c:	4b01      	ldr	r3, [pc, #4]	; (400f84 <timer_add_timer_task+0x48>)
  400f7e:	4798      	blx	r3
  400f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f82:	bf00      	nop
  400f84:	00401131 	.word	0x00401131
  400f88:	0040115d 	.word	0x0040115d

00400f8c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  400f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f8e:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  400f90:	6906      	ldr	r6, [r0, #16]
  400f92:	3601      	adds	r6, #1
  400f94:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  400f96:	7e03      	ldrb	r3, [r0, #24]
  400f98:	f013 0f01 	tst.w	r3, #1
  400f9c:	d105      	bne.n	400faa <timer_process_counted+0x1e>
  400f9e:	7e03      	ldrb	r3, [r0, #24]
  400fa0:	f013 0f02 	tst.w	r3, #2
  400fa4:	d101      	bne.n	400faa <timer_process_counted+0x1e>
  400fa6:	4605      	mov	r5, r0
  400fa8:	e009      	b.n	400fbe <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  400faa:	7e03      	ldrb	r3, [r0, #24]
  400fac:	f043 0302 	orr.w	r3, r3, #2
  400fb0:	7603      	strb	r3, [r0, #24]
		return;
  400fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fb4:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  400fb6:	68e3      	ldr	r3, [r4, #12]
  400fb8:	4620      	mov	r0, r4
  400fba:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  400fbc:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  400fbe:	b19c      	cbz	r4, 400fe8 <timer_process_counted+0x5c>
  400fc0:	6863      	ldr	r3, [r4, #4]
  400fc2:	1af3      	subs	r3, r6, r3
  400fc4:	68a2      	ldr	r2, [r4, #8]
  400fc6:	4293      	cmp	r3, r2
  400fc8:	d30e      	bcc.n	400fe8 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  400fca:	f105 0714 	add.w	r7, r5, #20
  400fce:	4638      	mov	r0, r7
  400fd0:	4b06      	ldr	r3, [pc, #24]	; (400fec <timer_process_counted+0x60>)
  400fd2:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  400fd4:	7c23      	ldrb	r3, [r4, #16]
  400fd6:	2b01      	cmp	r3, #1
  400fd8:	d1ec      	bne.n	400fb4 <timer_process_counted+0x28>
			tmp->time_label = time;
  400fda:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  400fdc:	4632      	mov	r2, r6
  400fde:	4621      	mov	r1, r4
  400fe0:	4638      	mov	r0, r7
  400fe2:	4b03      	ldr	r3, [pc, #12]	; (400ff0 <timer_process_counted+0x64>)
  400fe4:	4798      	blx	r3
  400fe6:	e7e5      	b.n	400fb4 <timer_process_counted+0x28>
  400fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fea:	bf00      	nop
  400fec:	00401165 	.word	0x00401165
  400ff0:	00400f3d 	.word	0x00400f3d

00400ff4 <timer_init>:
{
  400ff4:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  400ff6:	4604      	mov	r4, r0
  400ff8:	460d      	mov	r5, r1
  400ffa:	2800      	cmp	r0, #0
  400ffc:	bf18      	it	ne
  400ffe:	2900      	cmpne	r1, #0
  401000:	bf14      	ite	ne
  401002:	2001      	movne	r0, #1
  401004:	2000      	moveq	r0, #0
  401006:	223b      	movs	r2, #59	; 0x3b
  401008:	4905      	ldr	r1, [pc, #20]	; (401020 <timer_init+0x2c>)
  40100a:	4b06      	ldr	r3, [pc, #24]	; (401024 <timer_init+0x30>)
  40100c:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  40100e:	4629      	mov	r1, r5
  401010:	4620      	mov	r0, r4
  401012:	4b05      	ldr	r3, [pc, #20]	; (401028 <timer_init+0x34>)
  401014:	4798      	blx	r3
	descr->time                           = 0;
  401016:	2000      	movs	r0, #0
  401018:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  40101a:	4b04      	ldr	r3, [pc, #16]	; (40102c <timer_init+0x38>)
  40101c:	6023      	str	r3, [r4, #0]
}
  40101e:	bd38      	pop	{r3, r4, r5, pc}
  401020:	0040335c 	.word	0x0040335c
  401024:	00401115 	.word	0x00401115
  401028:	00401bc1 	.word	0x00401bc1
  40102c:	00400f8d 	.word	0x00400f8d

00401030 <timer_start>:
{
  401030:	b510      	push	{r4, lr}
	ASSERT(descr);
  401032:	4604      	mov	r4, r0
  401034:	2253      	movs	r2, #83	; 0x53
  401036:	4909      	ldr	r1, [pc, #36]	; (40105c <timer_start+0x2c>)
  401038:	3000      	adds	r0, #0
  40103a:	bf18      	it	ne
  40103c:	2001      	movne	r0, #1
  40103e:	4b08      	ldr	r3, [pc, #32]	; (401060 <timer_start+0x30>)
  401040:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  401042:	4620      	mov	r0, r4
  401044:	4b07      	ldr	r3, [pc, #28]	; (401064 <timer_start+0x34>)
  401046:	4798      	blx	r3
  401048:	b920      	cbnz	r0, 401054 <timer_start+0x24>
	_timer_start(&descr->device);
  40104a:	4620      	mov	r0, r4
  40104c:	4b06      	ldr	r3, [pc, #24]	; (401068 <timer_start+0x38>)
  40104e:	4798      	blx	r3
	return ERR_NONE;
  401050:	2000      	movs	r0, #0
  401052:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401054:	f06f 0010 	mvn.w	r0, #16
}
  401058:	bd10      	pop	{r4, pc}
  40105a:	bf00      	nop
  40105c:	0040335c 	.word	0x0040335c
  401060:	00401115 	.word	0x00401115
  401064:	00401c85 	.word	0x00401c85
  401068:	00401c7d 	.word	0x00401c7d

0040106c <timer_add_task>:
{
  40106c:	b570      	push	{r4, r5, r6, lr}
  40106e:	b082      	sub	sp, #8
	ASSERT(descr && task);
  401070:	4604      	mov	r4, r0
  401072:	460d      	mov	r5, r1
  401074:	2800      	cmp	r0, #0
  401076:	bf18      	it	ne
  401078:	2900      	cmpne	r1, #0
  40107a:	bf14      	ite	ne
  40107c:	2001      	movne	r0, #1
  40107e:	2000      	moveq	r0, #0
  401080:	227a      	movs	r2, #122	; 0x7a
  401082:	491d      	ldr	r1, [pc, #116]	; (4010f8 <timer_add_task+0x8c>)
  401084:	4b1d      	ldr	r3, [pc, #116]	; (4010fc <timer_add_task+0x90>)
  401086:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
  401088:	7e23      	ldrb	r3, [r4, #24]
  40108a:	f043 0301 	orr.w	r3, r3, #1
  40108e:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
  401090:	f104 0614 	add.w	r6, r4, #20
  401094:	4629      	mov	r1, r5
  401096:	4630      	mov	r0, r6
  401098:	4b19      	ldr	r3, [pc, #100]	; (401100 <timer_add_task+0x94>)
  40109a:	4798      	blx	r3
  40109c:	b988      	cbnz	r0, 4010c2 <timer_add_task+0x56>
	task->time_label = descr->time;
  40109e:	6923      	ldr	r3, [r4, #16]
  4010a0:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
  4010a2:	6922      	ldr	r2, [r4, #16]
  4010a4:	4629      	mov	r1, r5
  4010a6:	4630      	mov	r0, r6
  4010a8:	4b16      	ldr	r3, [pc, #88]	; (401104 <timer_add_task+0x98>)
  4010aa:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
  4010ac:	7e23      	ldrb	r3, [r4, #24]
  4010ae:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  4010b2:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
  4010b4:	7e23      	ldrb	r3, [r4, #24]
  4010b6:	f013 0f02 	tst.w	r3, #2
  4010ba:	d10e      	bne.n	4010da <timer_add_task+0x6e>
	return ERR_NONE;
  4010bc:	2000      	movs	r0, #0
}
  4010be:	b002      	add	sp, #8
  4010c0:	bd70      	pop	{r4, r5, r6, pc}
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
  4010c2:	7e23      	ldrb	r3, [r4, #24]
  4010c4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  4010c8:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
  4010ca:	227f      	movs	r2, #127	; 0x7f
  4010cc:	490a      	ldr	r1, [pc, #40]	; (4010f8 <timer_add_task+0x8c>)
  4010ce:	2000      	movs	r0, #0
  4010d0:	4b0a      	ldr	r3, [pc, #40]	; (4010fc <timer_add_task+0x90>)
  4010d2:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
  4010d4:	f06f 0011 	mvn.w	r0, #17
  4010d8:	e7f1      	b.n	4010be <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
  4010da:	a801      	add	r0, sp, #4
  4010dc:	4b0a      	ldr	r3, [pc, #40]	; (401108 <timer_add_task+0x9c>)
  4010de:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
  4010e0:	7e23      	ldrb	r3, [r4, #24]
  4010e2:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
  4010e6:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
  4010e8:	4620      	mov	r0, r4
  4010ea:	4b08      	ldr	r3, [pc, #32]	; (40110c <timer_add_task+0xa0>)
  4010ec:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
  4010ee:	a801      	add	r0, sp, #4
  4010f0:	4b07      	ldr	r3, [pc, #28]	; (401110 <timer_add_task+0xa4>)
  4010f2:	4798      	blx	r3
	return ERR_NONE;
  4010f4:	2000      	movs	r0, #0
  4010f6:	e7e2      	b.n	4010be <timer_add_task+0x52>
  4010f8:	0040335c 	.word	0x0040335c
  4010fc:	00401115 	.word	0x00401115
  401100:	0040111b 	.word	0x0040111b
  401104:	00400f3d 	.word	0x00400f3d
  401108:	00400a75 	.word	0x00400a75
  40110c:	00401c91 	.word	0x00401c91
  401110:	00400a83 	.word	0x00400a83

00401114 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  401114:	b900      	cbnz	r0, 401118 <assert+0x4>
		__asm("BKPT #0");
  401116:	be00      	bkpt	0x0000
  401118:	4770      	bx	lr

0040111a <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  40111a:	6803      	ldr	r3, [r0, #0]
  40111c:	b11b      	cbz	r3, 401126 <is_list_element+0xc>
		if (it == element) {
  40111e:	428b      	cmp	r3, r1
  401120:	d003      	beq.n	40112a <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  401122:	681b      	ldr	r3, [r3, #0]
  401124:	e7fa      	b.n	40111c <is_list_element+0x2>
			return true;
		}
	}

	return false;
  401126:	2000      	movs	r0, #0
  401128:	4770      	bx	lr
			return true;
  40112a:	2001      	movs	r0, #1
}
  40112c:	4770      	bx	lr
	...

00401130 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  401130:	b538      	push	{r3, r4, r5, lr}
  401132:	4604      	mov	r4, r0
  401134:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  401136:	4b06      	ldr	r3, [pc, #24]	; (401150 <list_insert_as_head+0x20>)
  401138:	4798      	blx	r3
  40113a:	f080 0001 	eor.w	r0, r0, #1
  40113e:	2239      	movs	r2, #57	; 0x39
  401140:	4904      	ldr	r1, [pc, #16]	; (401154 <list_insert_as_head+0x24>)
  401142:	b2c0      	uxtb	r0, r0
  401144:	4b04      	ldr	r3, [pc, #16]	; (401158 <list_insert_as_head+0x28>)
  401146:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  401148:	6823      	ldr	r3, [r4, #0]
  40114a:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  40114c:	6025      	str	r5, [r4, #0]
  40114e:	bd38      	pop	{r3, r4, r5, pc}
  401150:	0040111b 	.word	0x0040111b
  401154:	00403374 	.word	0x00403374
  401158:	00401115 	.word	0x00401115

0040115c <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  40115c:	6803      	ldr	r3, [r0, #0]
  40115e:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  401160:	6001      	str	r1, [r0, #0]
  401162:	4770      	bx	lr

00401164 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  401164:	6803      	ldr	r3, [r0, #0]
  401166:	b11b      	cbz	r3, 401170 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  401168:	681a      	ldr	r2, [r3, #0]
  40116a:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  40116c:	4618      	mov	r0, r3
  40116e:	4770      	bx	lr
	}

	return NULL;
  401170:	2000      	movs	r0, #0
}
  401172:	4770      	bx	lr

00401174 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  401174:	2364      	movs	r3, #100	; 0x64
  401176:	4a1d      	ldr	r2, [pc, #116]	; (4011ec <_afec_init+0x78>)
  401178:	fb03 2301 	mla	r3, r3, r1, r2
  40117c:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  40117e:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  401180:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  401182:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  401184:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  401186:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  401188:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  40118a:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  40118c:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  40118e:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  401190:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  401192:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401194:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  401196:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  401198:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  40119a:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  40119e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  4011a0:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  4011a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  4011a6:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  4011aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  4011ac:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  4011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  4011b2:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4011b6:	2200      	movs	r2, #0
  4011b8:	2a0b      	cmp	r2, #11
  4011ba:	d814      	bhi.n	4011e6 <_afec_init+0x72>
{
  4011bc:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  4011be:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  4011c0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4011c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4011c8:	4413      	add	r3, r2
  4011ca:	330c      	adds	r3, #12
  4011cc:	4c07      	ldr	r4, [pc, #28]	; (4011ec <_afec_init+0x78>)
  4011ce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4011d2:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  4011d4:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4011d6:	3201      	adds	r2, #1
  4011d8:	b2d2      	uxtb	r2, r2
  4011da:	2a0b      	cmp	r2, #11
  4011dc:	d9ef      	bls.n	4011be <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  4011de:	2000      	movs	r0, #0
  4011e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011e4:	4770      	bx	lr
  4011e6:	2000      	movs	r0, #0
  4011e8:	4770      	bx	lr
  4011ea:	bf00      	nop
  4011ec:	00403394 	.word	0x00403394

004011f0 <_afec_get_hardware_index>:
{
  4011f0:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  4011f2:	4b09      	ldr	r3, [pc, #36]	; (401218 <_afec_get_hardware_index+0x28>)
  4011f4:	4298      	cmp	r0, r3
  4011f6:	d00a      	beq.n	40120e <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  4011f8:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  4011fc:	4298      	cmp	r0, r3
  4011fe:	d008      	beq.n	401212 <_afec_get_hardware_index+0x22>
	ASSERT(false);
  401200:	22a3      	movs	r2, #163	; 0xa3
  401202:	4906      	ldr	r1, [pc, #24]	; (40121c <_afec_get_hardware_index+0x2c>)
  401204:	2000      	movs	r0, #0
  401206:	4b06      	ldr	r3, [pc, #24]	; (401220 <_afec_get_hardware_index+0x30>)
  401208:	4798      	blx	r3
	return 0;
  40120a:	2000      	movs	r0, #0
  40120c:	bd08      	pop	{r3, pc}
		return 0;
  40120e:	2000      	movs	r0, #0
  401210:	bd08      	pop	{r3, pc}
		return 1;
  401212:	2001      	movs	r0, #1
}
  401214:	bd08      	pop	{r3, pc}
  401216:	bf00      	nop
  401218:	4003c000 	.word	0x4003c000
  40121c:	004033f8 	.word	0x004033f8
  401220:	00401115 	.word	0x00401115

00401224 <_afec_get_regs>:
{
  401224:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  401226:	4b08      	ldr	r3, [pc, #32]	; (401248 <_afec_get_regs+0x24>)
  401228:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40122a:	2300      	movs	r3, #0
  40122c:	b113      	cbz	r3, 401234 <_afec_get_regs+0x10>
	return 0;
  40122e:	2300      	movs	r3, #0
}
  401230:	4618      	mov	r0, r3
  401232:	bd08      	pop	{r3, pc}
		if (_afecs[i].number == n) {
  401234:	2264      	movs	r2, #100	; 0x64
  401236:	fb02 f203 	mul.w	r2, r2, r3
  40123a:	4904      	ldr	r1, [pc, #16]	; (40124c <_afec_get_regs+0x28>)
  40123c:	5c8a      	ldrb	r2, [r1, r2]
  40123e:	4290      	cmp	r0, r2
  401240:	d0f6      	beq.n	401230 <_afec_get_regs+0xc>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401242:	3301      	adds	r3, #1
  401244:	b2db      	uxtb	r3, r3
  401246:	e7f1      	b.n	40122c <_afec_get_regs+0x8>
  401248:	004011f1 	.word	0x004011f1
  40124c:	00403394 	.word	0x00403394

00401250 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
  401250:	b538      	push	{r3, r4, r5, lr}
  401252:	460c      	mov	r4, r1
	ASSERT(device);
  401254:	4605      	mov	r5, r0
  401256:	f44f 728d 	mov.w	r2, #282	; 0x11a
  40125a:	4907      	ldr	r1, [pc, #28]	; (401278 <_adc_sync_init+0x28>)
  40125c:	3000      	adds	r0, #0
  40125e:	bf18      	it	ne
  401260:	2001      	movne	r0, #1
  401262:	4b06      	ldr	r3, [pc, #24]	; (40127c <_adc_sync_init+0x2c>)
  401264:	4798      	blx	r3

	device->hw = hw;
  401266:	602c      	str	r4, [r5, #0]

	return _afec_init(hw, _afec_get_regs((uint32_t)hw));
  401268:	4620      	mov	r0, r4
  40126a:	4b05      	ldr	r3, [pc, #20]	; (401280 <_adc_sync_init+0x30>)
  40126c:	4798      	blx	r3
  40126e:	4601      	mov	r1, r0
  401270:	4620      	mov	r0, r4
  401272:	4b04      	ldr	r3, [pc, #16]	; (401284 <_adc_sync_init+0x34>)
  401274:	4798      	blx	r3
}
  401276:	bd38      	pop	{r3, r4, r5, pc}
  401278:	004033f8 	.word	0x004033f8
  40127c:	00401115 	.word	0x00401115
  401280:	00401225 	.word	0x00401225
  401284:	00401175 	.word	0x00401175

00401288 <_adc_sync_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_sync_enable_channel(struct _adc_sync_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  401288:	6802      	ldr	r2, [r0, #0]
  40128a:	2301      	movs	r3, #1
  40128c:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  401290:	6151      	str	r1, [r2, #20]
  401292:	4770      	bx	lr

00401294 <_irq_set>:
/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
  401294:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  401296:	2b00      	cmp	r3, #0
  401298:	db09      	blt.n	4012ae <_irq_set+0x1a>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40129a:	095b      	lsrs	r3, r3, #5
  40129c:	f000 001f 	and.w	r0, r0, #31
  4012a0:	2201      	movs	r2, #1
  4012a2:	fa02 f000 	lsl.w	r0, r2, r0
  4012a6:	3340      	adds	r3, #64	; 0x40
  4012a8:	4a01      	ldr	r2, [pc, #4]	; (4012b0 <_irq_set+0x1c>)
  4012aa:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  4012ae:	4770      	bx	lr
  4012b0:	e000e100 	.word	0xe000e100

004012b4 <_get_cycles_for_us>:
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  4012b4:	f44f 7396 	mov.w	r3, #300	; 0x12c
  4012b8:	fb03 f000 	mul.w	r0, r3, r0
  4012bc:	4770      	bx	lr

004012be <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  4012be:	f44f 7396 	mov.w	r3, #300	; 0x12c
  4012c2:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  4012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4012ca:	fb03 f000 	mul.w	r0, r3, r0
  4012ce:	4770      	bx	lr

004012d0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  4012d0:	b500      	push	{lr}
  4012d2:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  4012d4:	a801      	add	r0, sp, #4
  4012d6:	4b0e      	ldr	r3, [pc, #56]	; (401310 <_init_chip+0x40>)
  4012d8:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  4012da:	4a0e      	ldr	r2, [pc, #56]	; (401314 <_init_chip+0x44>)
  4012dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  4012e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  4012e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4012ec:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  4012f0:	a801      	add	r0, sp, #4
  4012f2:	4b09      	ldr	r3, [pc, #36]	; (401318 <_init_chip+0x48>)
  4012f4:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  4012f6:	4a09      	ldr	r2, [pc, #36]	; (40131c <_init_chip+0x4c>)
  4012f8:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  4012fa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  4012fe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  401302:	6013      	str	r3, [r2, #0]
#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();

#endif
	_pmc_init();
  401304:	4b06      	ldr	r3, [pc, #24]	; (401320 <_init_chip+0x50>)
  401306:	4798      	blx	r3
}
  401308:	b003      	add	sp, #12
  40130a:	f85d fb04 	ldr.w	pc, [sp], #4
  40130e:	bf00      	nop
  401310:	00400a75 	.word	0x00400a75
  401314:	e000ed00 	.word	0xe000ed00
  401318:	00400a83 	.word	0x00400a83
  40131c:	400e0c00 	.word	0x400e0c00
  401320:	00401695 	.word	0x00401695

00401324 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  401324:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  401326:	2500      	movs	r5, #0
  401328:	428d      	cmp	r5, r1
  40132a:	d210      	bcs.n	40134e <_ffs+0x2a>
  40132c:	2201      	movs	r2, #1
  40132e:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401330:	2b1f      	cmp	r3, #31
  401332:	d80a      	bhi.n	40134a <_ffs+0x26>
			if (v[i] & bit) {
  401334:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401338:	4222      	tst	r2, r4
  40133a:	d102      	bne.n	401342 <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  40133c:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  40133e:	3301      	adds	r3, #1
  401340:	e7f6      	b.n	401330 <_ffs+0xc>
				return i * 32 + j;
  401342:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  401346:	bc30      	pop	{r4, r5}
  401348:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  40134a:	3501      	adds	r5, #1
  40134c:	e7ec      	b.n	401328 <_ffs+0x4>
	return -1;
  40134e:	f04f 30ff 	mov.w	r0, #4294967295
  401352:	e7f8      	b.n	401346 <_ffs+0x22>

00401354 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  401354:	b510      	push	{r4, lr}
  401356:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  401358:	2300      	movs	r3, #0
  40135a:	9301      	str	r3, [sp, #4]
  40135c:	9302      	str	r3, [sp, #8]
  40135e:	9303      	str	r3, [sp, #12]
  401360:	9304      	str	r3, [sp, #16]
  401362:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  401364:	4b21      	ldr	r3, [pc, #132]	; (4013ec <_ext_irq_handler+0x98>)
  401366:	6818      	ldr	r0, [r3, #0]
  401368:	22f8      	movs	r2, #248	; 0xf8
  40136a:	4921      	ldr	r1, [pc, #132]	; (4013f0 <_ext_irq_handler+0x9c>)
  40136c:	3000      	adds	r0, #0
  40136e:	bf18      	it	ne
  401370:	2001      	movne	r0, #1
  401372:	4b20      	ldr	r3, [pc, #128]	; (4013f4 <_ext_irq_handler+0xa0>)
  401374:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  401376:	4b20      	ldr	r3, [pc, #128]	; (4013f8 <_ext_irq_handler+0xa4>)
  401378:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  40137a:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  40137c:	4013      	ands	r3, r2
  40137e:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401380:	491e      	ldr	r1, [pc, #120]	; (4013fc <_ext_irq_handler+0xa8>)
  401382:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401384:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401386:	400a      	ands	r2, r1
  401388:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  40138a:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  40138c:	e025      	b.n	4013da <_ext_irq_handler+0x86>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  40138e:	4b17      	ldr	r3, [pc, #92]	; (4013ec <_ext_irq_handler+0x98>)
  401390:	681b      	ldr	r3, [r3, #0]
  401392:	4620      	mov	r0, r4
  401394:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  401396:	1163      	asrs	r3, r4, #5
  401398:	f004 041f 	and.w	r4, r4, #31
  40139c:	2201      	movs	r2, #1
  40139e:	fa02 f404 	lsl.w	r4, r2, r4
  4013a2:	aa06      	add	r2, sp, #24
  4013a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4013a8:	f853 2c14 	ldr.w	r2, [r3, #-20]
  4013ac:	ea22 0204 	bic.w	r2, r2, r4
  4013b0:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  4013b4:	2105      	movs	r1, #5
  4013b6:	a801      	add	r0, sp, #4
  4013b8:	4b11      	ldr	r3, [pc, #68]	; (401400 <_ext_irq_handler+0xac>)
  4013ba:	4798      	blx	r3
  4013bc:	4604      	mov	r4, r0
		while (-1 != pos) {
  4013be:	f1b4 3fff 	cmp.w	r4, #4294967295
  4013c2:	d1e4      	bne.n	40138e <_ext_irq_handler+0x3a>
	return ((Pio *)hw)->PIO_ISR;
  4013c4:	4a0c      	ldr	r2, [pc, #48]	; (4013f8 <_ext_irq_handler+0xa4>)
  4013c6:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4013c8:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  4013ca:	400b      	ands	r3, r1
  4013cc:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4013ce:	490b      	ldr	r1, [pc, #44]	; (4013fc <_ext_irq_handler+0xa8>)
  4013d0:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4013d2:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  4013d4:	4002      	ands	r2, r0
  4013d6:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  4013d8:	4313      	orrs	r3, r2
	while (flag_total) {
  4013da:	b12b      	cbz	r3, 4013e8 <_ext_irq_handler+0x94>
		pos = _ffs(flags, 5);
  4013dc:	2105      	movs	r1, #5
  4013de:	a801      	add	r0, sp, #4
  4013e0:	4b07      	ldr	r3, [pc, #28]	; (401400 <_ext_irq_handler+0xac>)
  4013e2:	4798      	blx	r3
  4013e4:	4604      	mov	r4, r0
		while (-1 != pos) {
  4013e6:	e7ea      	b.n	4013be <_ext_irq_handler+0x6a>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  4013e8:	b006      	add	sp, #24
  4013ea:	bd10      	pop	{r4, pc}
  4013ec:	204000c4 	.word	0x204000c4
  4013f0:	0040344c 	.word	0x0040344c
  4013f4:	00401115 	.word	0x00401115
  4013f8:	400e0e00 	.word	0x400e0e00
  4013fc:	400e1000 	.word	0x400e1000
  401400:	00401325 	.word	0x00401325

00401404 <_pio_get_hardware_index>:
{
  401404:	b510      	push	{r4, lr}
	ASSERT(hw);
  401406:	4604      	mov	r4, r0
  401408:	22d2      	movs	r2, #210	; 0xd2
  40140a:	4905      	ldr	r1, [pc, #20]	; (401420 <_pio_get_hardware_index+0x1c>)
  40140c:	3000      	adds	r0, #0
  40140e:	bf18      	it	ne
  401410:	2001      	movne	r0, #1
  401412:	4b04      	ldr	r3, [pc, #16]	; (401424 <_pio_get_hardware_index+0x20>)
  401414:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401416:	4804      	ldr	r0, [pc, #16]	; (401428 <_pio_get_hardware_index+0x24>)
  401418:	4420      	add	r0, r4
}
  40141a:	f3c0 2047 	ubfx	r0, r0, #9, #8
  40141e:	bd10      	pop	{r4, pc}
  401420:	0040344c 	.word	0x0040344c
  401424:	00401115 	.word	0x00401115
  401428:	bff1f200 	.word	0xbff1f200

0040142c <_pio_get_index>:
{
  40142c:	b510      	push	{r4, lr}
	ASSERT(hw);
  40142e:	4604      	mov	r4, r0
  401430:	22e0      	movs	r2, #224	; 0xe0
  401432:	490d      	ldr	r1, [pc, #52]	; (401468 <_pio_get_index+0x3c>)
  401434:	3000      	adds	r0, #0
  401436:	bf18      	it	ne
  401438:	2001      	movne	r0, #1
  40143a:	4b0c      	ldr	r3, [pc, #48]	; (40146c <_pio_get_index+0x40>)
  40143c:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  40143e:	4620      	mov	r0, r4
  401440:	4b0b      	ldr	r3, [pc, #44]	; (401470 <_pio_get_index+0x44>)
  401442:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401444:	2300      	movs	r3, #0
  401446:	2b01      	cmp	r3, #1
  401448:	d80b      	bhi.n	401462 <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  40144a:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  40144e:	008a      	lsls	r2, r1, #2
  401450:	4908      	ldr	r1, [pc, #32]	; (401474 <_pio_get_index+0x48>)
  401452:	5c8a      	ldrb	r2, [r1, r2]
  401454:	4290      	cmp	r0, r2
  401456:	d002      	beq.n	40145e <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401458:	3301      	adds	r3, #1
  40145a:	b2db      	uxtb	r3, r3
  40145c:	e7f3      	b.n	401446 <_pio_get_index+0x1a>
			return i;
  40145e:	b258      	sxtb	r0, r3
  401460:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401462:	f04f 30ff 	mov.w	r0, #4294967295
}
  401466:	bd10      	pop	{r4, pc}
  401468:	0040344c 	.word	0x0040344c
  40146c:	00401115 	.word	0x00401115
  401470:	00401405 	.word	0x00401405
  401474:	00403410 	.word	0x00403410

00401478 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401478:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  40147a:	4604      	mov	r4, r0
  40147c:	f240 1259 	movw	r2, #345	; 0x159
  401480:	4929      	ldr	r1, [pc, #164]	; (401528 <_pio_init+0xb0>)
  401482:	3000      	adds	r0, #0
  401484:	bf18      	it	ne
  401486:	2001      	movne	r0, #1
  401488:	4b28      	ldr	r3, [pc, #160]	; (40152c <_pio_init+0xb4>)
  40148a:	4798      	blx	r3

	i = _pio_get_index(hw);
  40148c:	4620      	mov	r0, r4
  40148e:	4b28      	ldr	r3, [pc, #160]	; (401530 <_pio_init+0xb8>)
  401490:	4798      	blx	r3
	if (i < 0) {
  401492:	2800      	cmp	r0, #0
  401494:	db43      	blt.n	40151e <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  401496:	4d27      	ldr	r5, [pc, #156]	; (401534 <_pio_init+0xbc>)
  401498:	00c2      	lsls	r2, r0, #3
  40149a:	1a11      	subs	r1, r2, r0
  40149c:	008b      	lsls	r3, r1, #2
  40149e:	442b      	add	r3, r5
  4014a0:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  4014a2:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  4014a6:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  4014a8:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  4014ac:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  4014ae:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  4014b2:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  4014b4:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  4014b8:	1a10      	subs	r0, r2, r0
  4014ba:	0083      	lsls	r3, r0, #2
  4014bc:	442b      	add	r3, r5
  4014be:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  4014c0:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  4014c4:	4620      	mov	r0, r4
  4014c6:	4b1c      	ldr	r3, [pc, #112]	; (401538 <_pio_init+0xc0>)
  4014c8:	4798      	blx	r3
  4014ca:	4428      	add	r0, r5
  4014cc:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
  if ((int32_t)(IRQn) >= 0)
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	db0c      	blt.n	4014ee <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4014d4:	095a      	lsrs	r2, r3, #5
  4014d6:	f003 001f 	and.w	r0, r3, #31
  4014da:	2101      	movs	r1, #1
  4014dc:	4081      	lsls	r1, r0
  4014de:	3220      	adds	r2, #32
  4014e0:	4816      	ldr	r0, [pc, #88]	; (40153c <_pio_init+0xc4>)
  4014e2:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4014e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4014ea:	f3bf 8f6f 	isb	sy
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  4014ee:	2b00      	cmp	r3, #0
  4014f0:	db08      	blt.n	401504 <_pio_init+0x8c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4014f2:	095a      	lsrs	r2, r3, #5
  4014f4:	f003 001f 	and.w	r0, r3, #31
  4014f8:	2101      	movs	r1, #1
  4014fa:	4081      	lsls	r1, r0
  4014fc:	3260      	adds	r2, #96	; 0x60
  4014fe:	480f      	ldr	r0, [pc, #60]	; (40153c <_pio_init+0xc4>)
  401500:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401504:	2b00      	cmp	r3, #0
  401506:	db0d      	blt.n	401524 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401508:	0959      	lsrs	r1, r3, #5
  40150a:	f003 031f 	and.w	r3, r3, #31
  40150e:	2201      	movs	r2, #1
  401510:	fa02 f303 	lsl.w	r3, r2, r3
  401514:	4a09      	ldr	r2, [pc, #36]	; (40153c <_pio_init+0xc4>)
  401516:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  40151a:	2000      	movs	r0, #0
  40151c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  40151e:	f06f 0010 	mvn.w	r0, #16
  401522:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401524:	2000      	movs	r0, #0
}
  401526:	bd38      	pop	{r3, r4, r5, pc}
  401528:	0040344c 	.word	0x0040344c
  40152c:	00401115 	.word	0x00401115
  401530:	0040142d 	.word	0x0040142d
  401534:	00403410 	.word	0x00403410
  401538:	00401405 	.word	0x00401405
  40153c:	e000e100 	.word	0xe000e100

00401540 <PIOB_Handler>:
{
  401540:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401542:	4b01      	ldr	r3, [pc, #4]	; (401548 <PIOB_Handler+0x8>)
  401544:	4798      	blx	r3
  401546:	bd08      	pop	{r3, pc}
  401548:	00401355 	.word	0x00401355

0040154c <PIOA_Handler>:
{
  40154c:	b508      	push	{r3, lr}
	_ext_irq_handler();
  40154e:	4b01      	ldr	r3, [pc, #4]	; (401554 <PIOA_Handler+0x8>)
  401550:	4798      	blx	r3
  401552:	bd08      	pop	{r3, pc}
  401554:	00401355 	.word	0x00401355

00401558 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401558:	b538      	push	{r3, r4, r5, lr}
  40155a:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  40155c:	4804      	ldr	r0, [pc, #16]	; (401570 <_ext_irq_init+0x18>)
  40155e:	4c05      	ldr	r4, [pc, #20]	; (401574 <_ext_irq_init+0x1c>)
  401560:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  401562:	4805      	ldr	r0, [pc, #20]	; (401578 <_ext_irq_init+0x20>)
  401564:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401566:	4b05      	ldr	r3, [pc, #20]	; (40157c <_ext_irq_init+0x24>)
  401568:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  40156a:	2000      	movs	r0, #0
  40156c:	bd38      	pop	{r3, r4, r5, pc}
  40156e:	bf00      	nop
  401570:	400e0e00 	.word	0x400e0e00
  401574:	00401479 	.word	0x00401479
  401578:	400e1000 	.word	0x400e1000
  40157c:	204000c4 	.word	0x204000c4

00401580 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  401580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401584:	4604      	mov	r4, r0
  401586:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  401588:	f8df 8050 	ldr.w	r8, [pc, #80]	; 4015dc <_ext_irq_enable+0x5c>
  40158c:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
  401590:	4641      	mov	r1, r8
  401592:	289f      	cmp	r0, #159	; 0x9f
  401594:	bf8c      	ite	hi
  401596:	2000      	movhi	r0, #0
  401598:	2001      	movls	r0, #1
  40159a:	4e0e      	ldr	r6, [pc, #56]	; (4015d4 <_ext_irq_enable+0x54>)
  40159c:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  40159e:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  4015a0:	22c3      	movs	r2, #195	; 0xc3
  4015a2:	4641      	mov	r1, r8
  4015a4:	2d9f      	cmp	r5, #159	; 0x9f
  4015a6:	bf8c      	ite	hi
  4015a8:	2000      	movhi	r0, #0
  4015aa:	2001      	movls	r0, #1
  4015ac:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  4015ae:	096d      	lsrs	r5, r5, #5
  4015b0:	4b09      	ldr	r3, [pc, #36]	; (4015d8 <_ext_irq_enable+0x58>)
  4015b2:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  4015b6:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  4015ba:	b937      	cbnz	r7, 4015ca <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  4015bc:	2301      	movs	r3, #1
  4015be:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  4015c2:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  4015c4:	2000      	movs	r0, #0
  4015c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  4015ca:	2301      	movs	r3, #1
  4015cc:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  4015d0:	642c      	str	r4, [r5, #64]	; 0x40
  4015d2:	e7f7      	b.n	4015c4 <_ext_irq_enable+0x44>
  4015d4:	00401115 	.word	0x00401115
  4015d8:	400e0e00 	.word	0x400e0e00
  4015dc:	0040344c 	.word	0x0040344c

004015e0 <_pmc_init_sources>:
}

static inline void hri_pmc_set_CKGR_MOR_reg(const void *const hw, hri_pmc_ckgr_mor_reg_t mask)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_MOR |= mask;
  4015e0:	4a14      	ldr	r2, [pc, #80]	; (401634 <_pmc_init_sources+0x54>)
  4015e2:	6a11      	ldr	r1, [r2, #32]
  4015e4:	4b14      	ldr	r3, [pc, #80]	; (401638 <_pmc_init_sources+0x58>)
  4015e6:	430b      	orrs	r3, r1
  4015e8:	6213      	str	r3, [r2, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCRCS) > 0;
  4015ea:	4b12      	ldr	r3, [pc, #72]	; (401634 <_pmc_init_sources+0x54>)
  4015ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68

#if (CONF_CLK_MAINCK_ENABLE == 1)
#if (CONF_OSC12M_ENABLE && (CONF_CLK_GEN_MAINCK_SRC == CLK_SRC_OPTION_OSC12M))
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	hri_pmc_set_CKGR_MOR_reg(PMC, (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN));
	while (!hri_pmc_get_SR_MOSCRCS_bit(PMC)) {
  4015ee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4015f2:	d0fa      	beq.n	4015ea <_pmc_init_sources+0xa>
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  4015f4:	490f      	ldr	r1, [pc, #60]	; (401634 <_pmc_init_sources+0x54>)
  4015f6:	6a0a      	ldr	r2, [r1, #32]
		/* Wait until the Fast RC to stabilize */
	}
	/* Change Fast RC oscillator frequency */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCRCF_Msk;
  4015f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF(CONF_OSC12M_SELECTOR);
  4015fc:	4b0f      	ldr	r3, [pc, #60]	; (40163c <_pmc_init_sources+0x5c>)
  4015fe:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  401600:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCRCS) > 0;
  401602:	4b0c      	ldr	r3, [pc, #48]	; (401634 <_pmc_init_sources+0x54>)
  401604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCRCS_bit(PMC)) {
  401606:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40160a:	d0fa      	beq.n	401602 <_pmc_init_sources+0x22>
	return ((Pmc *)hw)->CKGR_MOR;
  40160c:	4b09      	ldr	r3, [pc, #36]	; (401634 <_pmc_init_sources+0x54>)
  40160e:	6a1a      	ldr	r2, [r3, #32]
		/* Wait until the Fast RC to stabilize */
	}
	/* Switch to Fast RC */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCSEL;
  401610:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
	data |= CKGR_MOR_KEY_PASSWD;
  401614:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
	((Pmc *)hw)->CKGR_MOR = data;
  401618:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  40161a:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  40161c:	4a08      	ldr	r2, [pc, #32]	; (401640 <_pmc_init_sources+0x60>)
  40161e:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  401620:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  401622:	4a08      	ldr	r2, [pc, #32]	; (401644 <_pmc_init_sources+0x64>)
  401624:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  401626:	4b03      	ldr	r3, [pc, #12]	; (401634 <_pmc_init_sources+0x54>)
  401628:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  40162a:	f013 0f02 	tst.w	r3, #2
  40162e:	d0fa      	beq.n	401626 <_pmc_init_sources+0x46>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  401630:	4770      	bx	lr
  401632:	bf00      	nop
  401634:	400e0600 	.word	0x400e0600
  401638:	00370008 	.word	0x00370008
  40163c:	00370020 	.word	0x00370020
  401640:	f800ffff 	.word	0xf800ffff
  401644:	20183f01 	.word	0x20183f01

00401648 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401648:	4a11      	ldr	r2, [pc, #68]	; (401690 <_pmc_init_master_clock+0x48>)
  40164a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  40164c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  401650:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401652:	4b0f      	ldr	r3, [pc, #60]	; (401690 <_pmc_init_master_clock+0x48>)
  401654:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401656:	f013 0f08 	tst.w	r3, #8
  40165a:	d0fa      	beq.n	401652 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  40165c:	4a0c      	ldr	r2, [pc, #48]	; (401690 <_pmc_init_master_clock+0x48>)
  40165e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  401660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  401664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  401668:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  40166a:	4b09      	ldr	r3, [pc, #36]	; (401690 <_pmc_init_master_clock+0x48>)
  40166c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40166e:	f013 0f08 	tst.w	r3, #8
  401672:	d0fa      	beq.n	40166a <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401674:	4a06      	ldr	r2, [pc, #24]	; (401690 <_pmc_init_master_clock+0x48>)
  401676:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  401678:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  40167c:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  401680:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401682:	4b03      	ldr	r3, [pc, #12]	; (401690 <_pmc_init_master_clock+0x48>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401686:	f013 0f08 	tst.w	r3, #8
  40168a:	d0fa      	beq.n	401682 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  40168c:	4770      	bx	lr
  40168e:	bf00      	nop
  401690:	400e0600 	.word	0x400e0600

00401694 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  401694:	b508      	push	{r3, lr}
	_pmc_init_sources();
  401696:	4b02      	ldr	r3, [pc, #8]	; (4016a0 <_pmc_init+0xc>)
  401698:	4798      	blx	r3
	_pmc_init_master_clock();
  40169a:	4b02      	ldr	r3, [pc, #8]	; (4016a4 <_pmc_init+0x10>)
  40169c:	4798      	blx	r3
  40169e:	bd08      	pop	{r3, pc}
  4016a0:	004015e1 	.word	0x004015e1
  4016a4:	00401649 	.word	0x00401649

004016a8 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  4016a8:	2300      	movs	r3, #0
  4016aa:	2b01      	cmp	r3, #1
  4016ac:	d80f      	bhi.n	4016ce <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  4016ae:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  4016b2:	008a      	lsls	r2, r1, #2
  4016b4:	4907      	ldr	r1, [pc, #28]	; (4016d4 <_pwm_get_cfg+0x2c>)
  4016b6:	588a      	ldr	r2, [r1, r2]
  4016b8:	4282      	cmp	r2, r0
  4016ba:	d002      	beq.n	4016c2 <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  4016bc:	3301      	adds	r3, #1
  4016be:	b2db      	uxtb	r3, r3
  4016c0:	e7f3      	b.n	4016aa <_pwm_get_cfg+0x2>
			return (_pwms + i);
  4016c2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  4016c6:	009a      	lsls	r2, r3, #2
  4016c8:	4608      	mov	r0, r1
  4016ca:	4410      	add	r0, r2
  4016cc:	4770      	bx	lr
		}
	}

	return NULL;
  4016ce:	2000      	movs	r0, #0
}
  4016d0:	4770      	bx	lr
  4016d2:	bf00      	nop
  4016d4:	00403468 	.word	0x00403468

004016d8 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  4016d8:	4b06      	ldr	r3, [pc, #24]	; (4016f4 <_pwm_init_irq_param+0x1c>)
  4016da:	4298      	cmp	r0, r3
  4016dc:	d003      	beq.n	4016e6 <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  4016de:	4b06      	ldr	r3, [pc, #24]	; (4016f8 <_pwm_init_irq_param+0x20>)
  4016e0:	4298      	cmp	r0, r3
  4016e2:	d003      	beq.n	4016ec <_pwm_init_irq_param+0x14>
  4016e4:	4770      	bx	lr
		_pwm0_dev = dev;
  4016e6:	4b05      	ldr	r3, [pc, #20]	; (4016fc <_pwm_init_irq_param+0x24>)
  4016e8:	6019      	str	r1, [r3, #0]
  4016ea:	e7f8      	b.n	4016de <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  4016ec:	4b03      	ldr	r3, [pc, #12]	; (4016fc <_pwm_init_irq_param+0x24>)
  4016ee:	6059      	str	r1, [r3, #4]
	}
}
  4016f0:	e7f8      	b.n	4016e4 <_pwm_init_irq_param+0xc>
  4016f2:	bf00      	nop
  4016f4:	40020000 	.word	0x40020000
  4016f8:	4005c000 	.word	0x4005c000
  4016fc:	204000c8 	.word	0x204000c8

00401700 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  401700:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  401702:	6903      	ldr	r3, [r0, #16]
	return tmp;
}

static inline hri_pwm_isr1_reg_t hri_pwm_read_ISR1_reg(const void *const hw)
{
	return ((Pwm *)hw)->PWM_ISR1;
  401704:	69db      	ldr	r3, [r3, #28]
  401706:	b113      	cbz	r3, 40170e <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  401708:	6803      	ldr	r3, [r0, #0]
  40170a:	b103      	cbz	r3, 40170e <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  40170c:	4798      	blx	r3
  40170e:	bd08      	pop	{r3, pc}

00401710 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  401710:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  401712:	4b02      	ldr	r3, [pc, #8]	; (40171c <PWM0_Handler+0xc>)
  401714:	6818      	ldr	r0, [r3, #0]
  401716:	4b02      	ldr	r3, [pc, #8]	; (401720 <PWM0_Handler+0x10>)
  401718:	4798      	blx	r3
  40171a:	bd08      	pop	{r3, pc}
  40171c:	204000c8 	.word	0x204000c8
  401720:	00401701 	.word	0x00401701

00401724 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  401724:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  401726:	4b02      	ldr	r3, [pc, #8]	; (401730 <PWM1_Handler+0xc>)
  401728:	6858      	ldr	r0, [r3, #4]
  40172a:	4b02      	ldr	r3, [pc, #8]	; (401734 <PWM1_Handler+0x10>)
  40172c:	4798      	blx	r3
  40172e:	bd08      	pop	{r3, pc}
  401730:	204000c8 	.word	0x204000c8
  401734:	00401701 	.word	0x00401701

00401738 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  401738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40173a:	4606      	mov	r6, r0
	ASSERT(hw);
  40173c:	460c      	mov	r4, r1
  40173e:	1c08      	adds	r0, r1, #0
  401740:	bf18      	it	ne
  401742:	2001      	movne	r0, #1
  401744:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  401748:	4944      	ldr	r1, [pc, #272]	; (40185c <_pwm_init+0x124>)
  40174a:	4b45      	ldr	r3, [pc, #276]	; (401860 <_pwm_init+0x128>)
  40174c:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  40174e:	4620      	mov	r0, r4
  401750:	4b44      	ldr	r3, [pc, #272]	; (401864 <_pwm_init+0x12c>)
  401752:	4798      	blx	r3
  401754:	4605      	mov	r5, r0

	device->hw = hw;
  401756:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  401758:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  40175a:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  40175c:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  40175e:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  401760:	6903      	ldr	r3, [r0, #16]
  401762:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  401766:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  401768:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  40176a:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  40176c:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  40176e:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  401770:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  401774:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  401776:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  401778:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  40177a:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  40177e:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  401780:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  401784:	2300      	movs	r3, #0
  401786:	e019      	b.n	4017bc <_pwm_init+0x84>
		ch = cfg->ch + i;
  401788:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  40178a:	0118      	lsls	r0, r3, #4
  40178c:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  401790:	5c3a      	ldrb	r2, [r7, r0]
  401792:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  401796:	3210      	adds	r2, #16
  401798:	0152      	lsls	r2, r2, #5
  40179a:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  40179c:	5c3a      	ldrb	r2, [r7, r0]
  40179e:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  4017a2:	3210      	adds	r2, #16
  4017a4:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  4017a8:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  4017aa:	5c3a      	ldrb	r2, [r7, r0]
  4017ac:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  4017b0:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  4017b4:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  4017b8:	3301      	adds	r3, #1
  4017ba:	b25b      	sxtb	r3, r3
  4017bc:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4017be:	4293      	cmp	r3, r2
  4017c0:	d3e2      	bcc.n	401788 <_pwm_init+0x50>
  4017c2:	2300      	movs	r3, #0
  4017c4:	e014      	b.n	4017f0 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  4017c6:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  4017c8:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  4017cc:	0082      	lsls	r2, r0, #2
  4017ce:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  4017d2:	5c88      	ldrb	r0, [r1, r2]
  4017d4:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  4017d8:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  4017dc:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  4017e0:	5c8a      	ldrb	r2, [r1, r2]
  4017e2:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  4017e6:	3213      	adds	r2, #19
  4017e8:	0112      	lsls	r2, r2, #4
  4017ea:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  4017ec:	3301      	adds	r3, #1
  4017ee:	b25b      	sxtb	r3, r3
  4017f0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  4017f2:	4293      	cmp	r3, r2
  4017f4:	d3e7      	bcc.n	4017c6 <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  4017f6:	4631      	mov	r1, r6
  4017f8:	4620      	mov	r0, r4
  4017fa:	4b1b      	ldr	r3, [pc, #108]	; (401868 <_pwm_init+0x130>)
  4017fc:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  4017fe:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401802:	2b00      	cmp	r3, #0
  401804:	db0d      	blt.n	401822 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401806:	095a      	lsrs	r2, r3, #5
  401808:	f003 031f 	and.w	r3, r3, #31
  40180c:	2101      	movs	r1, #1
  40180e:	fa01 f303 	lsl.w	r3, r1, r3
  401812:	3220      	adds	r2, #32
  401814:	4915      	ldr	r1, [pc, #84]	; (40186c <_pwm_init+0x134>)
  401816:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40181a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40181e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  401822:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401826:	2b00      	cmp	r3, #0
  401828:	db09      	blt.n	40183e <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40182a:	095a      	lsrs	r2, r3, #5
  40182c:	f003 031f 	and.w	r3, r3, #31
  401830:	2101      	movs	r1, #1
  401832:	fa01 f303 	lsl.w	r3, r1, r3
  401836:	3260      	adds	r2, #96	; 0x60
  401838:	490c      	ldr	r1, [pc, #48]	; (40186c <_pwm_init+0x134>)
  40183a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  40183e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401842:	2b00      	cmp	r3, #0
  401844:	db08      	blt.n	401858 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401846:	0959      	lsrs	r1, r3, #5
  401848:	f003 031f 	and.w	r3, r3, #31
  40184c:	2201      	movs	r2, #1
  40184e:	fa02 f303 	lsl.w	r3, r2, r3
  401852:	4a06      	ldr	r2, [pc, #24]	; (40186c <_pwm_init+0x134>)
  401854:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  401858:	2000      	movs	r0, #0
  40185a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40185c:	00403530 	.word	0x00403530
  401860:	00401115 	.word	0x00401115
  401864:	004016a9 	.word	0x004016a9
  401868:	004016d9 	.word	0x004016d9
  40186c:	e000e100 	.word	0xe000e100

00401870 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  401870:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  401872:	4604      	mov	r4, r0
  401874:	f240 12b5 	movw	r2, #437	; 0x1b5
  401878:	490b      	ldr	r1, [pc, #44]	; (4018a8 <_pwm_enable+0x38>)
  40187a:	3000      	adds	r0, #0
  40187c:	bf18      	it	ne
  40187e:	2001      	movne	r0, #1
  401880:	4b0a      	ldr	r3, [pc, #40]	; (4018ac <_pwm_enable+0x3c>)
  401882:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  401884:	6920      	ldr	r0, [r4, #16]
  401886:	4b0a      	ldr	r3, [pc, #40]	; (4018b0 <_pwm_enable+0x40>)
  401888:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  40188a:	2300      	movs	r3, #0
  40188c:	e008      	b.n	4018a0 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  40188e:	6921      	ldr	r1, [r4, #16]
  401890:	6b05      	ldr	r5, [r0, #48]	; 0x30
  401892:	011a      	lsls	r2, r3, #4
  401894:	5cad      	ldrb	r5, [r5, r2]
  401896:	2201      	movs	r2, #1
  401898:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  40189a:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  40189c:	3301      	adds	r3, #1
  40189e:	b25b      	sxtb	r3, r3
  4018a0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4018a2:	4293      	cmp	r3, r2
  4018a4:	d3f3      	bcc.n	40188e <_pwm_enable+0x1e>
	}
}
  4018a6:	bd38      	pop	{r3, r4, r5, pc}
  4018a8:	00403530 	.word	0x00403530
  4018ac:	00401115 	.word	0x00401115
  4018b0:	004016a9 	.word	0x004016a9

004018b4 <_pwm_is_enabled>:
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
	}
}

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  4018b4:	b510      	push	{r4, lr}
	ASSERT(device);
  4018b6:	4604      	mov	r4, r0
  4018b8:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4018bc:	4907      	ldr	r1, [pc, #28]	; (4018dc <_pwm_is_enabled+0x28>)
  4018be:	3000      	adds	r0, #0
  4018c0:	bf18      	it	ne
  4018c2:	2001      	movne	r0, #1
  4018c4:	4b06      	ldr	r3, [pc, #24]	; (4018e0 <_pwm_is_enabled+0x2c>)
  4018c6:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  4018c8:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  4018ca:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  4018cc:	f013 0f0f 	tst.w	r3, #15
  4018d0:	d001      	beq.n	4018d6 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  4018d2:	2001      	movs	r0, #1
	}
}
  4018d4:	bd10      	pop	{r4, pc}
		return false;
  4018d6:	2000      	movs	r0, #0
  4018d8:	bd10      	pop	{r4, pc}
  4018da:	bf00      	nop
  4018dc:	00403530 	.word	0x00403530
  4018e0:	00401115 	.word	0x00401115

004018e4 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  4018e4:	2000      	movs	r0, #0
  4018e6:	4770      	bx	lr

004018e8 <_spi_sync_enable>:
}

static inline void hri_spi_write_CR_reg(const void *const hw, hri_spi_cr_reg_t data)
{
	SPI_CRITICAL_SECTION_ENTER();
	((Spi *)hw)->SPI_CR = data;
  4018e8:	2301      	movs	r3, #1
  4018ea:	6003      	str	r3, [r0, #0]
static int32_t _spi_sync_enable(void *const hw)
{
	hri_spi_write_CR_reg(hw, SPI_CR_SPIEN);

	return ERR_NONE;
}
  4018ec:	2000      	movs	r0, #0
  4018ee:	4770      	bx	lr

004018f0 <_spi_get_hardware_index>:
 * \brief Retrieve ordinal number of the given SPI hardware instance
 */
static uint8_t _spi_get_hardware_index(const void *const hw)
{

	uint8_t index = ((uint32_t)hw - (uint32_t)SPI0) >> 16;
  4018f0:	4b04      	ldr	r3, [pc, #16]	; (401904 <_spi_get_hardware_index+0x14>)
  4018f2:	4403      	add	r3, r0
  4018f4:	f3c3 4307 	ubfx	r3, r3, #16, #8

	if (index == 5) {
  4018f8:	2b05      	cmp	r3, #5
  4018fa:	d001      	beq.n	401900 <_spi_get_hardware_index+0x10>
		return 1;
	} else {
		return 0;
  4018fc:	2000      	movs	r0, #0
	}
}
  4018fe:	4770      	bx	lr
		return 1;
  401900:	2001      	movs	r0, #1
  401902:	4770      	bx	lr
  401904:	bfff8000 	.word	0xbfff8000

00401908 <_spi_m_sync_init>:

	return NULL;
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
  401908:	b570      	push	{r4, r5, r6, lr}
  40190a:	4606      	mov	r6, r0
  40190c:	460c      	mov	r4, r1
	uint8_t n = _spi_get_hardware_index((const void *)hw_addr);
  40190e:	4608      	mov	r0, r1
  401910:	4b20      	ldr	r3, [pc, #128]	; (401994 <_spi_m_sync_init+0x8c>)
  401912:	4798      	blx	r3
	for (i = 0; i < sizeof(spi_regs) / sizeof(struct spi_regs_cfg); i++) {
  401914:	2300      	movs	r3, #0
  401916:	b33b      	cbz	r3, 401968 <_spi_m_sync_init+0x60>
	return NULL;
  401918:	2500      	movs	r5, #0
	const struct spi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
  40191a:	f240 122f 	movw	r2, #303	; 0x12f
  40191e:	491e      	ldr	r1, [pc, #120]	; (401998 <_spi_m_sync_init+0x90>)
  401920:	2e00      	cmp	r6, #0
  401922:	bf18      	it	ne
  401924:	2c00      	cmpne	r4, #0
  401926:	bf14      	ite	ne
  401928:	2001      	movne	r0, #1
  40192a:	2000      	moveq	r0, #0
  40192c:	4b1b      	ldr	r3, [pc, #108]	; (40199c <_spi_m_sync_init+0x94>)
  40192e:	4798      	blx	r3

	if (regs == NULL) {
  401930:	b355      	cbz	r5, 401988 <_spi_m_sync_init+0x80>
	return (((Spi *)hw)->SPI_SR & SPI_SR_SPIENS) > 0;
  401932:	6923      	ldr	r3, [r4, #16]
		return ERR_INVALID_ARG;
	}

	if (hri_spi_get_SR_SPIENS_bit(hw)) {
  401934:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401938:	d129      	bne.n	40198e <_spi_m_sync_init+0x86>
	((Spi *)hw)->SPI_CR = data;
  40193a:	2380      	movs	r3, #128	; 0x80
  40193c:	6023      	str	r3, [r4, #0]
		return ERR_DENIED;
	}
	hri_spi_write_CR_reg(hw, SPI_CR_SWRST);
	dev->prvt = hw;
  40193e:	6034      	str	r4, [r6, #0]
	hri_spi_write_CR_reg(hw, (regs->cr & ~(SPI_CR_SPIEN | SPI_CR_SPIDIS | SPI_CR_SWRST | SPI_CR_LASTXFER)));
  401940:	686a      	ldr	r2, [r5, #4]
  401942:	4b17      	ldr	r3, [pc, #92]	; (4019a0 <_spi_m_sync_init+0x98>)
  401944:	4013      	ands	r3, r2
  401946:	6023      	str	r3, [r4, #0]
	hri_spi_write_MR_reg(hw, ((regs->mr | SPI_MR_PCS(0x0E) | SPI_MR_MODFDIS) & ~SPI_MR_LLB));
  401948:	68ab      	ldr	r3, [r5, #8]
  40194a:	4a16      	ldr	r2, [pc, #88]	; (4019a4 <_spi_m_sync_init+0x9c>)
  40194c:	401a      	ands	r2, r3
  40194e:	4b16      	ldr	r3, [pc, #88]	; (4019a8 <_spi_m_sync_init+0xa0>)
  401950:	4313      	orrs	r3, r2
	((Spi *)hw)->SPI_MR = data;
  401952:	6063      	str	r3, [r4, #4]
	hri_spi_write_CSR_reg(hw, 0, regs->csr);
  401954:	68eb      	ldr	r3, [r5, #12]
	((Spi *)hw)->SPI_CSR[index] = data;
  401956:	6323      	str	r3, [r4, #48]	; 0x30

	dev->dummy_byte = regs->dummy_byte;
  401958:	8a2b      	ldrh	r3, [r5, #16]
  40195a:	80f3      	strh	r3, [r6, #6]
	dev->char_size  = regs->csr & SPI_CSR_BITS_Msk;
  40195c:	68eb      	ldr	r3, [r5, #12]
  40195e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  401962:	7133      	strb	r3, [r6, #4]

	return ERR_NONE;
  401964:	2000      	movs	r0, #0
  401966:	bd70      	pop	{r4, r5, r6, pc}
		if (spi_regs[i].number == n) {
  401968:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40196c:	008a      	lsls	r2, r1, #2
  40196e:	490f      	ldr	r1, [pc, #60]	; (4019ac <_spi_m_sync_init+0xa4>)
  401970:	5c8a      	ldrb	r2, [r1, r2]
  401972:	4290      	cmp	r0, r2
  401974:	d002      	beq.n	40197c <_spi_m_sync_init+0x74>
	for (i = 0; i < sizeof(spi_regs) / sizeof(struct spi_regs_cfg); i++) {
  401976:	3301      	adds	r3, #1
  401978:	b2db      	uxtb	r3, r3
  40197a:	e7cc      	b.n	401916 <_spi_m_sync_init+0xe>
			return &spi_regs[i];
  40197c:	eb03 0583 	add.w	r5, r3, r3, lsl #2
  401980:	00ab      	lsls	r3, r5, #2
  401982:	460d      	mov	r5, r1
  401984:	441d      	add	r5, r3
  401986:	e7c8      	b.n	40191a <_spi_m_sync_init+0x12>
		return ERR_INVALID_ARG;
  401988:	f06f 000c 	mvn.w	r0, #12
  40198c:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_DENIED;
  40198e:	f06f 0010 	mvn.w	r0, #16
}
  401992:	bd70      	pop	{r4, r5, r6, pc}
  401994:	004018f1 	.word	0x004018f1
  401998:	0040355c 	.word	0x0040355c
  40199c:	00401115 	.word	0x00401115
  4019a0:	feffff7c 	.word	0xfeffff7c
  4019a4:	fff1ff6f 	.word	0xfff1ff6f
  4019a8:	000e0010 	.word	0x000e0010
  4019ac:	00403548 	.word	0x00403548

004019b0 <_spi_m_sync_enable>:

	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
  4019b0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
  4019b2:	4604      	mov	r4, r0
  4019b4:	b168      	cbz	r0, 4019d2 <_spi_m_sync_enable+0x22>
  4019b6:	6803      	ldr	r3, [r0, #0]
  4019b8:	b14b      	cbz	r3, 4019ce <_spi_m_sync_enable+0x1e>
  4019ba:	2001      	movs	r0, #1
  4019bc:	f240 126d 	movw	r2, #365	; 0x16d
  4019c0:	4905      	ldr	r1, [pc, #20]	; (4019d8 <_spi_m_sync_enable+0x28>)
  4019c2:	4b06      	ldr	r3, [pc, #24]	; (4019dc <_spi_m_sync_enable+0x2c>)
  4019c4:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
  4019c6:	6820      	ldr	r0, [r4, #0]
  4019c8:	4b05      	ldr	r3, [pc, #20]	; (4019e0 <_spi_m_sync_enable+0x30>)
  4019ca:	4798      	blx	r3
}
  4019cc:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
  4019ce:	2000      	movs	r0, #0
  4019d0:	e7f4      	b.n	4019bc <_spi_m_sync_enable+0xc>
  4019d2:	2000      	movs	r0, #0
  4019d4:	e7f2      	b.n	4019bc <_spi_m_sync_enable+0xc>
  4019d6:	bf00      	nop
  4019d8:	0040355c 	.word	0x0040355c
  4019dc:	00401115 	.word	0x00401115
  4019e0:	004018e9 	.word	0x004018e9

004019e4 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
  4019e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4019e8:	b086      	sub	sp, #24
  4019ea:	4607      	mov	r7, r0
  4019ec:	460d      	mov	r5, r1
	void *                 hw   = dev->prvt;
  4019ee:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
  4019f0:	680b      	ldr	r3, [r1, #0]
  4019f2:	9301      	str	r3, [sp, #4]
  4019f4:	684b      	ldr	r3, [r1, #4]
  4019f6:	9302      	str	r3, [sp, #8]
  4019f8:	2300      	movs	r3, #0
  4019fa:	9303      	str	r3, [sp, #12]
  4019fc:	9304      	str	r3, [sp, #16]
  4019fe:	7903      	ldrb	r3, [r0, #4]
  401a00:	f88d 3014 	strb.w	r3, [sp, #20]

	ASSERT(dev && hw);
  401a04:	1c26      	adds	r6, r4, #0
  401a06:	bf18      	it	ne
  401a08:	2601      	movne	r6, #1
  401a0a:	f44f 720b 	mov.w	r2, #556	; 0x22c
  401a0e:	4933      	ldr	r1, [pc, #204]	; (401adc <_spi_m_sync_trans+0xf8>)
  401a10:	2800      	cmp	r0, #0
  401a12:	bf0c      	ite	eq
  401a14:	2000      	moveq	r0, #0
  401a16:	f006 0001 	andne.w	r0, r6, #1
  401a1a:	4b31      	ldr	r3, [pc, #196]	; (401ae0 <_spi_m_sync_trans+0xfc>)
  401a1c:	4798      	blx	r3
	return (((Spi *)hw)->SPI_SR & SPI_SR_SPIENS) > 0;
  401a1e:	6923      	ldr	r3, [r4, #16]

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_spi_get_SR_SPIENS_bit(hw)) {
  401a20:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401a24:	d122      	bne.n	401a6c <_spi_m_sync_trans+0x88>
		return ERR_NOT_INITIALIZED;
  401a26:	f06f 0013 	mvn.w	r0, #19
  401a2a:	e053      	b.n	401ad4 <_spi_m_sync_trans+0xf0>
		return false;
  401a2c:	2300      	movs	r3, #0
  401a2e:	e035      	b.n	401a9c <_spi_m_sync_trans+0xb8>
			data |= (*ctrl->txbuf) << 8;
  401a30:	7850      	ldrb	r0, [r2, #1]
  401a32:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
			ctrl->txbuf++;
  401a36:	3202      	adds	r2, #2
  401a38:	9201      	str	r2, [sp, #4]
	ctrl->txcnt++;
  401a3a:	3301      	adds	r3, #1
  401a3c:	9303      	str	r3, [sp, #12]
}

static inline void hri_spi_write_TDR_reg(const void *const hw, hri_spi_tdr_reg_t data)
{
	SPI_CRITICAL_SECTION_ENTER();
	((Spi *)hw)->SPI_TDR = data;
  401a3e:	60e1      	str	r1, [r4, #12]
	return ((Spi *)hw)->SPI_SR;
  401a40:	f8d4 8010 	ldr.w	r8, [r4, #16]
	ASSERT(hw);
  401a44:	f240 221d 	movw	r2, #541	; 0x21d
  401a48:	4924      	ldr	r1, [pc, #144]	; (401adc <_spi_m_sync_trans+0xf8>)
  401a4a:	4630      	mov	r0, r6
  401a4c:	4b24      	ldr	r3, [pc, #144]	; (401ae0 <_spi_m_sync_trans+0xfc>)
  401a4e:	4798      	blx	r3
	if (SPI_SR_OVRES & iflag) {
  401a50:	f018 0f08 	tst.w	r8, #8
  401a54:	d038      	beq.n	401ac8 <_spi_m_sync_trans+0xe4>
		return ERR_OVERFLOW;
  401a56:	f06f 0012 	mvn.w	r0, #18
			if (ctrl.rxcnt >= ctrl.txcnt) {
				_spi_tx_check_and_send(hw, &ctrl, dev->dummy_byte);
			}
		}
		rc = _spi_err_check(hri_spi_read_SR_reg(hw), hw);
		if (rc < 0) {
  401a5a:	2800      	cmp	r0, #0
  401a5c:	db36      	blt.n	401acc <_spi_m_sync_trans+0xe8>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
  401a5e:	9803      	ldr	r0, [sp, #12]
  401a60:	68ab      	ldr	r3, [r5, #8]
  401a62:	4298      	cmp	r0, r3
  401a64:	d302      	bcc.n	401a6c <_spi_m_sync_trans+0x88>
  401a66:	9a04      	ldr	r2, [sp, #16]
  401a68:	4293      	cmp	r3, r2
  401a6a:	d92f      	bls.n	401acc <_spi_m_sync_trans+0xe8>
  401a6c:	6923      	ldr	r3, [r4, #16]
	if (!(hri_spi_read_SR_reg(hw) & SPI_SR_RDRF)) {
  401a6e:	f013 0f01 	tst.w	r3, #1
  401a72:	d0db      	beq.n	401a2c <_spi_m_sync_trans+0x48>
	return (((Spi *)hw)->SPI_RDR & SPI_RDR_RD_Msk) >> SPI_RDR_RD_Pos;
  401a74:	68a3      	ldr	r3, [r4, #8]
  401a76:	b29b      	uxth	r3, r3
	if (ctrl->rxbuf) {
  401a78:	9a02      	ldr	r2, [sp, #8]
  401a7a:	b15a      	cbz	r2, 401a94 <_spi_m_sync_trans+0xb0>
		*ctrl->rxbuf++ = (uint8_t)data;
  401a7c:	1c51      	adds	r1, r2, #1
  401a7e:	9102      	str	r1, [sp, #8]
  401a80:	7013      	strb	r3, [r2, #0]
		if (ctrl->char_size > 1) {
  401a82:	f89d 2014 	ldrb.w	r2, [sp, #20]
  401a86:	2a01      	cmp	r2, #1
  401a88:	d904      	bls.n	401a94 <_spi_m_sync_trans+0xb0>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
  401a8a:	460a      	mov	r2, r1
  401a8c:	3101      	adds	r1, #1
  401a8e:	9102      	str	r1, [sp, #8]
  401a90:	0a1b      	lsrs	r3, r3, #8
  401a92:	7013      	strb	r3, [r2, #0]
	ctrl->rxcnt++;
  401a94:	9b04      	ldr	r3, [sp, #16]
  401a96:	3301      	adds	r3, #1
  401a98:	9304      	str	r3, [sp, #16]
	return true;
  401a9a:	2301      	movs	r3, #1
		if (!_spi_rx_check_and_receive(hw, &ctrl)) {
  401a9c:	2b00      	cmp	r3, #0
  401a9e:	d1cf      	bne.n	401a40 <_spi_m_sync_trans+0x5c>
			if (ctrl.rxcnt >= ctrl.txcnt) {
  401aa0:	9b03      	ldr	r3, [sp, #12]
  401aa2:	9a04      	ldr	r2, [sp, #16]
  401aa4:	429a      	cmp	r2, r3
  401aa6:	d3cb      	bcc.n	401a40 <_spi_m_sync_trans+0x5c>
				_spi_tx_check_and_send(hw, &ctrl, dev->dummy_byte);
  401aa8:	88f9      	ldrh	r1, [r7, #6]
	return ((Spi *)hw)->SPI_SR;
  401aaa:	6922      	ldr	r2, [r4, #16]
	if (!(hri_spi_read_SR_reg(hw) & SPI_SR_TDRE)) {
  401aac:	f012 0f02 	tst.w	r2, #2
  401ab0:	d0c6      	beq.n	401a40 <_spi_m_sync_trans+0x5c>
	if (ctrl->txbuf) {
  401ab2:	9a01      	ldr	r2, [sp, #4]
  401ab4:	2a00      	cmp	r2, #0
  401ab6:	d0c0      	beq.n	401a3a <_spi_m_sync_trans+0x56>
		data = *ctrl->txbuf++;
  401ab8:	1c51      	adds	r1, r2, #1
  401aba:	9101      	str	r1, [sp, #4]
  401abc:	7811      	ldrb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
  401abe:	f89d 0014 	ldrb.w	r0, [sp, #20]
  401ac2:	2801      	cmp	r0, #1
  401ac4:	d8b4      	bhi.n	401a30 <_spi_m_sync_trans+0x4c>
  401ac6:	e7b8      	b.n	401a3a <_spi_m_sync_trans+0x56>
	return ERR_NONE;
  401ac8:	2000      	movs	r0, #0
  401aca:	e7c6      	b.n	401a5a <_spi_m_sync_trans+0x76>
	tmp = ((Spi *)hw)->SPI_SR;
  401acc:	6923      	ldr	r3, [r4, #16]
	while (!(hri_spi_get_SR_reg(hw, SPI_SR_TXEMPTY))) {
  401ace:	f413 7f00 	tst.w	r3, #512	; 0x200
  401ad2:	d0fb      	beq.n	401acc <_spi_m_sync_trans+0xe8>

	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
  401ad4:	b006      	add	sp, #24
  401ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ada:	bf00      	nop
  401adc:	0040355c 	.word	0x0040355c
  401ae0:	00401115 	.word	0x00401115

00401ae4 <_spi_get_spi_m_sync>:
 * \brief Retrieve usart sync helper functions
 */
void *_spi_get_spi_m_sync(void)
{
	return (void *)NULL;
}
  401ae4:	2000      	movs	r0, #0
  401ae6:	4770      	bx	lr

00401ae8 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  401ae8:	4b03      	ldr	r3, [pc, #12]	; (401af8 <_system_time_init+0x10>)
  401aea:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401aee:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  401af0:	2205      	movs	r2, #5
  401af2:	601a      	str	r2, [r3, #0]
  401af4:	4770      	bx	lr
  401af6:	bf00      	nop
  401af8:	e000e010 	.word	0xe000e010

00401afc <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  401afc:	b508      	push	{r3, lr}
	_system_time_init(hw);
  401afe:	4b01      	ldr	r3, [pc, #4]	; (401b04 <_delay_init+0x8>)
  401b00:	4798      	blx	r3
  401b02:	bd08      	pop	{r3, pc}
  401b04:	00401ae9 	.word	0x00401ae9

00401b08 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  401b08:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  401b0a:	e00d      	b.n	401b28 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  401b0c:	4b0d      	ldr	r3, [pc, #52]	; (401b44 <_delay_cycles+0x3c>)
  401b0e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401b12:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  401b14:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  401b16:	4b0b      	ldr	r3, [pc, #44]	; (401b44 <_delay_cycles+0x3c>)
  401b18:	681b      	ldr	r3, [r3, #0]
  401b1a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401b1e:	d0fa      	beq.n	401b16 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  401b20:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  401b24:	3101      	adds	r1, #1
	while (n--) {
  401b26:	4610      	mov	r0, r2
  401b28:	1e43      	subs	r3, r0, #1
  401b2a:	b2da      	uxtb	r2, r3
  401b2c:	2800      	cmp	r0, #0
  401b2e:	d1ed      	bne.n	401b0c <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  401b30:	4b04      	ldr	r3, [pc, #16]	; (401b44 <_delay_cycles+0x3c>)
  401b32:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  401b34:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  401b36:	4b03      	ldr	r3, [pc, #12]	; (401b44 <_delay_cycles+0x3c>)
  401b38:	681b      	ldr	r3, [r3, #0]
  401b3a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401b3e:	d0fa      	beq.n	401b36 <_delay_cycles+0x2e>
		;
}
  401b40:	4770      	bx	lr
  401b42:	bf00      	nop
  401b44:	e000e010 	.word	0xe000e010

00401b48 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  401b48:	2300      	movs	r3, #0
  401b4a:	2b01      	cmp	r3, #1
  401b4c:	d815      	bhi.n	401b7a <get_cfg+0x32>
{
  401b4e:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  401b50:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  401b54:	008a      	lsls	r2, r1, #2
  401b56:	490a      	ldr	r1, [pc, #40]	; (401b80 <get_cfg+0x38>)
  401b58:	588a      	ldr	r2, [r1, r2]
  401b5a:	4282      	cmp	r2, r0
  401b5c:	d007      	beq.n	401b6e <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  401b5e:	3301      	adds	r3, #1
  401b60:	b2db      	uxtb	r3, r3
  401b62:	2b01      	cmp	r3, #1
  401b64:	d9f4      	bls.n	401b50 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  401b66:	2000      	movs	r0, #0
}
  401b68:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b6c:	4770      	bx	lr
			return &(_tcs[i]);
  401b6e:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  401b72:	00a3      	lsls	r3, r4, #2
  401b74:	4608      	mov	r0, r1
  401b76:	4418      	add	r0, r3
  401b78:	e7f6      	b.n	401b68 <get_cfg+0x20>
	return NULL;
  401b7a:	2000      	movs	r0, #0
  401b7c:	4770      	bx	lr
  401b7e:	bf00      	nop
  401b80:	20400000 	.word	0x20400000

00401b84 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  401b84:	4b06      	ldr	r3, [pc, #24]	; (401ba0 <_tc_init_irq_param+0x1c>)
  401b86:	4298      	cmp	r0, r3
  401b88:	d003      	beq.n	401b92 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC1) {
  401b8a:	4b06      	ldr	r3, [pc, #24]	; (401ba4 <_tc_init_irq_param+0x20>)
  401b8c:	4298      	cmp	r0, r3
  401b8e:	d003      	beq.n	401b98 <_tc_init_irq_param+0x14>
  401b90:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  401b92:	4b05      	ldr	r3, [pc, #20]	; (401ba8 <_tc_init_irq_param+0x24>)
  401b94:	6019      	str	r1, [r3, #0]
  401b96:	e7f8      	b.n	401b8a <_tc_init_irq_param+0x6>
		_tc1_dev = (struct _timer_device *)dev;
  401b98:	4b03      	ldr	r3, [pc, #12]	; (401ba8 <_tc_init_irq_param+0x24>)
  401b9a:	6059      	str	r1, [r3, #4]
	}
}
  401b9c:	e7f8      	b.n	401b90 <_tc_init_irq_param+0xc>
  401b9e:	bf00      	nop
  401ba0:	4000c000 	.word	0x4000c000
  401ba4:	40010000 	.word	0x40010000
  401ba8:	204000e8 	.word	0x204000e8

00401bac <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  401bac:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  401bae:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  401bb0:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  401bb2:	f013 0f10 	tst.w	r3, #16
  401bb6:	d100      	bne.n	401bba <tc_interrupt_handler+0xe>
  401bb8:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  401bba:	6803      	ldr	r3, [r0, #0]
  401bbc:	4798      	blx	r3
	}
}
  401bbe:	e7fb      	b.n	401bb8 <tc_interrupt_handler+0xc>

00401bc0 <_timer_init>:
{
  401bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401bc2:	4607      	mov	r7, r0
  401bc4:	460c      	mov	r4, r1
	struct tc_configuration *cfg     = get_cfg(hw);
  401bc6:	4608      	mov	r0, r1
  401bc8:	4b27      	ldr	r3, [pc, #156]	; (401c68 <_timer_init+0xa8>)
  401bca:	4798      	blx	r3
  401bcc:	4605      	mov	r5, r0
	uint32_t                 ch_mode = cfg->channel_mode;
  401bce:	6886      	ldr	r6, [r0, #8]
	device->hw = hw;
  401bd0:	60fc      	str	r4, [r7, #12]
	ASSERT(ARRAY_SIZE(_tcs));
  401bd2:	2296      	movs	r2, #150	; 0x96
  401bd4:	4925      	ldr	r1, [pc, #148]	; (401c6c <_timer_init+0xac>)
  401bd6:	2001      	movs	r0, #1
  401bd8:	4b25      	ldr	r3, [pc, #148]	; (401c70 <_timer_init+0xb0>)
  401bda:	4798      	blx	r3
	if (ch_mode & TC_CMR_WAVE) {
  401bdc:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  401be0:	d001      	beq.n	401be6 <_timer_init+0x26>
		ch_mode |= (0x02 << 13) | (0x01 << 16) | (0x02 << 18);
  401be2:	f446 2614 	orr.w	r6, r6, #606208	; 0x94000
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  401be6:	6066      	str	r6, [r4, #4]
	hri_tc_write_RA_reg(hw, 0, cfg->ra);
  401be8:	696b      	ldr	r3, [r5, #20]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  401bea:	6163      	str	r3, [r4, #20]
	hri_tc_write_RB_reg(hw, 0, cfg->rb);
  401bec:	69ab      	ldr	r3, [r5, #24]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  401bee:	61a3      	str	r3, [r4, #24]
	hri_tc_write_EMR_reg(hw, 0, cfg->ext_mode);
  401bf0:	68eb      	ldr	r3, [r5, #12]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  401bf2:	6323      	str	r3, [r4, #48]	; 0x30
	hri_tc_write_RC_reg(hw, 0, cfg->rc);
  401bf4:	69eb      	ldr	r3, [r5, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  401bf6:	61e3      	str	r3, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  401bf8:	2310      	movs	r3, #16
  401bfa:	6263      	str	r3, [r4, #36]	; 0x24
	hri_tc_write_FMR_reg(hw, cfg->fmr);
  401bfc:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  401bfe:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
	_tc_init_irq_param(hw, device);
  401c02:	4639      	mov	r1, r7
  401c04:	4620      	mov	r0, r4
  401c06:	4b1b      	ldr	r3, [pc, #108]	; (401c74 <_timer_init+0xb4>)
  401c08:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  401c0a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401c0e:	2b00      	cmp	r3, #0
  401c10:	db0d      	blt.n	401c2e <_timer_init+0x6e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401c12:	095a      	lsrs	r2, r3, #5
  401c14:	f003 031f 	and.w	r3, r3, #31
  401c18:	2101      	movs	r1, #1
  401c1a:	fa01 f303 	lsl.w	r3, r1, r3
  401c1e:	3220      	adds	r2, #32
  401c20:	4915      	ldr	r1, [pc, #84]	; (401c78 <_timer_init+0xb8>)
  401c22:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401c26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401c2a:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  401c2e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401c32:	2b00      	cmp	r3, #0
  401c34:	db09      	blt.n	401c4a <_timer_init+0x8a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401c36:	095a      	lsrs	r2, r3, #5
  401c38:	f003 031f 	and.w	r3, r3, #31
  401c3c:	2101      	movs	r1, #1
  401c3e:	fa01 f303 	lsl.w	r3, r1, r3
  401c42:	3260      	adds	r2, #96	; 0x60
  401c44:	490c      	ldr	r1, [pc, #48]	; (401c78 <_timer_init+0xb8>)
  401c46:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  401c4a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401c4e:	2b00      	cmp	r3, #0
  401c50:	db08      	blt.n	401c64 <_timer_init+0xa4>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401c52:	0959      	lsrs	r1, r3, #5
  401c54:	f003 031f 	and.w	r3, r3, #31
  401c58:	2201      	movs	r2, #1
  401c5a:	fa02 f303 	lsl.w	r3, r2, r3
  401c5e:	4a06      	ldr	r2, [pc, #24]	; (401c78 <_timer_init+0xb8>)
  401c60:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  401c64:	2000      	movs	r0, #0
  401c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401c68:	00401b49 	.word	0x00401b49
  401c6c:	00403574 	.word	0x00403574
  401c70:	00401115 	.word	0x00401115
  401c74:	00401b85 	.word	0x00401b85
  401c78:	e000e100 	.word	0xe000e100

00401c7c <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  401c7c:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  401c7e:	2205      	movs	r2, #5
  401c80:	601a      	str	r2, [r3, #0]
  401c82:	4770      	bx	lr

00401c84 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0);
  401c84:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  401c86:	6a18      	ldr	r0, [r3, #32]
}
  401c88:	f3c0 4000 	ubfx	r0, r0, #16, #1
  401c8c:	4770      	bx	lr
	...

00401c90 <_timer_set_irq>:
{
  401c90:	b508      	push	{r3, lr}
	struct tc_configuration *cfg = get_cfg(device->hw);
  401c92:	68c0      	ldr	r0, [r0, #12]
  401c94:	4b02      	ldr	r3, [pc, #8]	; (401ca0 <_timer_set_irq+0x10>)
  401c96:	4798      	blx	r3
	_irq_set((IRQn_Type)(cfg->irq));
  401c98:	7900      	ldrb	r0, [r0, #4]
  401c9a:	4b02      	ldr	r3, [pc, #8]	; (401ca4 <_timer_set_irq+0x14>)
  401c9c:	4798      	blx	r3
  401c9e:	bd08      	pop	{r3, pc}
  401ca0:	00401b49 	.word	0x00401b49
  401ca4:	00401295 	.word	0x00401295

00401ca8 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  401ca8:	2000      	movs	r0, #0
  401caa:	4770      	bx	lr

00401cac <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  401cac:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  401cae:	4b02      	ldr	r3, [pc, #8]	; (401cb8 <TC0_Handler+0xc>)
  401cb0:	6818      	ldr	r0, [r3, #0]
  401cb2:	4b02      	ldr	r3, [pc, #8]	; (401cbc <TC0_Handler+0x10>)
  401cb4:	4798      	blx	r3
  401cb6:	bd08      	pop	{r3, pc}
  401cb8:	204000e8 	.word	0x204000e8
  401cbc:	00401bad 	.word	0x00401bad

00401cc0 <TC3_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC3_Handler(void)
{
  401cc0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
  401cc2:	4b02      	ldr	r3, [pc, #8]	; (401ccc <TC3_Handler+0xc>)
  401cc4:	6858      	ldr	r0, [r3, #4]
  401cc6:	4b02      	ldr	r3, [pc, #8]	; (401cd0 <TC3_Handler+0x10>)
  401cc8:	4798      	blx	r3
  401cca:	bd08      	pop	{r3, pc}
  401ccc:	204000e8 	.word	0x204000e8
  401cd0:	00401bad 	.word	0x00401bad

00401cd4 <_get_i2cm_sync_cfg>:
 */
static const struct _i2cm_sync_cfg *_get_i2cm_sync_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cm_sync_cfgs); i++) {
  401cd4:	2300      	movs	r3, #0
  401cd6:	b13b      	cbz	r3, 401ce8 <_get_i2cm_sync_cfg+0x14>
		if (_i2cm_sync_cfgs[i].hw == hw) {
			return &(_i2cm_sync_cfgs[i]);
		}
	}
	return NULL;
  401cd8:	2000      	movs	r0, #0
  401cda:	4770      	bx	lr
			return &(_i2cm_sync_cfgs[i]);
  401cdc:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  401ce0:	00e3      	lsls	r3, r4, #3
  401ce2:	4608      	mov	r0, r1
  401ce4:	4418      	add	r0, r3
  401ce6:	e00c      	b.n	401d02 <_get_i2cm_sync_cfg+0x2e>
{
  401ce8:	b410      	push	{r4}
		if (_i2cm_sync_cfgs[i].hw == hw) {
  401cea:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  401cee:	00ca      	lsls	r2, r1, #3
  401cf0:	4905      	ldr	r1, [pc, #20]	; (401d08 <_get_i2cm_sync_cfg+0x34>)
  401cf2:	588a      	ldr	r2, [r1, r2]
  401cf4:	4282      	cmp	r2, r0
  401cf6:	d0f1      	beq.n	401cdc <_get_i2cm_sync_cfg+0x8>
	for (i = 0; i < ARRAY_SIZE(_i2cm_sync_cfgs); i++) {
  401cf8:	3301      	adds	r3, #1
  401cfa:	b2db      	uxtb	r3, r3
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d0f4      	beq.n	401cea <_get_i2cm_sync_cfg+0x16>
	return NULL;
  401d00:	2000      	movs	r0, #0
}
  401d02:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d06:	4770      	bx	lr
  401d08:	00403588 	.word	0x00403588

00401d0c <_i2c_m_sync_init>:

int32_t _i2c_m_sync_init(struct _i2c_m_sync_device *const dev, void *const hw)
{
  401d0c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev && hw);
  401d0e:	4604      	mov	r4, r0
  401d10:	460d      	mov	r5, r1
  401d12:	2800      	cmp	r0, #0
  401d14:	bf18      	it	ne
  401d16:	2900      	cmpne	r1, #0
  401d18:	bf14      	ite	ne
  401d1a:	2001      	movne	r0, #1
  401d1c:	2000      	moveq	r0, #0
  401d1e:	2278      	movs	r2, #120	; 0x78
  401d20:	4909      	ldr	r1, [pc, #36]	; (401d48 <_i2c_m_sync_init+0x3c>)
  401d22:	4b0a      	ldr	r3, [pc, #40]	; (401d4c <_i2c_m_sync_init+0x40>)
  401d24:	4798      	blx	r3

	const struct _i2cm_sync_cfg *cfg;

	dev->hw = hw;
  401d26:	6125      	str	r5, [r4, #16]
	cfg     = _get_i2cm_sync_cfg(dev->hw);
  401d28:	4628      	mov	r0, r5
  401d2a:	4b09      	ldr	r3, [pc, #36]	; (401d50 <_i2c_m_sync_init+0x44>)
  401d2c:	4798      	blx	r3

	// hri_twihs_write_CR_reg(hw, TWIHS_CR_SWRST);
	// hri_twihs_read_RHR_reg(hw);
	hri_twihs_write_CR_reg(dev->hw, cfg->ctrl);
  401d2e:	6843      	ldr	r3, [r0, #4]
}

static inline void hri_twihs_write_CR_reg(const void *const hw, hri_twihs_cr_reg_t data)
{
	TWIHS_CRITICAL_SECTION_ENTER();
	((Twihs *)hw)->TWIHS_CR = data;
  401d30:	602b      	str	r3, [r5, #0]
	hri_twihs_write_SMBTR_reg(dev->hw, cfg->smbtr);
  401d32:	6923      	ldr	r3, [r4, #16]
  401d34:	6882      	ldr	r2, [r0, #8]
	((Twihs *)hw)->TWIHS_SMBTR = data;
  401d36:	639a      	str	r2, [r3, #56]	; 0x38
	hri_twihs_write_FILTR_reg(dev->hw, cfg->filtr);
  401d38:	6923      	ldr	r3, [r4, #16]
  401d3a:	68c2      	ldr	r2, [r0, #12]
	((Twihs *)hw)->TWIHS_FILTR = data;
  401d3c:	645a      	str	r2, [r3, #68]	; 0x44
	hri_twihs_write_CWGR_reg(dev->hw, cfg->cwgr);
  401d3e:	6923      	ldr	r3, [r4, #16]
  401d40:	6902      	ldr	r2, [r0, #16]
	((Twihs *)hw)->TWIHS_CWGR = data;
  401d42:	611a      	str	r2, [r3, #16]

	return ERR_NONE;
}
  401d44:	2000      	movs	r0, #0
  401d46:	bd38      	pop	{r3, r4, r5, pc}
  401d48:	004035a0 	.word	0x004035a0
  401d4c:	00401115 	.word	0x00401115
  401d50:	00401cd5 	.word	0x00401cd5

00401d54 <_i2c_m_sync_transfer>:

	return ERR_NONE;
}

int32_t _i2c_m_sync_transfer(struct _i2c_m_sync_device *const dev, struct _i2c_m_msg *msg)
{
  401d54:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev && msg);
  401d56:	4604      	mov	r4, r0
  401d58:	460d      	mov	r5, r1
  401d5a:	2800      	cmp	r0, #0
  401d5c:	bf18      	it	ne
  401d5e:	2900      	cmpne	r1, #0
  401d60:	bf14      	ite	ne
  401d62:	2001      	movne	r0, #1
  401d64:	2000      	moveq	r0, #0
  401d66:	22ba      	movs	r2, #186	; 0xba
  401d68:	4952      	ldr	r1, [pc, #328]	; (401eb4 <_i2c_m_sync_transfer+0x160>)
  401d6a:	4b53      	ldr	r3, [pc, #332]	; (401eb8 <_i2c_m_sync_transfer+0x164>)
  401d6c:	4798      	blx	r3

	if (dev->service.msg.flags & I2C_M_BUSY) {
  401d6e:	8863      	ldrh	r3, [r4, #2]
  401d70:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d74:	f040 809a 	bne.w	401eac <_i2c_m_sync_transfer+0x158>
		return I2C_ERR_BUSY;
	}

	if (msg->flags & I2C_M_RD) {
  401d78:	886b      	ldrh	r3, [r5, #2]
  401d7a:	f013 0f01 	tst.w	r3, #1
  401d7e:	d118      	bne.n	401db2 <_i2c_m_sync_transfer+0x5e>
{
	uint32_t i;
	uint32_t sr;
	int      ret = ERR_NONE;

	msg->flags |= I2C_M_BUSY;
  401d80:	886b      	ldrh	r3, [r5, #2]
  401d82:	b29b      	uxth	r3, r3
  401d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401d88:	806b      	strh	r3, [r5, #2]

	if (msg->addr & I2C_M_TEN) {
  401d8a:	882b      	ldrh	r3, [r5, #0]
  401d8c:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d90:	d05f      	beq.n	401e52 <_i2c_m_sync_transfer+0xfe>
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(0x78 | (msg->addr >> 8)) | TWIHS_MMR_IADRSZ(1));
  401d92:	6922      	ldr	r2, [r4, #16]
  401d94:	0a1b      	lsrs	r3, r3, #8
  401d96:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  401d9a:	041b      	lsls	r3, r3, #16
  401d9c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Twihs *)hw)->TWIHS_MMR = data;
  401da4:	6053      	str	r3, [r2, #4]
		hri_twihs_write_IADR_reg(dev->hw, msg->addr & 0xff);
  401da6:	6923      	ldr	r3, [r4, #16]
  401da8:	782a      	ldrb	r2, [r5, #0]
	((Twihs *)hw)->TWIHS_IADR = data;
  401daa:	60da      	str	r2, [r3, #12]
	for (i = 0; i < msg->len; i++) {
		/* Wait for data is transferred from TWIHS_THR or if NACK is detected */
		do {
			sr = hri_twihs_read_SR_reg(dev->hw);
			if (sr & TWIHS_SR_NACK) {
				ret = I2C_NACK;
  401dac:	2000      	movs	r0, #0
  401dae:	4601      	mov	r1, r0
  401db0:	e05c      	b.n	401e6c <_i2c_m_sync_transfer+0x118>

static inline int32_t _i2c_m_sync_read(struct _i2c_m_sync_device *const dev, struct _i2c_m_msg *msg)
{
	uint32_t i;

	msg->flags |= I2C_M_BUSY;
  401db2:	886b      	ldrh	r3, [r5, #2]
  401db4:	b29b      	uxth	r3, r3
  401db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401dba:	806b      	strh	r3, [r5, #2]

	if (msg->addr & I2C_M_TEN) {
  401dbc:	882b      	ldrh	r3, [r5, #0]
  401dbe:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401dc2:	d022      	beq.n	401e0a <_i2c_m_sync_transfer+0xb6>
		hri_twihs_write_MMR_reg(dev->hw,
  401dc4:	6922      	ldr	r2, [r4, #16]
		                        TWIHS_MMR_DADR(0x78 | (msg->addr >> 8)) | TWIHS_MMR_IADRSZ(1) | TWIHS_MMR_MREAD);
  401dc6:	0a1b      	lsrs	r3, r3, #8
  401dc8:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  401dcc:	041b      	lsls	r3, r3, #16
  401dce:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401dd2:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
	((Twihs *)hw)->TWIHS_MMR = data;
  401dd6:	6053      	str	r3, [r2, #4]
		hri_twihs_write_IADR_reg(dev->hw, msg->addr & 0xff);
  401dd8:	6923      	ldr	r3, [r4, #16]
  401dda:	782a      	ldrb	r2, [r5, #0]
	((Twihs *)hw)->TWIHS_IADR = data;
  401ddc:	60da      	str	r2, [r3, #12]
	} else {
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr) | TWIHS_MMR_MREAD);
	}
	/* In single data byte master read, the START and STOP must both be set */
	hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_START | ((msg->len == 1) ? TWIHS_CR_STOP : 0));
  401dde:	6923      	ldr	r3, [r4, #16]
  401de0:	686a      	ldr	r2, [r5, #4]
  401de2:	2a01      	cmp	r2, #1
  401de4:	d019      	beq.n	401e1a <_i2c_m_sync_transfer+0xc6>
  401de6:	2201      	movs	r2, #1
	((Twihs *)hw)->TWIHS_CR = data;
  401de8:	601a      	str	r2, [r3, #0]

	for (i = 0; i < msg->len; i++) {
  401dea:	2100      	movs	r1, #0
  401dec:	686b      	ldr	r3, [r5, #4]
  401dee:	4299      	cmp	r1, r3
  401df0:	d222      	bcs.n	401e38 <_i2c_m_sync_transfer+0xe4>
		/* Wait for a byte has been received in TWIHS_RHR since last read */
		while (!hri_twihs_get_SR_RXRDY_bit(dev->hw)) {
  401df2:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_RXRDY) > 0;
  401df4:	6a1a      	ldr	r2, [r3, #32]
  401df6:	f012 0f02 	tst.w	r2, #2
  401dfa:	d110      	bne.n	401e1e <_i2c_m_sync_transfer+0xca>
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_NACK) > 0;
  401dfc:	6a1b      	ldr	r3, [r3, #32]
			/* Check whether slave acknowledge received after the address byte */
			if (hri_twihs_get_SR_NACK_bit(dev->hw))
  401dfe:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e02:	d0f6      	beq.n	401df2 <_i2c_m_sync_transfer+0x9e>
				return I2C_NACK;
  401e04:	f06f 0001 	mvn.w	r0, #1
		return _i2c_m_sync_read(dev, msg);
  401e08:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr) | TWIHS_MMR_MREAD);
  401e0a:	6922      	ldr	r2, [r4, #16]
  401e0c:	041b      	lsls	r3, r3, #16
  401e0e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401e12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
	((Twihs *)hw)->TWIHS_MMR = data;
  401e16:	6053      	str	r3, [r2, #4]
  401e18:	e7e1      	b.n	401dde <_i2c_m_sync_transfer+0x8a>
	hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_START | ((msg->len == 1) ? TWIHS_CR_STOP : 0));
  401e1a:	2203      	movs	r2, #3
  401e1c:	e7e4      	b.n	401de8 <_i2c_m_sync_transfer+0x94>
		};

		msg->buffer[i] = hri_twihs_read_RHR_reg(dev->hw);
  401e1e:	68aa      	ldr	r2, [r5, #8]
	return ((Twihs *)hw)->TWIHS_RHR;
  401e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e22:	5453      	strb	r3, [r2, r1]
		/* In multiple data bytes master read, the STOP must be set after the
		 * last data received but one */
		if (i == (msg->len - 2)) {
  401e24:	686b      	ldr	r3, [r5, #4]
  401e26:	3b02      	subs	r3, #2
  401e28:	4299      	cmp	r1, r3
  401e2a:	d001      	beq.n	401e30 <_i2c_m_sync_transfer+0xdc>
	for (i = 0; i < msg->len; i++) {
  401e2c:	3101      	adds	r1, #1
  401e2e:	e7dd      	b.n	401dec <_i2c_m_sync_transfer+0x98>
			hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_STOP);
  401e30:	6923      	ldr	r3, [r4, #16]
	((Twihs *)hw)->TWIHS_CR = data;
  401e32:	2202      	movs	r2, #2
  401e34:	601a      	str	r2, [r3, #0]
  401e36:	e7f9      	b.n	401e2c <_i2c_m_sync_transfer+0xd8>
		}
	}

	while (!hri_twihs_get_SR_TXCOMP_bit(dev->hw)) {
  401e38:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_TXCOMP) > 0;
  401e3a:	6a1b      	ldr	r3, [r3, #32]
  401e3c:	f013 0f01 	tst.w	r3, #1
  401e40:	d0fa      	beq.n	401e38 <_i2c_m_sync_transfer+0xe4>
	};
	dev->service.msg.flags &= ~I2C_M_BUSY;
  401e42:	8863      	ldrh	r3, [r4, #2]
  401e44:	b29b      	uxth	r3, r3
  401e46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401e4a:	b29b      	uxth	r3, r3
  401e4c:	8063      	strh	r3, [r4, #2]

	return ERR_NONE;
  401e4e:	2000      	movs	r0, #0
  401e50:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr));
  401e52:	6922      	ldr	r2, [r4, #16]
  401e54:	041b      	lsls	r3, r3, #16
  401e56:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
	((Twihs *)hw)->TWIHS_MMR = data;
  401e5a:	6053      	str	r3, [r2, #4]
  401e5c:	e7a6      	b.n	401dac <_i2c_m_sync_transfer+0x58>
				ret = I2C_NACK;
  401e5e:	f06f 0001 	mvn.w	r0, #1
		if (ret != ERR_NONE)
  401e62:	b978      	cbnz	r0, 401e84 <_i2c_m_sync_transfer+0x130>
		hri_twihs_write_THR_reg(dev->hw, msg->buffer[i]);
  401e64:	68ab      	ldr	r3, [r5, #8]
  401e66:	5c5b      	ldrb	r3, [r3, r1]
}

static inline void hri_twihs_write_THR_reg(const void *const hw, hri_twihs_thr_reg_t data)
{
	TWIHS_CRITICAL_SECTION_ENTER();
	((Twihs *)hw)->TWIHS_THR = data;
  401e68:	6353      	str	r3, [r2, #52]	; 0x34
	for (i = 0; i < msg->len; i++) {
  401e6a:	3101      	adds	r1, #1
  401e6c:	686b      	ldr	r3, [r5, #4]
  401e6e:	4299      	cmp	r1, r3
  401e70:	d208      	bcs.n	401e84 <_i2c_m_sync_transfer+0x130>
			sr = hri_twihs_read_SR_reg(dev->hw);
  401e72:	6922      	ldr	r2, [r4, #16]
	return ((Twihs *)hw)->TWIHS_SR;
  401e74:	6a13      	ldr	r3, [r2, #32]
			if (sr & TWIHS_SR_NACK) {
  401e76:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e7a:	d1f0      	bne.n	401e5e <_i2c_m_sync_transfer+0x10a>
		} while (!(sr & TWIHS_SR_TXRDY));
  401e7c:	f013 0f04 	tst.w	r3, #4
  401e80:	d0f7      	beq.n	401e72 <_i2c_m_sync_transfer+0x11e>
  401e82:	e7ee      	b.n	401e62 <_i2c_m_sync_transfer+0x10e>
	if (msg->flags & I2C_M_STOP) {
  401e84:	886b      	ldrh	r3, [r5, #2]
  401e86:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401e8a:	d106      	bne.n	401e9a <_i2c_m_sync_transfer+0x146>
	dev->service.msg.flags &= ~I2C_M_BUSY;
  401e8c:	8863      	ldrh	r3, [r4, #2]
  401e8e:	b29b      	uxth	r3, r3
  401e90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401e94:	b29b      	uxth	r3, r3
  401e96:	8063      	strh	r3, [r4, #2]
		return _i2c_m_sync_write(dev, msg);
  401e98:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_STOP);
  401e9a:	6923      	ldr	r3, [r4, #16]
	((Twihs *)hw)->TWIHS_CR = data;
  401e9c:	2202      	movs	r2, #2
  401e9e:	601a      	str	r2, [r3, #0]
		while (!hri_twihs_get_SR_TXCOMP_bit(dev->hw)) {
  401ea0:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_TXCOMP) > 0;
  401ea2:	6a1b      	ldr	r3, [r3, #32]
  401ea4:	f013 0f01 	tst.w	r3, #1
  401ea8:	d0fa      	beq.n	401ea0 <_i2c_m_sync_transfer+0x14c>
  401eaa:	e7ef      	b.n	401e8c <_i2c_m_sync_transfer+0x138>
		return I2C_ERR_BUSY;
  401eac:	f06f 0005 	mvn.w	r0, #5
}
  401eb0:	bd38      	pop	{r3, r4, r5, pc}
  401eb2:	bf00      	nop
  401eb4:	004035a0 	.word	0x004035a0
  401eb8:	00401115 	.word	0x00401115

00401ebc <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
  401ebc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
  401ebe:	4604      	mov	r4, r0
  401ec0:	b168      	cbz	r0, 401ede <_wdt_init+0x22>
  401ec2:	6803      	ldr	r3, [r0, #0]
  401ec4:	b14b      	cbz	r3, 401eda <_wdt_init+0x1e>
  401ec6:	2001      	movs	r0, #1
  401ec8:	2233      	movs	r2, #51	; 0x33
  401eca:	4906      	ldr	r1, [pc, #24]	; (401ee4 <_wdt_init+0x28>)
  401ecc:	4b06      	ldr	r3, [pc, #24]	; (401ee8 <_wdt_init+0x2c>)
  401ece:	4798      	blx	r3

	hri_wdt_write_MR_reg(dev->hw, (hri_wdt_mr_reg_t)WDT_CONFIGURATION);
  401ed0:	6823      	ldr	r3, [r4, #0]
}

static inline void hri_wdt_write_MR_reg(const void *const hw, hri_wdt_mr_reg_t data)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR = data;
  401ed2:	4a06      	ldr	r2, [pc, #24]	; (401eec <_wdt_init+0x30>)
  401ed4:	605a      	str	r2, [r3, #4]

	return ERR_NONE;
}
  401ed6:	2000      	movs	r0, #0
  401ed8:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
  401eda:	2000      	movs	r0, #0
  401edc:	e7f4      	b.n	401ec8 <_wdt_init+0xc>
  401ede:	2000      	movs	r0, #0
  401ee0:	e7f2      	b.n	401ec8 <_wdt_init+0xc>
  401ee2:	bf00      	nop
  401ee4:	004035bc 	.word	0x004035bc
  401ee8:	00401115 	.word	0x00401115
  401eec:	3fffafff 	.word	0x3fffafff

00401ef0 <main>:

//counter for data points
int timer_c=0;

int main(void)
{
  401ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ef2:	b08b      	sub	sp, #44	; 0x2c
	//set velocity trackers to 0
	memset(v_fr, 0, 1000);
  401ef4:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  401ef8:	4632      	mov	r2, r6
  401efa:	2100      	movs	r1, #0
  401efc:	485b      	ldr	r0, [pc, #364]	; (40206c <main+0x17c>)
  401efe:	4d5c      	ldr	r5, [pc, #368]	; (402070 <main+0x180>)
  401f00:	47a8      	blx	r5
	memset(v_fl, 0, 1000);
  401f02:	4632      	mov	r2, r6
  401f04:	2100      	movs	r1, #0
  401f06:	485b      	ldr	r0, [pc, #364]	; (402074 <main+0x184>)
  401f08:	47a8      	blx	r5
	memset(v_br, 0, 1000);
  401f0a:	4632      	mov	r2, r6
  401f0c:	2100      	movs	r1, #0
  401f0e:	485a      	ldr	r0, [pc, #360]	; (402078 <main+0x188>)
  401f10:	47a8      	blx	r5
	memset(v_bl, 0, 1000);
  401f12:	4632      	mov	r2, r6
  401f14:	2100      	movs	r1, #0
  401f16:	4859      	ldr	r0, [pc, #356]	; (40207c <main+0x18c>)
  401f18:	47a8      	blx	r5
	
	volatile float current_wheel_speed = 0.0;
  401f1a:	2700      	movs	r7, #0
  401f1c:	9709      	str	r7, [sp, #36]	; 0x24
	
	uint16_t robot_stop = 0;
  401f1e:	2400      	movs	r4, #0
  401f20:	f8ad 4022 	strh.w	r4, [sp, #34]	; 0x22
	
	atmel_start_init();
  401f24:	4b56      	ldr	r3, [pc, #344]	; (402080 <main+0x190>)
  401f26:	4798      	blx	r3
	
	//disable LEDs
	set_LEDs(0);
  401f28:	4620      	mov	r0, r4
  401f2a:	4b56      	ldr	r3, [pc, #344]	; (402084 <main+0x194>)
  401f2c:	4798      	blx	r3
	
	uint8_t robot_ID = 0;
  401f2e:	a80a      	add	r0, sp, #40	; 0x28
  401f30:	f800 4d07 	strb.w	r4, [r0, #-7]!
	uint8_t data_store[32];
	
	//initialize wireless data processing
	NPP_init(&robot_ID);
  401f34:	4b54      	ldr	r3, [pc, #336]	; (402088 <main+0x198>)
  401f36:	4798      	blx	r3
	memset(&data_store[0], 0, sizeof(uint8_t)*32);
  401f38:	2220      	movs	r2, #32
  401f3a:	4621      	mov	r1, r4
  401f3c:	4668      	mov	r0, sp
  401f3e:	47a8      	blx	r5
	nRF24_init(data_store);
  401f40:	4668      	mov	r0, sp
  401f42:	4b52      	ldr	r3, [pc, #328]	; (40208c <main+0x19c>)
  401f44:	4798      	blx	r3
	delay_us(500); //Should be 200 us, setting higher for testing
  401f46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401f4a:	4b51      	ldr	r3, [pc, #324]	; (402090 <main+0x1a0>)
  401f4c:	4798      	blx	r3
	nRF24_enter_receive();
  401f4e:	4b51      	ldr	r3, [pc, #324]	; (402094 <main+0x1a4>)
  401f50:	4798      	blx	r3
	
	//initialize encoders
	encoders_init();
  401f52:	4b51      	ldr	r3, [pc, #324]	; (402098 <main+0x1a8>)
  401f54:	4798      	blx	r3
	
	// PWMs
	pwm_enable(&PWM_0);
  401f56:	4851      	ldr	r0, [pc, #324]	; (40209c <main+0x1ac>)
  401f58:	4d51      	ldr	r5, [pc, #324]	; (4020a0 <main+0x1b0>)
  401f5a:	47a8      	blx	r5
	pwm_enable(&PWM_1);
  401f5c:	4851      	ldr	r0, [pc, #324]	; (4020a4 <main+0x1b4>)
  401f5e:	47a8      	blx	r5
	
	int pid_done = 0;
	
	//disable motors
	set_pwm_drive_motor(0, 0);
  401f60:	4621      	mov	r1, r4
  401f62:	4620      	mov	r0, r4
  401f64:	4d50      	ldr	r5, [pc, #320]	; (4020a8 <main+0x1b8>)
  401f66:	47a8      	blx	r5
	set_pwm_drive_motor(1, 0);
  401f68:	4621      	mov	r1, r4
  401f6a:	2001      	movs	r0, #1
  401f6c:	47a8      	blx	r5
	set_pwm_drive_motor(2, 0);
  401f6e:	4621      	mov	r1, r4
  401f70:	2002      	movs	r0, #2
  401f72:	47a8      	blx	r5
	set_pwm_drive_motor(3, 0);
  401f74:	4621      	mov	r1, r4
  401f76:	2003      	movs	r0, #3
  401f78:	47a8      	blx	r5
	set_pwm_dribbler_motor(0);
  401f7a:	4620      	mov	r0, r4
  401f7c:	4b4b      	ldr	r3, [pc, #300]	; (4020ac <main+0x1bc>)
  401f7e:	4798      	blx	r3
	float adc_value_battery_current = 0;
	float adc_value_battery_voltage = 0;
	float adc_value_cap_charge = 0;
	
	//initialize ADCs
	adc_init();
  401f80:	4b4b      	ldr	r3, [pc, #300]	; (4020b0 <main+0x1c0>)
  401f82:	4798      	blx	r3
	
	//initialize timers
	initialize_task_PID();
  401f84:	4b4b      	ldr	r3, [pc, #300]	; (4020b4 <main+0x1c4>)
  401f86:	4798      	blx	r3
	initialize_task_ADC();
  401f88:	4b4b      	ldr	r3, [pc, #300]	; (4020b8 <main+0x1c8>)
  401f8a:	4798      	blx	r3
	
	delay_ms(1000);
  401f8c:	4630      	mov	r0, r6
  401f8e:	4e4b      	ldr	r6, [pc, #300]	; (4020bc <main+0x1cc>)
  401f90:	47b0      	blx	r6
	
	set_pwm_drive_motor(0, PWM_ZERO);
  401f92:	f241 312e 	movw	r1, #4910	; 0x132e
  401f96:	4620      	mov	r0, r4
  401f98:	47a8      	blx	r5
	set_pwm_drive_motor(1, PWM_ZERO);
  401f9a:	f241 312e 	movw	r1, #4910	; 0x132e
  401f9e:	2001      	movs	r0, #1
  401fa0:	47a8      	blx	r5
	set_pwm_drive_motor(2, PWM_ZERO);
  401fa2:	f241 312e 	movw	r1, #4910	; 0x132e
  401fa6:	2002      	movs	r0, #2
  401fa8:	47a8      	blx	r5
	set_pwm_drive_motor(3, PWM_ZERO);
  401faa:	f241 312e 	movw	r1, #4910	; 0x132e
  401fae:	2003      	movs	r0, #3
  401fb0:	47a8      	blx	r5
	
	fr_tv = 0.0;
  401fb2:	4b43      	ldr	r3, [pc, #268]	; (4020c0 <main+0x1d0>)
  401fb4:	601f      	str	r7, [r3, #0]
	fl_tv = 0.0;
  401fb6:	4b43      	ldr	r3, [pc, #268]	; (4020c4 <main+0x1d4>)
  401fb8:	601f      	str	r7, [r3, #0]
	bl_tv = 0.0;
  401fba:	4b43      	ldr	r3, [pc, #268]	; (4020c8 <main+0x1d8>)
  401fbc:	601f      	str	r7, [r3, #0]
	br_tv = 5.0;
  401fbe:	4a43      	ldr	r2, [pc, #268]	; (4020cc <main+0x1dc>)
  401fc0:	4b43      	ldr	r3, [pc, #268]	; (4020d0 <main+0x1e0>)
  401fc2:	601a      	str	r2, [r3, #0]
	
	delay_ms(4000);
  401fc4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
  401fc8:	47b0      	blx	r6
  401fca:	e002      	b.n	401fd2 <main+0xe2>
			pid_done = 0;
		}
		target_speed_old = target_speed;*/
		
		//timer flag set & not at setpoints
		if(time_to_pid){// && !pid_done){
  401fcc:	4b41      	ldr	r3, [pc, #260]	; (4020d4 <main+0x1e4>)
  401fce:	781b      	ldrb	r3, [r3, #0]
  401fd0:	b9a3      	cbnz	r3, 401ffc <main+0x10c>
		if(nRF_24_is_data_available(1)){ //check to see if data was received
  401fd2:	2001      	movs	r0, #1
  401fd4:	4b40      	ldr	r3, [pc, #256]	; (4020d8 <main+0x1e8>)
  401fd6:	4798      	blx	r3
  401fd8:	2800      	cmp	r0, #0
  401fda:	d0f7      	beq.n	401fcc <main+0xdc>
			nRF24_receive_data(data_store);
  401fdc:	4668      	mov	r0, sp
  401fde:	4b3f      	ldr	r3, [pc, #252]	; (4020dc <main+0x1ec>)
  401fe0:	4798      	blx	r3
			NPP_process(&data_store[0], &robot_ID, &robot_stop); //process data
  401fe2:	f10d 0222 	add.w	r2, sp, #34	; 0x22
  401fe6:	f10d 0121 	add.w	r1, sp, #33	; 0x21
  401fea:	4668      	mov	r0, sp
  401fec:	4b3c      	ldr	r3, [pc, #240]	; (4020e0 <main+0x1f0>)
  401fee:	4798      	blx	r3
			memset(&data_store[0], 0, sizeof(uint8_t)*32); //clear data_store array
  401ff0:	2220      	movs	r2, #32
  401ff2:	2100      	movs	r1, #0
  401ff4:	4668      	mov	r0, sp
  401ff6:	4b1e      	ldr	r3, [pc, #120]	; (402070 <main+0x180>)
  401ff8:	4798      	blx	r3
  401ffa:	e7e7      	b.n	401fcc <main+0xdc>
			//pid
			if((robot_stop <= 0) || (robot_stop > 10)){
  401ffc:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
  402000:	3b01      	subs	r3, #1
  402002:	b29b      	uxth	r3, r3
  402004:	2b09      	cmp	r3, #9
  402006:	d812      	bhi.n	40202e <main+0x13e>
				setWheelMotorEffort(PWM_ZERO, PWM_ZERO, PWM_ZERO, PWM_ZERO);
				gpio_set_pin_level(LED3, true);
			}
			else if(!pid_done){
  402008:	b1e4      	cbz	r4, 402044 <main+0x154>
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	void *const hw = port_to_reg(port);
	if (level) {
  40200a:	2c00      	cmp	r4, #0
  40200c:	d02a      	beq.n	402064 <main+0x174>
	((Pio *)hw)->PIO_CODR = PIO_ODSR_P31;
}

static inline void hri_pio_set_ODSR_reg(const void *const hw, hri_pio_odsr_reg_t mask)
{
	((Pio *)hw)->PIO_SODR = mask;
  40200e:	2280      	movs	r2, #128	; 0x80
  402010:	4b34      	ldr	r3, [pc, #208]	; (4020e4 <main+0x1f4>)
  402012:	631a      	str	r2, [r3, #48]	; 0x30
				gpio_set_pin_level(LED3, false);
			}
			
			gpio_set_pin_level(LED0, pid_done);
			//set_pwm_dribbler_motor(100);
			robot_stop--;
  402014:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
  402018:	3b01      	subs	r3, #1
  40201a:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			
			time_to_pid = 0;
  40201e:	2200      	movs	r2, #0
  402020:	4b2c      	ldr	r3, [pc, #176]	; (4020d4 <main+0x1e4>)
  402022:	701a      	strb	r2, [r3, #0]
			timer_c++;
  402024:	4a30      	ldr	r2, [pc, #192]	; (4020e8 <main+0x1f8>)
  402026:	6813      	ldr	r3, [r2, #0]
  402028:	3301      	adds	r3, #1
  40202a:	6013      	str	r3, [r2, #0]
  40202c:	e7d1      	b.n	401fd2 <main+0xe2>
				setWheelMotorEffort(PWM_ZERO, PWM_ZERO, PWM_ZERO, PWM_ZERO);
  40202e:	482f      	ldr	r0, [pc, #188]	; (4020ec <main+0x1fc>)
  402030:	4603      	mov	r3, r0
  402032:	4602      	mov	r2, r0
  402034:	4601      	mov	r1, r0
  402036:	4d2e      	ldr	r5, [pc, #184]	; (4020f0 <main+0x200>)
  402038:	47a8      	blx	r5
  40203a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40203e:	4b29      	ldr	r3, [pc, #164]	; (4020e4 <main+0x1f4>)
  402040:	631a      	str	r2, [r3, #48]	; 0x30
  402042:	e7e2      	b.n	40200a <main+0x11a>
				pid_done = wheelMotorPID(velocity_motor_fr, velocity_motor_fl, velocity_motor_bl, velocity_motor_br);
  402044:	4b2b      	ldr	r3, [pc, #172]	; (4020f4 <main+0x204>)
  402046:	681b      	ldr	r3, [r3, #0]
  402048:	4a2b      	ldr	r2, [pc, #172]	; (4020f8 <main+0x208>)
  40204a:	6812      	ldr	r2, [r2, #0]
  40204c:	492b      	ldr	r1, [pc, #172]	; (4020fc <main+0x20c>)
  40204e:	6809      	ldr	r1, [r1, #0]
  402050:	482b      	ldr	r0, [pc, #172]	; (402100 <main+0x210>)
  402052:	6800      	ldr	r0, [r0, #0]
  402054:	4c2b      	ldr	r4, [pc, #172]	; (402104 <main+0x214>)
  402056:	47a0      	blx	r4
  402058:	4604      	mov	r4, r0
	((Pio *)hw)->PIO_CODR = ~data;
}

static inline void hri_pio_clear_ODSR_reg(const void *const hw, hri_pio_odsr_reg_t mask)
{
	((Pio *)hw)->PIO_CODR = mask;
  40205a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40205e:	4b21      	ldr	r3, [pc, #132]	; (4020e4 <main+0x1f4>)
  402060:	635a      	str	r2, [r3, #52]	; 0x34
  402062:	e7d2      	b.n	40200a <main+0x11a>
  402064:	2280      	movs	r2, #128	; 0x80
  402066:	4b1f      	ldr	r3, [pc, #124]	; (4020e4 <main+0x1f4>)
  402068:	635a      	str	r2, [r3, #52]	; 0x34
  40206a:	e7d3      	b.n	402014 <main+0x124>
  40206c:	20402138 	.word	0x20402138
  402070:	004032b1 	.word	0x004032b1
  402074:	204001f4 	.word	0x204001f4
  402078:	2040407c 	.word	0x2040407c
  40207c:	20401198 	.word	0x20401198
  402080:	004001e9 	.word	0x004001e9
  402084:	004002d9 	.word	0x004002d9
  402088:	004025f5 	.word	0x004025f5
  40208c:	00402805 	.word	0x00402805
  402090:	00400aa5 	.word	0x00400aa5
  402094:	004028e1 	.word	0x004028e1
  402098:	004009e5 	.word	0x004009e5
  40209c:	2040012c 	.word	0x2040012c
  4020a0:	00400d85 	.word	0x00400d85
  4020a4:	20400184 	.word	0x20400184
  4020a8:	00402951 	.word	0x00402951
  4020ac:	00402999 	.word	0x00402999
  4020b0:	004001c5 	.word	0x004001c5
  4020b4:	004029c9 	.word	0x004029c9
  4020b8:	004029fd 	.word	0x004029fd
  4020bc:	00400ac5 	.word	0x00400ac5
  4020c0:	204001dc 	.word	0x204001dc
  4020c4:	20404078 	.word	0x20404078
  4020c8:	20405fbc 	.word	0x20405fbc
  4020cc:	40a00000 	.word	0x40a00000
  4020d0:	20401194 	.word	0x20401194
  4020d4:	20400128 	.word	0x20400128
  4020d8:	004028b9 	.word	0x004028b9
  4020dc:	00402785 	.word	0x00402785
  4020e0:	00402631 	.word	0x00402631
  4020e4:	400e1400 	.word	0x400e1400
  4020e8:	204000f0 	.word	0x204000f0
  4020ec:	45997000 	.word	0x45997000
  4020f0:	004022b1 	.word	0x004022b1
  4020f4:	20405fe8 	.word	0x20405fe8
  4020f8:	20405fd4 	.word	0x20405fd4
  4020fc:	20405fe0 	.word	0x20405fe0
  402100:	20405fdc 	.word	0x20405fdc
  402104:	00402309 	.word	0x00402309

00402108 <wheel_speed_front_right>:
	prev_error_back_left=0;
	prev_error_back_right=0;
}

//hardcoded wheel speed calculations
float wheel_speed_front_right(){
  402108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(front_right_counter - front_right_counter_old)*v_c_l; //rad/s or m/s
  40210a:	4b0c      	ldr	r3, [pc, #48]	; (40213c <wheel_speed_front_right+0x34>)
  40210c:	e9d3 6700 	ldrd	r6, r7, [r3]
  402110:	4c0b      	ldr	r4, [pc, #44]	; (402140 <wheel_speed_front_right+0x38>)
  402112:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  402116:	4630      	mov	r0, r6
  402118:	4639      	mov	r1, r7
  40211a:	4d0a      	ldr	r5, [pc, #40]	; (402144 <wheel_speed_front_right+0x3c>)
  40211c:	47a8      	blx	r5
  40211e:	4b0a      	ldr	r3, [pc, #40]	; (402148 <wheel_speed_front_right+0x40>)
  402120:	4798      	blx	r3
  402122:	4b0a      	ldr	r3, [pc, #40]	; (40214c <wheel_speed_front_right+0x44>)
  402124:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	front_right_counter_old = front_right_counter;
  402128:	e9c4 6704 	strd	r6, r7, [r4, #16]
	return current_speed;
}
  40212c:	ee07 0a10 	vmov	s14, r0
  402130:	ee67 7a27 	vmul.f32	s15, s14, s15
  402134:	ee17 0a90 	vmov	r0, s15
  402138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40213a:	bf00      	nop
  40213c:	20400078 	.word	0x20400078
  402140:	204000f8 	.word	0x204000f8
  402144:	00402a3d 	.word	0x00402a3d
  402148:	004031c9 	.word	0x004031c9
  40214c:	20400048 	.word	0x20400048

00402150 <wheel_speed_front_left>:

float wheel_speed_front_left(){
  402150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(front_left_counter - front_left_counter_old)*v_c_l; //rad/s or m/s
  402152:	4b0c      	ldr	r3, [pc, #48]	; (402184 <wheel_speed_front_left+0x34>)
  402154:	e9d3 6700 	ldrd	r6, r7, [r3]
  402158:	4c0b      	ldr	r4, [pc, #44]	; (402188 <wheel_speed_front_left+0x38>)
  40215a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
  40215e:	4630      	mov	r0, r6
  402160:	4639      	mov	r1, r7
  402162:	4d0a      	ldr	r5, [pc, #40]	; (40218c <wheel_speed_front_left+0x3c>)
  402164:	47a8      	blx	r5
  402166:	4b0a      	ldr	r3, [pc, #40]	; (402190 <wheel_speed_front_left+0x40>)
  402168:	4798      	blx	r3
  40216a:	4b0a      	ldr	r3, [pc, #40]	; (402194 <wheel_speed_front_left+0x44>)
  40216c:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	front_left_counter_old = front_left_counter;
  402170:	e9c4 6706 	strd	r6, r7, [r4, #24]
	return current_speed;
	//return v_c_r;
}
  402174:	ee07 0a10 	vmov	s14, r0
  402178:	ee67 7a27 	vmul.f32	s15, s14, s15
  40217c:	ee17 0a90 	vmov	r0, s15
  402180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402182:	bf00      	nop
  402184:	20400070 	.word	0x20400070
  402188:	204000f8 	.word	0x204000f8
  40218c:	00402a3d 	.word	0x00402a3d
  402190:	004031c9 	.word	0x004031c9
  402194:	20400048 	.word	0x20400048

00402198 <wheel_speed_back_left>:

float wheel_speed_back_left(){
  402198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(back_left_counter - back_left_counter_old)*v_c_l; //rad/s or m/s
  40219a:	4b0c      	ldr	r3, [pc, #48]	; (4021cc <wheel_speed_back_left+0x34>)
  40219c:	e9d3 6700 	ldrd	r6, r7, [r3]
  4021a0:	4c0b      	ldr	r4, [pc, #44]	; (4021d0 <wheel_speed_back_left+0x38>)
  4021a2:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  4021a6:	4630      	mov	r0, r6
  4021a8:	4639      	mov	r1, r7
  4021aa:	4d0a      	ldr	r5, [pc, #40]	; (4021d4 <wheel_speed_back_left+0x3c>)
  4021ac:	47a8      	blx	r5
  4021ae:	4b0a      	ldr	r3, [pc, #40]	; (4021d8 <wheel_speed_back_left+0x40>)
  4021b0:	4798      	blx	r3
  4021b2:	4b0a      	ldr	r3, [pc, #40]	; (4021dc <wheel_speed_back_left+0x44>)
  4021b4:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	back_left_counter_old = back_left_counter;
  4021b8:	e9c4 6708 	strd	r6, r7, [r4, #32]
	return current_speed;
}
  4021bc:	ee07 0a10 	vmov	s14, r0
  4021c0:	ee67 7a27 	vmul.f32	s15, s14, s15
  4021c4:	ee17 0a90 	vmov	r0, s15
  4021c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021ca:	bf00      	nop
  4021cc:	20400080 	.word	0x20400080
  4021d0:	204000f8 	.word	0x204000f8
  4021d4:	00402a3d 	.word	0x00402a3d
  4021d8:	004031c9 	.word	0x004031c9
  4021dc:	20400048 	.word	0x20400048

004021e0 <wheel_speed_back_right>:

float wheel_speed_back_right(){
  4021e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(back_right_counter - back_right_counter_old)*v_c_l; //rad/s or m/s
  4021e2:	4b0c      	ldr	r3, [pc, #48]	; (402214 <wheel_speed_back_right+0x34>)
  4021e4:	e9d3 6700 	ldrd	r6, r7, [r3]
  4021e8:	4c0b      	ldr	r4, [pc, #44]	; (402218 <wheel_speed_back_right+0x38>)
  4021ea:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
  4021ee:	4630      	mov	r0, r6
  4021f0:	4639      	mov	r1, r7
  4021f2:	4d0a      	ldr	r5, [pc, #40]	; (40221c <wheel_speed_back_right+0x3c>)
  4021f4:	47a8      	blx	r5
  4021f6:	4b0a      	ldr	r3, [pc, #40]	; (402220 <wheel_speed_back_right+0x40>)
  4021f8:	4798      	blx	r3
  4021fa:	4b0a      	ldr	r3, [pc, #40]	; (402224 <wheel_speed_back_right+0x44>)
  4021fc:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	back_right_counter_old = back_right_counter;
  402200:	e9c4 670a 	strd	r6, r7, [r4, #40]	; 0x28
	return current_speed;
}
  402204:	ee07 0a10 	vmov	s14, r0
  402208:	ee67 7a27 	vmul.f32	s15, s14, s15
  40220c:	ee17 0a90 	vmov	r0, s15
  402210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402212:	bf00      	nop
  402214:	20400088 	.word	0x20400088
  402218:	204000f8 	.word	0x204000f8
  40221c:	00402a3d 	.word	0x00402a3d
  402220:	004031c9 	.word	0x004031c9
  402224:	20400048 	.word	0x20400048

00402228 <convert_linear_to_pwm>:

//converts linear velocity to the range of pwm for error signal
float convert_linear_to_pwm(int flip, float error){
  402228:	b510      	push	{r4, lr}
  40222a:	b082      	sub	sp, #8
	volatile float correction;
	if(flip){
  40222c:	b9a8      	cbnz	r0, 40225a <convert_linear_to_pwm+0x32>
		correction = PWM_ZERO - error*KP_M - DEADBAND;
	}
	else{correction = error*KP_M + PWM_ZERO + DEADBAND;}
  40222e:	4608      	mov	r0, r1
  402230:	4b19      	ldr	r3, [pc, #100]	; (402298 <convert_linear_to_pwm+0x70>)
  402232:	4798      	blx	r3
  402234:	a314      	add	r3, pc, #80	; (adr r3, 402288 <convert_linear_to_pwm+0x60>)
  402236:	e9d3 2300 	ldrd	r2, r3, [r3]
  40223a:	4c18      	ldr	r4, [pc, #96]	; (40229c <convert_linear_to_pwm+0x74>)
  40223c:	47a0      	blx	r4
  40223e:	4c18      	ldr	r4, [pc, #96]	; (4022a0 <convert_linear_to_pwm+0x78>)
  402240:	a313      	add	r3, pc, #76	; (adr r3, 402290 <convert_linear_to_pwm+0x68>)
  402242:	e9d3 2300 	ldrd	r2, r3, [r3]
  402246:	47a0      	blx	r4
  402248:	2200      	movs	r2, #0
  40224a:	4b16      	ldr	r3, [pc, #88]	; (4022a4 <convert_linear_to_pwm+0x7c>)
  40224c:	47a0      	blx	r4
  40224e:	4b16      	ldr	r3, [pc, #88]	; (4022a8 <convert_linear_to_pwm+0x80>)
  402250:	4798      	blx	r3
  402252:	9001      	str	r0, [sp, #4]
	
	return correction;
  402254:	9801      	ldr	r0, [sp, #4]
}
  402256:	b002      	add	sp, #8
  402258:	bd10      	pop	{r4, pc}
		correction = PWM_ZERO - error*KP_M - DEADBAND;
  40225a:	4608      	mov	r0, r1
  40225c:	4b0e      	ldr	r3, [pc, #56]	; (402298 <convert_linear_to_pwm+0x70>)
  40225e:	4798      	blx	r3
  402260:	a309      	add	r3, pc, #36	; (adr r3, 402288 <convert_linear_to_pwm+0x60>)
  402262:	e9d3 2300 	ldrd	r2, r3, [r3]
  402266:	4c0d      	ldr	r4, [pc, #52]	; (40229c <convert_linear_to_pwm+0x74>)
  402268:	47a0      	blx	r4
  40226a:	4c10      	ldr	r4, [pc, #64]	; (4022ac <convert_linear_to_pwm+0x84>)
  40226c:	4602      	mov	r2, r0
  40226e:	460b      	mov	r3, r1
  402270:	a107      	add	r1, pc, #28	; (adr r1, 402290 <convert_linear_to_pwm+0x68>)
  402272:	e9d1 0100 	ldrd	r0, r1, [r1]
  402276:	47a0      	blx	r4
  402278:	2200      	movs	r2, #0
  40227a:	4b0a      	ldr	r3, [pc, #40]	; (4022a4 <convert_linear_to_pwm+0x7c>)
  40227c:	47a0      	blx	r4
  40227e:	4b0a      	ldr	r3, [pc, #40]	; (4022a8 <convert_linear_to_pwm+0x80>)
  402280:	4798      	blx	r3
  402282:	9001      	str	r0, [sp, #4]
  402284:	e7e6      	b.n	402254 <convert_linear_to_pwm+0x2c>
  402286:	bf00      	nop
  402288:	33333333 	.word	0x33333333
  40228c:	404c3333 	.word	0x404c3333
  402290:	00000000 	.word	0x00000000
  402294:	40b32e00 	.word	0x40b32e00
  402298:	00402cfd 	.word	0x00402cfd
  40229c:	00402da5 	.word	0x00402da5
  4022a0:	00402a41 	.word	0x00402a41
  4022a4:	403e0000 	.word	0x403e0000
  4022a8:	004031c9 	.word	0x004031c9
  4022ac:	00402a3d 	.word	0x00402a3d

004022b0 <setWheelMotorEffort>:

}

//handles magnitude and direction of motor
//FIGURE OUT CCW vs CW HIGH/LOW for motor controller
void setWheelMotorEffort(float effort_front_right, float effort_front_left, float effort_back_left, float effort_back_right){
  4022b0:	b510      	push	{r4, lr}
  4022b2:	ed2d 8b04 	vpush	{d8-d9}
  4022b6:	ee08 0a10 	vmov	s16, r0
  4022ba:	ee09 2a10 	vmov	s18, r2
  4022be:	ee08 3a90 	vmov	s17, r3
	//set PWM duty cycle
	set_pwm_drive_motor(0, effort_front_left);
  4022c2:	ee07 1a90 	vmov	s15, r1
  4022c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4022ca:	ee17 1a90 	vmov	r1, s15
  4022ce:	2000      	movs	r0, #0
  4022d0:	4c0b      	ldr	r4, [pc, #44]	; (402300 <setWheelMotorEffort+0x50>)
  4022d2:	47a0      	blx	r4
	set_pwm_drive_motor(1, effort_back_left);
  4022d4:	eefc 7ac9 	vcvt.u32.f32	s15, s18
  4022d8:	ee17 1a90 	vmov	r1, s15
  4022dc:	2001      	movs	r0, #1
  4022de:	47a0      	blx	r4
	set_pwm_drive_motor(2, effort_back_right);
  4022e0:	eefc 7ae8 	vcvt.u32.f32	s15, s17
  4022e4:	ee17 1a90 	vmov	r1, s15
  4022e8:	2002      	movs	r0, #2
  4022ea:	47a0      	blx	r4
	set_pwm_drive_motor(3, effort_front_right);
  4022ec:	eefc 7ac8 	vcvt.u32.f32	s15, s16
  4022f0:	ee17 1a90 	vmov	r1, s15
  4022f4:	2003      	movs	r0, #3
  4022f6:	47a0      	blx	r4
}
  4022f8:	ecbd 8b04 	vpop	{d8-d9}
  4022fc:	bd10      	pop	{r4, pc}
  4022fe:	bf00      	nop
  402300:	00402951 	.word	0x00402951
  402304:	00000000 	.word	0x00000000

00402308 <wheelMotorPID>:
int wheelMotorPID(float target_fr, float target_fl, float target_bl, float target_br){
  402308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40230c:	ed2d 8b06 	vpush	{d8-d10}
  402310:	b08b      	sub	sp, #44	; 0x2c
  402312:	ee09 0a90 	vmov	s19, r0
  402316:	ee09 1a10 	vmov	s18, r1
  40231a:	ee08 2a90 	vmov	s17, r2
  40231e:	ee08 3a10 	vmov	s16, r3
	volatile float fl_vel = wheel_speed_front_left();
  402322:	4b9f      	ldr	r3, [pc, #636]	; (4025a0 <wheelMotorPID+0x298>)
  402324:	4798      	blx	r3
  402326:	9009      	str	r0, [sp, #36]	; 0x24
	volatile float fr_vel = wheel_speed_front_right();
  402328:	4b9e      	ldr	r3, [pc, #632]	; (4025a4 <wheelMotorPID+0x29c>)
  40232a:	4798      	blx	r3
  40232c:	9008      	str	r0, [sp, #32]
	volatile float bl_vel = wheel_speed_back_left();
  40232e:	4b9e      	ldr	r3, [pc, #632]	; (4025a8 <wheelMotorPID+0x2a0>)
  402330:	4798      	blx	r3
  402332:	9007      	str	r0, [sp, #28]
	volatile float br_vel = wheel_speed_back_right();
  402334:	4b9d      	ldr	r3, [pc, #628]	; (4025ac <wheelMotorPID+0x2a4>)
  402336:	4798      	blx	r3
  402338:	9006      	str	r0, [sp, #24]
	volatile float error_front_right = target_fr - fr_vel;
  40233a:	eddd 7a08 	vldr	s15, [sp, #32]
  40233e:	ee79 7ae7 	vsub.f32	s15, s19, s15
  402342:	edcd 7a05 	vstr	s15, [sp, #20]
	volatile float error_front_left = target_fl - fl_vel;
  402346:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
  40234a:	ee79 7a67 	vsub.f32	s15, s18, s15
  40234e:	edcd 7a04 	vstr	s15, [sp, #16]
	volatile float error_back_left = target_bl - bl_vel;
  402352:	eddd 7a07 	vldr	s15, [sp, #28]
  402356:	ee78 7ae7 	vsub.f32	s15, s17, s15
  40235a:	edcd 7a03 	vstr	s15, [sp, #12]
	volatile float error_back_right = target_br - br_vel;
  40235e:	eddd 7a06 	vldr	s15, [sp, #24]
  402362:	ee78 7a67 	vsub.f32	s15, s16, s15
  402366:	edcd 7a02 	vstr	s15, [sp, #8]
	error_front_right = convert_linear_to_pwm(0, error_front_right);
  40236a:	9905      	ldr	r1, [sp, #20]
  40236c:	2000      	movs	r0, #0
  40236e:	4c90      	ldr	r4, [pc, #576]	; (4025b0 <wheelMotorPID+0x2a8>)
  402370:	47a0      	blx	r4
  402372:	9005      	str	r0, [sp, #20]
	error_front_left = convert_linear_to_pwm(1, error_front_left);
  402374:	9904      	ldr	r1, [sp, #16]
  402376:	2001      	movs	r0, #1
  402378:	47a0      	blx	r4
  40237a:	9004      	str	r0, [sp, #16]
	error_back_right = convert_linear_to_pwm(1, error_back_right);
  40237c:	9902      	ldr	r1, [sp, #8]
  40237e:	2001      	movs	r0, #1
  402380:	47a0      	blx	r4
  402382:	9002      	str	r0, [sp, #8]
	error_back_left = convert_linear_to_pwm(1, error_back_left);
  402384:	9903      	ldr	r1, [sp, #12]
  402386:	2001      	movs	r0, #1
  402388:	47a0      	blx	r4
  40238a:	9003      	str	r0, [sp, #12]
	error_sum_front_right += error_front_right;
  40238c:	ed9d 6a05 	vldr	s12, [sp, #20]
  402390:	4b88      	ldr	r3, [pc, #544]	; (4025b4 <wheelMotorPID+0x2ac>)
  402392:	edd3 7a01 	vldr	s15, [r3, #4]
  402396:	ee36 6a27 	vadd.f32	s12, s12, s15
  40239a:	ed83 6a01 	vstr	s12, [r3, #4]
	error_sum_front_left += error_front_left;
  40239e:	eddd 6a04 	vldr	s13, [sp, #16]
  4023a2:	edd3 7a00 	vldr	s15, [r3]
  4023a6:	ee76 6aa7 	vadd.f32	s13, s13, s15
  4023aa:	edc3 6a00 	vstr	s13, [r3]
	error_sum_back_left += error_back_left;
  4023ae:	ed9d 7a03 	vldr	s14, [sp, #12]
  4023b2:	edd3 7a02 	vldr	s15, [r3, #8]
  4023b6:	ee37 7a27 	vadd.f32	s14, s14, s15
  4023ba:	ed83 7a02 	vstr	s14, [r3, #8]
	error_sum_back_right += error_sum_back_right;
  4023be:	edd3 7a03 	vldr	s15, [r3, #12]
  4023c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
  4023c6:	edc3 7a03 	vstr	s15, [r3, #12]
	if(v_counter <= 1000){
  4023ca:	4b7b      	ldr	r3, [pc, #492]	; (4025b8 <wheelMotorPID+0x2b0>)
  4023cc:	681b      	ldr	r3, [r3, #0]
  4023ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4023d2:	dc13      	bgt.n	4023fc <wheelMotorPID+0xf4>
		v_fr[v_counter] = fr_vel;
  4023d4:	9808      	ldr	r0, [sp, #32]
  4023d6:	009a      	lsls	r2, r3, #2
  4023d8:	4978      	ldr	r1, [pc, #480]	; (4025bc <wheelMotorPID+0x2b4>)
  4023da:	4411      	add	r1, r2
  4023dc:	6008      	str	r0, [r1, #0]
		v_fl[v_counter] = fl_vel;
  4023de:	9809      	ldr	r0, [sp, #36]	; 0x24
  4023e0:	4977      	ldr	r1, [pc, #476]	; (4025c0 <wheelMotorPID+0x2b8>)
  4023e2:	4411      	add	r1, r2
  4023e4:	6008      	str	r0, [r1, #0]
		v_br[v_counter] = br_vel;
  4023e6:	9806      	ldr	r0, [sp, #24]
  4023e8:	4976      	ldr	r1, [pc, #472]	; (4025c4 <wheelMotorPID+0x2bc>)
  4023ea:	4411      	add	r1, r2
  4023ec:	6008      	str	r0, [r1, #0]
		v_bl[v_counter] = bl_vel;
  4023ee:	9807      	ldr	r0, [sp, #28]
  4023f0:	4975      	ldr	r1, [pc, #468]	; (4025c8 <wheelMotorPID+0x2c0>)
  4023f2:	440a      	add	r2, r1
  4023f4:	6010      	str	r0, [r2, #0]
		v_counter++;
  4023f6:	3301      	adds	r3, #1
  4023f8:	4a6f      	ldr	r2, [pc, #444]	; (4025b8 <wheelMotorPID+0x2b0>)
  4023fa:	6013      	str	r3, [r2, #0]
	if ((error_sum_front_right)> PID_I_Limit) error_sum_front_right= PID_I_Limit;
  4023fc:	eddf 5a73 	vldr	s11, [pc, #460]	; 4025cc <wheelMotorPID+0x2c4>
  402400:	eeb4 6ae5 	vcmpe.f32	s12, s11
  402404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402408:	dd02      	ble.n	402410 <wheelMotorPID+0x108>
  40240a:	4b6a      	ldr	r3, [pc, #424]	; (4025b4 <wheelMotorPID+0x2ac>)
  40240c:	edc3 5a01 	vstr	s11, [r3, #4]
	if ((error_sum_front_right)< -PID_I_Limit) error_sum_front_right=-PID_I_Limit;
  402410:	4b68      	ldr	r3, [pc, #416]	; (4025b4 <wheelMotorPID+0x2ac>)
  402412:	edd3 5a01 	vldr	s11, [r3, #4]
  402416:	ed9f 6a6e 	vldr	s12, [pc, #440]	; 4025d0 <wheelMotorPID+0x2c8>
  40241a:	eef4 5ac6 	vcmpe.f32	s11, s12
  40241e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402422:	d501      	bpl.n	402428 <wheelMotorPID+0x120>
  402424:	ed83 6a01 	vstr	s12, [r3, #4]
	if ((error_sum_front_left)> PID_I_Limit) error_sum_front_left= PID_I_Limit;
  402428:	ed9f 6a68 	vldr	s12, [pc, #416]	; 4025cc <wheelMotorPID+0x2c4>
  40242c:	eef4 6ac6 	vcmpe.f32	s13, s12
  402430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402434:	dd02      	ble.n	40243c <wheelMotorPID+0x134>
  402436:	4b5f      	ldr	r3, [pc, #380]	; (4025b4 <wheelMotorPID+0x2ac>)
  402438:	ed83 6a00 	vstr	s12, [r3]
	if ((error_sum_front_left)< -PID_I_Limit) error_sum_front_left=-PID_I_Limit;
  40243c:	4b5d      	ldr	r3, [pc, #372]	; (4025b4 <wheelMotorPID+0x2ac>)
  40243e:	ed93 6a00 	vldr	s12, [r3]
  402442:	eddf 6a63 	vldr	s13, [pc, #396]	; 4025d0 <wheelMotorPID+0x2c8>
  402446:	eeb4 6ae6 	vcmpe.f32	s12, s13
  40244a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40244e:	d501      	bpl.n	402454 <wheelMotorPID+0x14c>
  402450:	edc3 6a00 	vstr	s13, [r3]
	if ((error_sum_back_left)> PID_I_Limit) error_sum_back_left= PID_I_Limit;
  402454:	eddf 6a5d 	vldr	s13, [pc, #372]	; 4025cc <wheelMotorPID+0x2c4>
  402458:	eeb4 7ae6 	vcmpe.f32	s14, s13
  40245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402460:	dd02      	ble.n	402468 <wheelMotorPID+0x160>
  402462:	4b54      	ldr	r3, [pc, #336]	; (4025b4 <wheelMotorPID+0x2ac>)
  402464:	edc3 6a02 	vstr	s13, [r3, #8]
	if ((error_sum_back_left)< -PID_I_Limit) error_sum_back_left=-PID_I_Limit;
  402468:	4b52      	ldr	r3, [pc, #328]	; (4025b4 <wheelMotorPID+0x2ac>)
  40246a:	edd3 6a02 	vldr	s13, [r3, #8]
  40246e:	ed9f 7a58 	vldr	s14, [pc, #352]	; 4025d0 <wheelMotorPID+0x2c8>
  402472:	eef4 6ac7 	vcmpe.f32	s13, s14
  402476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40247a:	d501      	bpl.n	402480 <wheelMotorPID+0x178>
  40247c:	ed83 7a02 	vstr	s14, [r3, #8]
	if ((error_sum_back_right)> PID_I_Limit) error_sum_back_right= PID_I_Limit;
  402480:	ed9f 7a52 	vldr	s14, [pc, #328]	; 4025cc <wheelMotorPID+0x2c4>
  402484:	eef4 7ac7 	vcmpe.f32	s15, s14
  402488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40248c:	dd02      	ble.n	402494 <wheelMotorPID+0x18c>
  40248e:	4b49      	ldr	r3, [pc, #292]	; (4025b4 <wheelMotorPID+0x2ac>)
  402490:	ed83 7a03 	vstr	s14, [r3, #12]
	if ((error_sum_back_right)< -PID_I_Limit) error_sum_back_right=-PID_I_Limit;
  402494:	4b47      	ldr	r3, [pc, #284]	; (4025b4 <wheelMotorPID+0x2ac>)
  402496:	ed93 7a03 	vldr	s14, [r3, #12]
  40249a:	eddf 7a4d 	vldr	s15, [pc, #308]	; 4025d0 <wheelMotorPID+0x2c8>
  40249e:	eeb4 7ae7 	vcmpe.f32	s14, s15
  4024a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4024a6:	d501      	bpl.n	4024ac <wheelMotorPID+0x1a4>
  4024a8:	edc3 7a03 	vstr	s15, [r3, #12]
	float effort_front_right = KP * error_front_right + KI * error_sum_front_right;
  4024ac:	9805      	ldr	r0, [sp, #20]
  4024ae:	4c49      	ldr	r4, [pc, #292]	; (4025d4 <wheelMotorPID+0x2cc>)
  4024b0:	47a0      	blx	r4
  4024b2:	4680      	mov	r8, r0
  4024b4:	4689      	mov	r9, r1
  4024b6:	4f3f      	ldr	r7, [pc, #252]	; (4025b4 <wheelMotorPID+0x2ac>)
  4024b8:	6878      	ldr	r0, [r7, #4]
  4024ba:	47a0      	blx	r4
  4024bc:	4e46      	ldr	r6, [pc, #280]	; (4025d8 <wheelMotorPID+0x2d0>)
  4024be:	a336      	add	r3, pc, #216	; (adr r3, 402598 <wheelMotorPID+0x290>)
  4024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024c4:	47b0      	blx	r6
  4024c6:	4602      	mov	r2, r0
  4024c8:	460b      	mov	r3, r1
  4024ca:	4640      	mov	r0, r8
  4024cc:	4649      	mov	r1, r9
  4024ce:	4d43      	ldr	r5, [pc, #268]	; (4025dc <wheelMotorPID+0x2d4>)
  4024d0:	47a8      	blx	r5
  4024d2:	4d43      	ldr	r5, [pc, #268]	; (4025e0 <wheelMotorPID+0x2d8>)
  4024d4:	47a8      	blx	r5
  4024d6:	4683      	mov	fp, r0
	float effort_front_left = KP * error_front_left - KI * error_sum_front_left;
  4024d8:	9804      	ldr	r0, [sp, #16]
  4024da:	47a0      	blx	r4
  4024dc:	4680      	mov	r8, r0
  4024de:	4689      	mov	r9, r1
  4024e0:	6838      	ldr	r0, [r7, #0]
  4024e2:	47a0      	blx	r4
  4024e4:	a32c      	add	r3, pc, #176	; (adr r3, 402598 <wheelMotorPID+0x290>)
  4024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024ea:	47b0      	blx	r6
  4024ec:	f8df a100 	ldr.w	sl, [pc, #256]	; 4025f0 <wheelMotorPID+0x2e8>
  4024f0:	4602      	mov	r2, r0
  4024f2:	460b      	mov	r3, r1
  4024f4:	4640      	mov	r0, r8
  4024f6:	4649      	mov	r1, r9
  4024f8:	47d0      	blx	sl
  4024fa:	47a8      	blx	r5
  4024fc:	ee0a 0a10 	vmov	s20, r0
	float effort_back_left = KP * error_back_left - KI * error_sum_back_left;
  402500:	9803      	ldr	r0, [sp, #12]
  402502:	47a0      	blx	r4
  402504:	4680      	mov	r8, r0
  402506:	4689      	mov	r9, r1
  402508:	68b8      	ldr	r0, [r7, #8]
  40250a:	47a0      	blx	r4
  40250c:	a322      	add	r3, pc, #136	; (adr r3, 402598 <wheelMotorPID+0x290>)
  40250e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402512:	47b0      	blx	r6
  402514:	4602      	mov	r2, r0
  402516:	460b      	mov	r3, r1
  402518:	4640      	mov	r0, r8
  40251a:	4649      	mov	r1, r9
  40251c:	47d0      	blx	sl
  40251e:	47a8      	blx	r5
  402520:	4680      	mov	r8, r0
	float effort_back_right = KP * error_back_right - KI * error_sum_back_right;
  402522:	9802      	ldr	r0, [sp, #8]
  402524:	47a0      	blx	r4
  402526:	e9cd 0100 	strd	r0, r1, [sp]
  40252a:	68f8      	ldr	r0, [r7, #12]
  40252c:	47a0      	blx	r4
  40252e:	a31a      	add	r3, pc, #104	; (adr r3, 402598 <wheelMotorPID+0x290>)
  402530:	e9d3 2300 	ldrd	r2, r3, [r3]
  402534:	47b0      	blx	r6
  402536:	4602      	mov	r2, r0
  402538:	460b      	mov	r3, r1
  40253a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40253e:	47d0      	blx	sl
  402540:	47a8      	blx	r5
  402542:	4603      	mov	r3, r0
	if(target_fr == 0){
  402544:	eef5 9a40 	vcmp.f32	s19, #0.0
  402548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40254c:	d101      	bne.n	402552 <wheelMotorPID+0x24a>
		effort_front_right = PWM_ZERO;
  40254e:	f8df b098 	ldr.w	fp, [pc, #152]	; 4025e8 <wheelMotorPID+0x2e0>
	if(target_fl == 0){
  402552:	eeb5 9a40 	vcmp.f32	s18, #0.0
  402556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40255a:	d101      	bne.n	402560 <wheelMotorPID+0x258>
		effort_front_left = PWM_ZERO;
  40255c:	ed9f aa21 	vldr	s20, [pc, #132]	; 4025e4 <wheelMotorPID+0x2dc>
	if(target_bl == 0){
  402560:	eef5 8a40 	vcmp.f32	s17, #0.0
  402564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402568:	d101      	bne.n	40256e <wheelMotorPID+0x266>
		effort_back_left = PWM_ZERO;
  40256a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4025e8 <wheelMotorPID+0x2e0>
	if(target_br == 0){
  40256e:	eeb5 8a40 	vcmp.f32	s16, #0.0
  402572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402576:	d100      	bne.n	40257a <wheelMotorPID+0x272>
		effort_back_right = PWM_ZERO;
  402578:	4b1b      	ldr	r3, [pc, #108]	; (4025e8 <wheelMotorPID+0x2e0>)
	setWheelMotorEffort(effort_front_right, effort_front_left, effort_back_left, effort_back_right);
  40257a:	4642      	mov	r2, r8
  40257c:	ee1a 1a10 	vmov	r1, s20
  402580:	4658      	mov	r0, fp
  402582:	4c1a      	ldr	r4, [pc, #104]	; (4025ec <wheelMotorPID+0x2e4>)
  402584:	47a0      	blx	r4
}
  402586:	2000      	movs	r0, #0
  402588:	b00b      	add	sp, #44	; 0x2c
  40258a:	ecbd 8b06 	vpop	{d8-d10}
  40258e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402592:	bf00      	nop
  402594:	f3af 8000 	nop.w
  402598:	47ae147b 	.word	0x47ae147b
  40259c:	3f847ae1 	.word	0x3f847ae1
  4025a0:	00402151 	.word	0x00402151
  4025a4:	00402109 	.word	0x00402109
  4025a8:	00402199 	.word	0x00402199
  4025ac:	004021e1 	.word	0x004021e1
  4025b0:	00402229 	.word	0x00402229
  4025b4:	204000f8 	.word	0x204000f8
  4025b8:	204000f4 	.word	0x204000f4
  4025bc:	20402138 	.word	0x20402138
  4025c0:	204001f4 	.word	0x204001f4
  4025c4:	2040407c 	.word	0x2040407c
  4025c8:	20401198 	.word	0x20401198
  4025cc:	45e10000 	.word	0x45e10000
  4025d0:	c5e10000 	.word	0xc5e10000
  4025d4:	00402cfd 	.word	0x00402cfd
  4025d8:	00402da5 	.word	0x00402da5
  4025dc:	00402a41 	.word	0x00402a41
  4025e0:	004031c9 	.word	0x004031c9
  4025e4:	45997000 	.word	0x45997000
  4025e8:	45997000 	.word	0x45997000
  4025ec:	004022b1 	.word	0x004022b1
  4025f0:	00402a3d 	.word	0x00402a3d

004025f4 <NPP_init>:
float velocity_motor_dribbler; //dribbler motor's target velocity in m/s
uint8_t kicker; //kicker solenoid information
uint8_t chipper; //chipper solenoid information


void NPP_init(uint8_t *robot_ID){
  4025f4:	b510      	push	{r4, lr}
  4025f6:	4604      	mov	r4, r0
	*robot_ID = 0x0F & read_dipswitch(); //reads dip switches 3-0 to set robot_ID
  4025f8:	4b02      	ldr	r3, [pc, #8]	; (402604 <NPP_init+0x10>)
  4025fa:	4798      	blx	r3
  4025fc:	f000 000f 	and.w	r0, r0, #15
  402600:	7020      	strb	r0, [r4, #0]
  402602:	bd10      	pop	{r4, pc}
  402604:	00400261 	.word	0x00400261

00402608 <two_byte_to_float>:
	}
}

//converts two bytes into floating point (function needed to receive float)
void two_byte_to_float(float *velocity, uint8_t data[], uint8_t byte_location){
	int16_t velocity_mod = data[byte_location] + (data[byte_location + 1] << 8);
  402608:	5c8b      	ldrb	r3, [r1, r2]
  40260a:	4411      	add	r1, r2
  40260c:	784a      	ldrb	r2, [r1, #1]
  40260e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  402612:	b21b      	sxth	r3, r3
	*velocity = (float)velocity_mod/VELOCITY_MODIFIER;
  402614:	ee07 3a90 	vmov	s15, r3
  402618:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40261c:	eddf 6a03 	vldr	s13, [pc, #12]	; 40262c <two_byte_to_float+0x24>
  402620:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  402624:	ed80 7a00 	vstr	s14, [r0]
  402628:	4770      	bx	lr
  40262a:	bf00      	nop
  40262c:	447a0000 	.word	0x447a0000

00402630 <NPP_process>:
void NPP_process(uint8_t *data, uint8_t *robot_ID, uint16_t *robot_stop){
  402630:	b538      	push	{r3, r4, r5, lr}
	if((data[0] & 0x0F) == *robot_ID){ //verifies if message is for this robot
  402632:	7803      	ldrb	r3, [r0, #0]
  402634:	780c      	ldrb	r4, [r1, #0]
  402636:	f003 010f 	and.w	r1, r3, #15
  40263a:	428c      	cmp	r4, r1
  40263c:	d000      	beq.n	402640 <NPP_process+0x10>
  40263e:	bd38      	pop	{r3, r4, r5, pc}
  402640:	4604      	mov	r4, r0
		*robot_stop = (data[0] & 0xF0) >> 4;
  402642:	091b      	lsrs	r3, r3, #4
  402644:	8013      	strh	r3, [r2, #0]
		two_byte_to_float(&velocity_motor_fl, data, MOTOR_0_BYTE);
  402646:	2201      	movs	r2, #1
  402648:	4601      	mov	r1, r0
  40264a:	480d      	ldr	r0, [pc, #52]	; (402680 <NPP_process+0x50>)
  40264c:	4d0d      	ldr	r5, [pc, #52]	; (402684 <NPP_process+0x54>)
  40264e:	47a8      	blx	r5
		two_byte_to_float(&velocity_motor_bl, data, MOTOR_1_BYTE);
  402650:	2203      	movs	r2, #3
  402652:	4621      	mov	r1, r4
  402654:	480c      	ldr	r0, [pc, #48]	; (402688 <NPP_process+0x58>)
  402656:	47a8      	blx	r5
		two_byte_to_float(&velocity_motor_br, data, MOTOR_2_BYTE);
  402658:	2205      	movs	r2, #5
  40265a:	4621      	mov	r1, r4
  40265c:	480b      	ldr	r0, [pc, #44]	; (40268c <NPP_process+0x5c>)
  40265e:	47a8      	blx	r5
		two_byte_to_float(&velocity_motor_fr, data, MOTOR_3_BYTE);
  402660:	2207      	movs	r2, #7
  402662:	4621      	mov	r1, r4
  402664:	480a      	ldr	r0, [pc, #40]	; (402690 <NPP_process+0x60>)
  402666:	47a8      	blx	r5
		two_byte_to_float(&velocity_motor_dribbler, data, MOTOR_DRIBBLER_BYTE);
  402668:	2209      	movs	r2, #9
  40266a:	4621      	mov	r1, r4
  40266c:	4809      	ldr	r0, [pc, #36]	; (402694 <NPP_process+0x64>)
  40266e:	47a8      	blx	r5
		kicker = data[KICKER_BYTE];
  402670:	7ae2      	ldrb	r2, [r4, #11]
  402672:	4b09      	ldr	r3, [pc, #36]	; (402698 <NPP_process+0x68>)
  402674:	701a      	strb	r2, [r3, #0]
		chipper = data[CHIPPER_BYTE];
  402676:	7b22      	ldrb	r2, [r4, #12]
  402678:	4b08      	ldr	r3, [pc, #32]	; (40269c <NPP_process+0x6c>)
  40267a:	701a      	strb	r2, [r3, #0]
}
  40267c:	e7df      	b.n	40263e <NPP_process+0xe>
  40267e:	bf00      	nop
  402680:	20405fe0 	.word	0x20405fe0
  402684:	00402609 	.word	0x00402609
  402688:	20405fd4 	.word	0x20405fd4
  40268c:	20405fe8 	.word	0x20405fe8
  402690:	20405fdc 	.word	0x20405fdc
  402694:	20405fd8 	.word	0x20405fd8
  402698:	20405fe4 	.word	0x20405fe4
  40269c:	20405fec 	.word	0x20405fec

004026a0 <nRF24_write_to_register>:
/* The io_descriptor and pointer for the received byte array are declared. */
struct io_descriptor *spi_0_io;
uint8_t* global_data_pointer;

/* This function takes in a byte indicating which of the nRF24's registers should be written to, and then a single byte of data to write to that register */
void nRF24_write_to_register(uint8_t registerd, uint8_t data){
  4026a0:	b530      	push	{r4, r5, lr}
  4026a2:	b083      	sub	sp, #12
	memset(&buffer[0], 0, sizeof(uint8_t)*2);
	/* Set bits 7:5 to be equal to the Write to Register SPI command word (001). 32 = 0010 000. */
	buffer[0] = buffer[0] | 32;
	/* Set bits 4:0 to be equal to the 5 bit long register number to write to. If editing this code later, be careful not to use the word register as a variable, as it is a reserved
	word by another library we use. */
	buffer[0] = (buffer[0]) | registerd;
  4026a4:	f040 0020 	orr.w	r0, r0, #32
  4026a8:	f88d 0004 	strb.w	r0, [sp, #4]
	/* Set the second byte of the buffer equal to the passed in data to be written to the register */
	buffer[1] = data;
  4026ac:	f88d 1005 	strb.w	r1, [sp, #5]
	((Pio *)hw)->PIO_CODR = mask;
  4026b0:	4c05      	ldr	r4, [pc, #20]	; (4026c8 <nRF24_write_to_register+0x28>)
  4026b2:	2508      	movs	r5, #8
  4026b4:	6365      	str	r5, [r4, #52]	; 0x34
	/* Send the constructed packet to the nRF24 over SPI */
	gpio_set_pin_level(RF24_CSN, false); //Drive low before doing SPI transmissions
	io_write(spi_0_io, buffer, 2); //Write the constructed 2 byte packet to the nRF24 over SPI
  4026b6:	2202      	movs	r2, #2
  4026b8:	a901      	add	r1, sp, #4
  4026ba:	4b04      	ldr	r3, [pc, #16]	; (4026cc <nRF24_write_to_register+0x2c>)
  4026bc:	6818      	ldr	r0, [r3, #0]
  4026be:	4b04      	ldr	r3, [pc, #16]	; (4026d0 <nRF24_write_to_register+0x30>)
  4026c0:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4026c2:	6325      	str	r5, [r4, #48]	; 0x30
	gpio_set_pin_level(RF24_CSN, true); //Drive back to high after doing SPI transmissions
}
  4026c4:	b003      	add	sp, #12
  4026c6:	bd30      	pop	{r4, r5, pc}
  4026c8:	400e1000 	.word	0x400e1000
  4026cc:	20405ff4 	.word	0x20405ff4
  4026d0:	00400ccd 	.word	0x00400ccd

004026d4 <nRF24_write_to_register_multi_byte>:

/* This function takes in a byte indicating which of the nRF24's registers should be written to, a pointer to multiple bytes of data to be written to that register, and the length
(in number of bytes) of the data to be sent to the register */
void nRF24_write_to_register_multi_byte(uint8_t registerd, uint8_t *data, int length){
  4026d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4026d8:	b083      	sub	sp, #12
  4026da:	4688      	mov	r8, r1
  4026dc:	4691      	mov	r9, r2
	buffer = 0;
	/* Set bits 7:5 to be equal to the Write to Register SPI command word (001). 32 = 0010 000. */
	buffer = buffer | 32;
	/* Set bits 4:0 to be equal to the 5 bit long register number to write to. If editing this code later, be careful not to use the word register as a variable, as it is a reserved
	word by another library we use. */
	buffer = buffer | registerd;
  4026de:	f040 0020 	orr.w	r0, r0, #32
  4026e2:	a902      	add	r1, sp, #8
  4026e4:	f801 0d01 	strb.w	r0, [r1, #-1]!
	((Pio *)hw)->PIO_CODR = mask;
  4026e8:	4c08      	ldr	r4, [pc, #32]	; (40270c <nRF24_write_to_register_multi_byte+0x38>)
  4026ea:	2508      	movs	r5, #8
  4026ec:	6365      	str	r5, [r4, #52]	; 0x34
	/* Send the constructed packet to the nRF24 over SPI */
	gpio_set_pin_level(RF24_CSN, false); //Drive low before doing SPI transmissions
	io_write(spi_0_io, &buffer, 1); //Write the constructed 1 byte (does not contain any of the data to be written to the register) packet to the nRF24 over SPI
  4026ee:	4f08      	ldr	r7, [pc, #32]	; (402710 <nRF24_write_to_register_multi_byte+0x3c>)
  4026f0:	2201      	movs	r2, #1
  4026f2:	6838      	ldr	r0, [r7, #0]
  4026f4:	4e07      	ldr	r6, [pc, #28]	; (402714 <nRF24_write_to_register_multi_byte+0x40>)
  4026f6:	47b0      	blx	r6
	io_write(spi_0_io, data, length); //Write all of the data to be written to the register to the nRF24 over SPI
  4026f8:	fa1f f289 	uxth.w	r2, r9
  4026fc:	4641      	mov	r1, r8
  4026fe:	6838      	ldr	r0, [r7, #0]
  402700:	47b0      	blx	r6
	((Pio *)hw)->PIO_SODR = mask;
  402702:	6325      	str	r5, [r4, #48]	; 0x30
	gpio_set_pin_level(RF24_CSN, true); //Drive back to high after doing SPI transmissions
}
  402704:	b003      	add	sp, #12
  402706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40270a:	bf00      	nop
  40270c:	400e1000 	.word	0x400e1000
  402710:	20405ff4 	.word	0x20405ff4
  402714:	00400ccd 	.word	0x00400ccd

00402718 <nRF24_read_from_register>:

/* This function takes in a byte indicating which of the nRF24's registers should be read from, and then reads in a single byte from that register and returns it to the function caller */
uint8_t nRF24_read_from_register(uint8_t registerd){
  402718:	b570      	push	{r4, r5, r6, lr}
  40271a:	b082      	sub	sp, #8
	/* Initialize a 1 byte buffer to all zeros. Bits 7:5 will be the Read to Register SPI command word (000), and then bits 4:0 will be the 5 bit long register number to read from */
	uint8_t buffer;
	buffer = 0;
	/* Set bits 4:0 to be equal to the 5 bit long register number to write to. If editing this code later, be careful not to use the word register as a variable, as it is a reserved
	word by another library we use. */
	buffer = buffer | registerd;
  40271c:	a902      	add	r1, sp, #8
  40271e:	f801 0d02 	strb.w	r0, [r1, #-2]!
	((Pio *)hw)->PIO_CODR = mask;
  402722:	4c09      	ldr	r4, [pc, #36]	; (402748 <nRF24_read_from_register+0x30>)
  402724:	2508      	movs	r5, #8
  402726:	6365      	str	r5, [r4, #52]	; 0x34
	gpio_set_pin_level(RF24_CSN, false); //Drive low before doing SPI transmissions
	io_write(spi_0_io, &buffer, 1); /* Write the constructed 1 byte packet to the nRF24 over SPI. This will tell the nRF24 that the next time we read, we would like it to return the 1 byte
  402728:	4e08      	ldr	r6, [pc, #32]	; (40274c <nRF24_read_from_register+0x34>)
  40272a:	2201      	movs	r2, #1
  40272c:	6830      	ldr	r0, [r6, #0]
  40272e:	4b08      	ldr	r3, [pc, #32]	; (402750 <nRF24_read_from_register+0x38>)
  402730:	4798      	blx	r3
	of data from the target register */
	io_read(spi_0_io, &in_byte, 1); /* Read the 1 byte of data into the in_byte buffer */
  402732:	2201      	movs	r2, #1
  402734:	f10d 0107 	add.w	r1, sp, #7
  402738:	6830      	ldr	r0, [r6, #0]
  40273a:	4b06      	ldr	r3, [pc, #24]	; (402754 <nRF24_read_from_register+0x3c>)
  40273c:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  40273e:	6325      	str	r5, [r4, #48]	; 0x30
	gpio_set_pin_level(RF24_CSN, true); //Drive back to high after doing SPI transmissions
	/* Return the 1 read byte back to the function caller */
	return in_byte;
}
  402740:	f89d 0007 	ldrb.w	r0, [sp, #7]
  402744:	b002      	add	sp, #8
  402746:	bd70      	pop	{r4, r5, r6, pc}
  402748:	400e1000 	.word	0x400e1000
  40274c:	20405ff4 	.word	0x20405ff4
  402750:	00400ccd 	.word	0x00400ccd
  402754:	00400cfd 	.word	0x00400cfd

00402758 <nRF24_send_SPI_command>:
	io_read(spi_0_io, data_pointer, length); /* Read the multiple bytes of data into the pointer that was passed in as a parameter */
	gpio_set_pin_level(RF24_CSN, true); //Drive back to high after doing SPI transmissions
}

/* This function will send a raw SPI command to the nRF24, without reading or writing to or from a particular register. */
void nRF24_send_SPI_command(uint8_t command){
  402758:	b530      	push	{r4, r5, lr}
  40275a:	b083      	sub	sp, #12
  40275c:	a902      	add	r1, sp, #8
  40275e:	f801 0d01 	strb.w	r0, [r1, #-1]!
	((Pio *)hw)->PIO_CODR = mask;
  402762:	4c05      	ldr	r4, [pc, #20]	; (402778 <nRF24_send_SPI_command+0x20>)
  402764:	2508      	movs	r5, #8
  402766:	6365      	str	r5, [r4, #52]	; 0x34
	gpio_set_pin_level(RF24_CSN, false); //Drive low before doing SPI transmissions
	io_write(spi_0_io, &command, 1); //Send the 1 byte command that was received as a parameter to the nRF24 over SPI
  402768:	2201      	movs	r2, #1
  40276a:	4b04      	ldr	r3, [pc, #16]	; (40277c <nRF24_send_SPI_command+0x24>)
  40276c:	6818      	ldr	r0, [r3, #0]
  40276e:	4b04      	ldr	r3, [pc, #16]	; (402780 <nRF24_send_SPI_command+0x28>)
  402770:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  402772:	6325      	str	r5, [r4, #48]	; 0x30
	gpio_set_pin_level(RF24_CSN, true); //Drive back to high after doing SPI transmissions
}
  402774:	b003      	add	sp, #12
  402776:	bd30      	pop	{r4, r5, pc}
  402778:	400e1000 	.word	0x400e1000
  40277c:	20405ff4 	.word	0x20405ff4
  402780:	00400ccd 	.word	0x00400ccd

00402784 <nRF24_receive_data>:
	nRF24_write_to_register_multi_byte(RX_ADDR_P1, &rx_address[0], 5);
	nRF24_write_to_register(RX_PW_P1,32); //32 bytes packet size
	gpio_set_pin_level(RF24_CE, true);
}

void nRF24_receive_data(){
  402784:	b570      	push	{r4, r5, r6, lr}
  402786:	b082      	sub	sp, #8
	uint8_t cmd = R_RX_PAYLOAD;
  402788:	a902      	add	r1, sp, #8
  40278a:	2361      	movs	r3, #97	; 0x61
  40278c:	f801 3d01 	strb.w	r3, [r1, #-1]!
	((Pio *)hw)->PIO_CODR = mask;
  402790:	4c13      	ldr	r4, [pc, #76]	; (4027e0 <nRF24_receive_data+0x5c>)
  402792:	2508      	movs	r5, #8
  402794:	6365      	str	r5, [r4, #52]	; 0x34
	gpio_set_pin_level(RF24_CSN, false); //drive this low before doing SPI transmissions
	io_write(spi_0_io, &cmd, 1);
  402796:	4e13      	ldr	r6, [pc, #76]	; (4027e4 <nRF24_receive_data+0x60>)
  402798:	2201      	movs	r2, #1
  40279a:	6830      	ldr	r0, [r6, #0]
  40279c:	4b12      	ldr	r3, [pc, #72]	; (4027e8 <nRF24_receive_data+0x64>)
  40279e:	4798      	blx	r3
	io_read(spi_0_io, global_data_pointer, 32);
  4027a0:	2220      	movs	r2, #32
  4027a2:	4b12      	ldr	r3, [pc, #72]	; (4027ec <nRF24_receive_data+0x68>)
  4027a4:	6819      	ldr	r1, [r3, #0]
  4027a6:	6830      	ldr	r0, [r6, #0]
  4027a8:	4b11      	ldr	r3, [pc, #68]	; (4027f0 <nRF24_receive_data+0x6c>)
  4027aa:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4027ac:	6325      	str	r5, [r4, #48]	; 0x30
	gpio_set_pin_level(RF24_CSN, true); //return to high after SPI transmissions
	delay_us(11); //Make sure we had enough time to grab the data before flushing
  4027ae:	200b      	movs	r0, #11
  4027b0:	4b10      	ldr	r3, [pc, #64]	; (4027f4 <nRF24_receive_data+0x70>)
  4027b2:	4798      	blx	r3
	cmd = FLUSH_RX;
  4027b4:	20e2      	movs	r0, #226	; 0xe2
  4027b6:	f88d 0007 	strb.w	r0, [sp, #7]
	nRF24_send_SPI_command(cmd);
  4027ba:	4b0f      	ldr	r3, [pc, #60]	; (4027f8 <nRF24_receive_data+0x74>)
  4027bc:	4798      	blx	r3
	uint8_t status_read = nRF24_read_from_register(STATUS);
  4027be:	2007      	movs	r0, #7
  4027c0:	4b0e      	ldr	r3, [pc, #56]	; (4027fc <nRF24_receive_data+0x78>)
  4027c2:	4798      	blx	r3
	status_read = status_read | 64;
  4027c4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
	nRF24_write_to_register(STATUS, status_read);
  4027c8:	b2c9      	uxtb	r1, r1
  4027ca:	2007      	movs	r0, #7
  4027cc:	4b0c      	ldr	r3, [pc, #48]	; (402800 <nRF24_receive_data+0x7c>)
  4027ce:	4798      	blx	r3
	//uint8_t charray[64];
	for(int x = 0; x < 32; x++){
  4027d0:	2300      	movs	r3, #0
  4027d2:	e000      	b.n	4027d6 <nRF24_receive_data+0x52>
  4027d4:	3301      	adds	r3, #1
  4027d6:	2b1f      	cmp	r3, #31
  4027d8:	ddfc      	ble.n	4027d4 <nRF24_receive_data+0x50>
		//printf("%02x ", global_data_pointer[x]);
	}
	//printf("\r\n");
}
  4027da:	b002      	add	sp, #8
  4027dc:	bd70      	pop	{r4, r5, r6, pc}
  4027de:	bf00      	nop
  4027e0:	400e1000 	.word	0x400e1000
  4027e4:	20405ff4 	.word	0x20405ff4
  4027e8:	00400ccd 	.word	0x00400ccd
  4027ec:	20405ff0 	.word	0x20405ff0
  4027f0:	00400cfd 	.word	0x00400cfd
  4027f4:	00400aa5 	.word	0x00400aa5
  4027f8:	00402759 	.word	0x00402759
  4027fc:	00402719 	.word	0x00402719
  402800:	004026a1 	.word	0x004026a1

00402804 <nRF24_init>:
void nRF24_init(uint8_t* data_pointer){
  402804:	b530      	push	{r4, r5, lr}
  402806:	b083      	sub	sp, #12
  402808:	4605      	mov	r5, r0
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_0_io);
  40280a:	4c1f      	ldr	r4, [pc, #124]	; (402888 <nRF24_init+0x84>)
  40280c:	491f      	ldr	r1, [pc, #124]	; (40288c <nRF24_init+0x88>)
  40280e:	4620      	mov	r0, r4
  402810:	4b1f      	ldr	r3, [pc, #124]	; (402890 <nRF24_init+0x8c>)
  402812:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
  402814:	4620      	mov	r0, r4
  402816:	4b1f      	ldr	r3, [pc, #124]	; (402894 <nRF24_init+0x90>)
  402818:	4798      	blx	r3
	global_data_pointer = data_pointer;
  40281a:	4b1f      	ldr	r3, [pc, #124]	; (402898 <nRF24_init+0x94>)
  40281c:	601d      	str	r5, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40281e:	2504      	movs	r5, #4
  402820:	4b1e      	ldr	r3, [pc, #120]	; (40289c <nRF24_init+0x98>)
  402822:	635d      	str	r5, [r3, #52]	; 0x34
	nRF24_write_to_register(CONFIG,0); //0000 0000 Keep us in power down mode, IRQ pin assertion set to default, CRC disabled, RX / TX control in RX mode
  402824:	2100      	movs	r1, #0
  402826:	4608      	mov	r0, r1
  402828:	4c1d      	ldr	r4, [pc, #116]	; (4028a0 <nRF24_init+0x9c>)
  40282a:	47a0      	blx	r4
	uint8_t status_read = nRF24_read_from_register(STATUS);
  40282c:	2007      	movs	r0, #7
  40282e:	4b1d      	ldr	r3, [pc, #116]	; (4028a4 <nRF24_init+0xa0>)
  402830:	4798      	blx	r3
	status_read = status_read | 64;
  402832:	f040 0140 	orr.w	r1, r0, #64	; 0x40
	nRF24_write_to_register(STATUS, status_read);
  402836:	b2c9      	uxtb	r1, r1
  402838:	2007      	movs	r0, #7
  40283a:	47a0      	blx	r4
	nRF24_write_to_register(EN_AA,0); //0000 0000 no auto ACK
  40283c:	2100      	movs	r1, #0
  40283e:	2001      	movs	r0, #1
  402840:	47a0      	blx	r4
	nRF24_write_to_register(EN_RXADDR,0); //0000 0000 disable all RX pipes
  402842:	2100      	movs	r1, #0
  402844:	2002      	movs	r0, #2
  402846:	47a0      	blx	r4
	nRF24_write_to_register(SETUP_AW,3); //0000 0011 5 byte tx rx address fields
  402848:	2103      	movs	r1, #3
  40284a:	4608      	mov	r0, r1
  40284c:	47a0      	blx	r4
	nRF24_write_to_register(SETUP_RETR,0); //0000 0000 no auto retransmission
  40284e:	2100      	movs	r1, #0
  402850:	4628      	mov	r0, r5
  402852:	47a0      	blx	r4
	nRF24_write_to_register(RF_CH,120); //0111 1000 first bit must be 0, 0111 1000 = 120, freq = 2400 + 120 = 2520 = 2.52 GHz, tested to have low interference in UH
  402854:	2178      	movs	r1, #120	; 0x78
  402856:	2005      	movs	r0, #5
  402858:	47a0      	blx	r4
	nRF24_write_to_register(RF_SETUP,6); //0000 0110 1 Mbps and maximum power output
  40285a:	2106      	movs	r1, #6
  40285c:	4608      	mov	r0, r1
  40285e:	47a0      	blx	r4
	uint8_t tx_address[] = {0xEE, 0xDD, 0xCC, 0xBB, 0xAA}; //Needs to be the same on the other nRF24L01+ device
  402860:	4b11      	ldr	r3, [pc, #68]	; (4028a8 <nRF24_init+0xa4>)
  402862:	e893 0003 	ldmia.w	r3, {r0, r1}
  402866:	9000      	str	r0, [sp, #0]
  402868:	f88d 1004 	strb.w	r1, [sp, #4]
	nRF24_write_to_register_multi_byte(TX_ADDR, &tx_address[0], 5);
  40286c:	2205      	movs	r2, #5
  40286e:	4669      	mov	r1, sp
  402870:	2010      	movs	r0, #16
  402872:	4b0e      	ldr	r3, [pc, #56]	; (4028ac <nRF24_init+0xa8>)
  402874:	4798      	blx	r3
	nRF24_write_to_register(CONFIG,2); //0000 0020 enter standby-1, disable checksums
  402876:	2102      	movs	r1, #2
  402878:	2000      	movs	r0, #0
  40287a:	47a0      	blx	r4
	ext_irq_register(PB1, nRF24_receive_data); //enable interrupt	
  40287c:	490c      	ldr	r1, [pc, #48]	; (4028b0 <nRF24_init+0xac>)
  40287e:	2021      	movs	r0, #33	; 0x21
  402880:	4b0c      	ldr	r3, [pc, #48]	; (4028b4 <nRF24_init+0xb0>)
  402882:	4798      	blx	r3
}
  402884:	b003      	add	sp, #12
  402886:	bd30      	pop	{r4, r5, pc}
  402888:	2040016c 	.word	0x2040016c
  40288c:	20405ff4 	.word	0x20405ff4
  402890:	00400f11 	.word	0x00400f11
  402894:	00400e31 	.word	0x00400e31
  402898:	20405ff0 	.word	0x20405ff0
  40289c:	400e1400 	.word	0x400e1400
  4028a0:	004026a1 	.word	0x004026a1
  4028a4:	00402719 	.word	0x00402719
  4028a8:	004035d4 	.word	0x004035d4
  4028ac:	004026d5 	.word	0x004026d5
  4028b0:	00402785 	.word	0x00402785
  4028b4:	00400b5d 	.word	0x00400b5d

004028b8 <nRF_24_is_data_available>:
uint8_t nRF_24_is_data_available(int pipe_num){
  4028b8:	b508      	push	{r3, lr}
	status_reg = nRF24_read_from_register(STATUS);
  4028ba:	2007      	movs	r0, #7
  4028bc:	4b06      	ldr	r3, [pc, #24]	; (4028d8 <nRF_24_is_data_available+0x20>)
  4028be:	4798      	blx	r3
	if((status_reg&(1<<6))&&(status_reg&(1<<1))){ //1<<6 is the data ready rx fifo interrupt and 1<<1 is the data from pipe 1 ready to read 
  4028c0:	f000 0042 	and.w	r0, r0, #66	; 0x42
  4028c4:	2842      	cmp	r0, #66	; 0x42
  4028c6:	d001      	beq.n	4028cc <nRF_24_is_data_available+0x14>
	return 0;
  4028c8:	2000      	movs	r0, #0
}
  4028ca:	bd08      	pop	{r3, pc}
		nRF24_write_to_register(STATUS, (1<<6)); //clear data ready rx fifo
  4028cc:	2140      	movs	r1, #64	; 0x40
  4028ce:	2007      	movs	r0, #7
  4028d0:	4b02      	ldr	r3, [pc, #8]	; (4028dc <nRF_24_is_data_available+0x24>)
  4028d2:	4798      	blx	r3
		return 1;
  4028d4:	2001      	movs	r0, #1
  4028d6:	bd08      	pop	{r3, pc}
  4028d8:	00402719 	.word	0x00402719
  4028dc:	004026a1 	.word	0x004026a1

004028e0 <nRF24_enter_receive>:
void nRF24_enter_receive(){ //You are in receive at the end of this call
  4028e0:	b510      	push	{r4, lr}
  4028e2:	b082      	sub	sp, #8
	config_reg = nRF24_read_from_register(CONFIG);
  4028e4:	2000      	movs	r0, #0
  4028e6:	4b0f      	ldr	r3, [pc, #60]	; (402924 <nRF24_enter_receive+0x44>)
  4028e8:	4798      	blx	r3
	config_reg = config_reg | 1; //XXXX XXX1 PRIM_RX to 1
  4028ea:	f040 0101 	orr.w	r1, r0, #1
	nRF24_write_to_register(CONFIG, config_reg);
  4028ee:	b2c9      	uxtb	r1, r1
  4028f0:	2000      	movs	r0, #0
  4028f2:	4c0d      	ldr	r4, [pc, #52]	; (402928 <nRF24_enter_receive+0x48>)
  4028f4:	47a0      	blx	r4
	nRF24_write_to_register(EN_RXADDR, 2); //0000 0010 set data pipe 1 to on
  4028f6:	2102      	movs	r1, #2
  4028f8:	4608      	mov	r0, r1
  4028fa:	47a0      	blx	r4
	uint8_t rx_address[] = {0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
  4028fc:	4b0b      	ldr	r3, [pc, #44]	; (40292c <nRF24_enter_receive+0x4c>)
  4028fe:	e893 0003 	ldmia.w	r3, {r0, r1}
  402902:	9000      	str	r0, [sp, #0]
  402904:	f88d 1004 	strb.w	r1, [sp, #4]
	nRF24_write_to_register_multi_byte(RX_ADDR_P1, &rx_address[0], 5);
  402908:	2205      	movs	r2, #5
  40290a:	4669      	mov	r1, sp
  40290c:	200b      	movs	r0, #11
  40290e:	4b08      	ldr	r3, [pc, #32]	; (402930 <nRF24_enter_receive+0x50>)
  402910:	4798      	blx	r3
	nRF24_write_to_register(RX_PW_P1,32); //32 bytes packet size
  402912:	2120      	movs	r1, #32
  402914:	2012      	movs	r0, #18
  402916:	47a0      	blx	r4
	((Pio *)hw)->PIO_SODR = mask;
  402918:	2204      	movs	r2, #4
  40291a:	4b06      	ldr	r3, [pc, #24]	; (402934 <nRF24_enter_receive+0x54>)
  40291c:	631a      	str	r2, [r3, #48]	; 0x30
}
  40291e:	b002      	add	sp, #8
  402920:	bd10      	pop	{r4, pc}
  402922:	bf00      	nop
  402924:	00402719 	.word	0x00402719
  402928:	004026a1 	.word	0x004026a1
  40292c:	004035d4 	.word	0x004035d4
  402930:	004026d5 	.word	0x004026d5
  402934:	400e1400 	.word	0x400e1400

00402938 <set_pwm_channel>:
//uint8_t channel
//uint32_t period
//uint32_t duty_cycle
//sets duty cycle / period of a specified PWM channel
void set_pwm_channel(struct _pwm_device *const device, uint8_t channel, uint32_t duty_cycle){
	hri_pwm_write_CDTYUPD_reg(device->hw, channel, duty_cycle);
  402938:	6903      	ldr	r3, [r0, #16]
}

static inline void hri_pwm_write_CDTYUPD_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cdtyupd_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  40293a:	0149      	lsls	r1, r1, #5
  40293c:	440b      	add	r3, r1
  40293e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	hri_pwm_write_CPRDUPD_reg(device->hw, channel, PWM_PERIOD);
  402942:	6903      	ldr	r3, [r0, #16]
}

static inline void hri_pwm_write_CPRDUPD_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cprdupd_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  402944:	4419      	add	r1, r3
  402946:	f44f 53b7 	mov.w	r3, #5856	; 0x16e0
  40294a:	f8c1 3210 	str.w	r3, [r1, #528]	; 0x210
  40294e:	4770      	bx	lr

00402950 <set_pwm_drive_motor>:
}

void set_pwm_drive_motor(uint8_t target, uint32_t duty_cycle){
  402950:	b508      	push	{r3, lr}
	switch(target){
  402952:	2803      	cmp	r0, #3
  402954:	d81a      	bhi.n	40298c <set_pwm_drive_motor+0x3c>
  402956:	e8df f000 	tbb	[pc, r0]
  40295a:	0802      	.short	0x0802
  40295c:	140e      	.short	0x140e
		case 0: set_pwm_channel(&(PWM_0.device), PWM_0_CHANNEL_0, duty_cycle); //motor 0, PA13
  40295e:	460a      	mov	r2, r1
  402960:	2102      	movs	r1, #2
  402962:	480b      	ldr	r0, [pc, #44]	; (402990 <set_pwm_drive_motor+0x40>)
  402964:	4b0b      	ldr	r3, [pc, #44]	; (402994 <set_pwm_drive_motor+0x44>)
  402966:	4798      	blx	r3
			break;
  402968:	bd08      	pop	{r3, pc}
		case 1: set_pwm_channel(&(PWM_0.device), PWM_0_CHANNEL_1, duty_cycle); //motor 1, PA17
  40296a:	460a      	mov	r2, r1
  40296c:	2103      	movs	r1, #3
  40296e:	4808      	ldr	r0, [pc, #32]	; (402990 <set_pwm_drive_motor+0x40>)
  402970:	4b08      	ldr	r3, [pc, #32]	; (402994 <set_pwm_drive_motor+0x44>)
  402972:	4798      	blx	r3
			break;
  402974:	bd08      	pop	{r3, pc}
		case 2: set_pwm_channel(&(PWM_0.device), PWM_0_CHANNEL_2, duty_cycle); //motor 2, PA2
  402976:	460a      	mov	r2, r1
  402978:	2101      	movs	r1, #1
  40297a:	4805      	ldr	r0, [pc, #20]	; (402990 <set_pwm_drive_motor+0x40>)
  40297c:	4b05      	ldr	r3, [pc, #20]	; (402994 <set_pwm_drive_motor+0x44>)
  40297e:	4798      	blx	r3
			break;
  402980:	bd08      	pop	{r3, pc}
		case 3: set_pwm_channel(&(PWM_0.device), PWM_0_CHANNEL_3, duty_cycle); //motor 3, PD11
  402982:	460a      	mov	r2, r1
  402984:	2100      	movs	r1, #0
  402986:	4802      	ldr	r0, [pc, #8]	; (402990 <set_pwm_drive_motor+0x40>)
  402988:	4b02      	ldr	r3, [pc, #8]	; (402994 <set_pwm_drive_motor+0x44>)
  40298a:	4798      	blx	r3
  40298c:	bd08      	pop	{r3, pc}
  40298e:	bf00      	nop
  402990:	2040012c 	.word	0x2040012c
  402994:	00402939 	.word	0x00402939

00402998 <set_pwm_dribbler_motor>:
			break;
	}
}

//motor dribbler PA12
void set_pwm_dribbler_motor(uint32_t duty_cycle){
  402998:	b508      	push	{r3, lr}
	set_pwm_channel(&(PWM_1.device), PWM_1_CHANNEL_0, duty_cycle);
  40299a:	4602      	mov	r2, r0
  40299c:	2100      	movs	r1, #0
  40299e:	4802      	ldr	r0, [pc, #8]	; (4029a8 <set_pwm_dribbler_motor+0x10>)
  4029a0:	4b02      	ldr	r3, [pc, #8]	; (4029ac <set_pwm_dribbler_motor+0x14>)
  4029a2:	4798      	blx	r3
  4029a4:	bd08      	pop	{r3, pc}
  4029a6:	bf00      	nop
  4029a8:	20400184 	.word	0x20400184
  4029ac:	00402939 	.word	0x00402939

004029b0 <timer_task_PID_cb>:
  4029b0:	2201      	movs	r2, #1
  4029b2:	4b01      	ldr	r3, [pc, #4]	; (4029b8 <timer_task_PID_cb+0x8>)
  4029b4:	701a      	strb	r2, [r3, #0]
  4029b6:	4770      	bx	lr
  4029b8:	20400128 	.word	0x20400128

004029bc <timer_task_ADC_cb>:
  4029bc:	2201      	movs	r2, #1
  4029be:	4b01      	ldr	r3, [pc, #4]	; (4029c4 <timer_task_ADC_cb+0x8>)
  4029c0:	705a      	strb	r2, [r3, #1]
  4029c2:	4770      	bx	lr
  4029c4:	20400128 	.word	0x20400128

004029c8 <initialize_task_PID>:
  4029c8:	b510      	push	{r4, lr}
  4029ca:	4907      	ldr	r1, [pc, #28]	; (4029e8 <initialize_task_PID+0x20>)
  4029cc:	230a      	movs	r3, #10
  4029ce:	608b      	str	r3, [r1, #8]
  4029d0:	4b06      	ldr	r3, [pc, #24]	; (4029ec <initialize_task_PID+0x24>)
  4029d2:	60cb      	str	r3, [r1, #12]
  4029d4:	2301      	movs	r3, #1
  4029d6:	740b      	strb	r3, [r1, #16]
  4029d8:	4c05      	ldr	r4, [pc, #20]	; (4029f0 <initialize_task_PID+0x28>)
  4029da:	4620      	mov	r0, r4
  4029dc:	4b05      	ldr	r3, [pc, #20]	; (4029f4 <initialize_task_PID+0x2c>)
  4029de:	4798      	blx	r3
  4029e0:	4620      	mov	r0, r4
  4029e2:	4b05      	ldr	r3, [pc, #20]	; (4029f8 <initialize_task_PID+0x30>)
  4029e4:	4798      	blx	r3
  4029e6:	bd10      	pop	{r4, pc}
  4029e8:	204001e0 	.word	0x204001e0
  4029ec:	004029b1 	.word	0x004029b1
  4029f0:	204001c0 	.word	0x204001c0
  4029f4:	0040106d 	.word	0x0040106d
  4029f8:	00401031 	.word	0x00401031

004029fc <initialize_task_ADC>:
  4029fc:	b510      	push	{r4, lr}
  4029fe:	4908      	ldr	r1, [pc, #32]	; (402a20 <initialize_task_ADC+0x24>)
  402a00:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  402a04:	608b      	str	r3, [r1, #8]
  402a06:	4b07      	ldr	r3, [pc, #28]	; (402a24 <initialize_task_ADC+0x28>)
  402a08:	60cb      	str	r3, [r1, #12]
  402a0a:	2301      	movs	r3, #1
  402a0c:	740b      	strb	r3, [r1, #16]
  402a0e:	4c06      	ldr	r4, [pc, #24]	; (402a28 <initialize_task_ADC+0x2c>)
  402a10:	4620      	mov	r0, r4
  402a12:	4b06      	ldr	r3, [pc, #24]	; (402a2c <initialize_task_ADC+0x30>)
  402a14:	4798      	blx	r3
  402a16:	4620      	mov	r0, r4
  402a18:	4b05      	ldr	r3, [pc, #20]	; (402a30 <initialize_task_ADC+0x34>)
  402a1a:	4798      	blx	r3
  402a1c:	bd10      	pop	{r4, pc}
  402a1e:	bf00      	nop
  402a20:	20405fc0 	.word	0x20405fc0
  402a24:	004029bd 	.word	0x004029bd
  402a28:	20400150 	.word	0x20400150
  402a2c:	0040106d 	.word	0x0040106d
  402a30:	00401031 	.word	0x00401031

00402a34 <__aeabi_drsub>:
  402a34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402a38:	e002      	b.n	402a40 <__adddf3>
  402a3a:	bf00      	nop

00402a3c <__aeabi_dsub>:
  402a3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402a40 <__adddf3>:
  402a40:	b530      	push	{r4, r5, lr}
  402a42:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402a46:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402a4a:	ea94 0f05 	teq	r4, r5
  402a4e:	bf08      	it	eq
  402a50:	ea90 0f02 	teqeq	r0, r2
  402a54:	bf1f      	itttt	ne
  402a56:	ea54 0c00 	orrsne.w	ip, r4, r0
  402a5a:	ea55 0c02 	orrsne.w	ip, r5, r2
  402a5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402a62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402a66:	f000 80e2 	beq.w	402c2e <__adddf3+0x1ee>
  402a6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402a6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402a72:	bfb8      	it	lt
  402a74:	426d      	neglt	r5, r5
  402a76:	dd0c      	ble.n	402a92 <__adddf3+0x52>
  402a78:	442c      	add	r4, r5
  402a7a:	ea80 0202 	eor.w	r2, r0, r2
  402a7e:	ea81 0303 	eor.w	r3, r1, r3
  402a82:	ea82 0000 	eor.w	r0, r2, r0
  402a86:	ea83 0101 	eor.w	r1, r3, r1
  402a8a:	ea80 0202 	eor.w	r2, r0, r2
  402a8e:	ea81 0303 	eor.w	r3, r1, r3
  402a92:	2d36      	cmp	r5, #54	; 0x36
  402a94:	bf88      	it	hi
  402a96:	bd30      	pophi	{r4, r5, pc}
  402a98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402a9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402aa0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402aa4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402aa8:	d002      	beq.n	402ab0 <__adddf3+0x70>
  402aaa:	4240      	negs	r0, r0
  402aac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402ab0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402ab4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402ab8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402abc:	d002      	beq.n	402ac4 <__adddf3+0x84>
  402abe:	4252      	negs	r2, r2
  402ac0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402ac4:	ea94 0f05 	teq	r4, r5
  402ac8:	f000 80a7 	beq.w	402c1a <__adddf3+0x1da>
  402acc:	f1a4 0401 	sub.w	r4, r4, #1
  402ad0:	f1d5 0e20 	rsbs	lr, r5, #32
  402ad4:	db0d      	blt.n	402af2 <__adddf3+0xb2>
  402ad6:	fa02 fc0e 	lsl.w	ip, r2, lr
  402ada:	fa22 f205 	lsr.w	r2, r2, r5
  402ade:	1880      	adds	r0, r0, r2
  402ae0:	f141 0100 	adc.w	r1, r1, #0
  402ae4:	fa03 f20e 	lsl.w	r2, r3, lr
  402ae8:	1880      	adds	r0, r0, r2
  402aea:	fa43 f305 	asr.w	r3, r3, r5
  402aee:	4159      	adcs	r1, r3
  402af0:	e00e      	b.n	402b10 <__adddf3+0xd0>
  402af2:	f1a5 0520 	sub.w	r5, r5, #32
  402af6:	f10e 0e20 	add.w	lr, lr, #32
  402afa:	2a01      	cmp	r2, #1
  402afc:	fa03 fc0e 	lsl.w	ip, r3, lr
  402b00:	bf28      	it	cs
  402b02:	f04c 0c02 	orrcs.w	ip, ip, #2
  402b06:	fa43 f305 	asr.w	r3, r3, r5
  402b0a:	18c0      	adds	r0, r0, r3
  402b0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402b10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b14:	d507      	bpl.n	402b26 <__adddf3+0xe6>
  402b16:	f04f 0e00 	mov.w	lr, #0
  402b1a:	f1dc 0c00 	rsbs	ip, ip, #0
  402b1e:	eb7e 0000 	sbcs.w	r0, lr, r0
  402b22:	eb6e 0101 	sbc.w	r1, lr, r1
  402b26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402b2a:	d31b      	bcc.n	402b64 <__adddf3+0x124>
  402b2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402b30:	d30c      	bcc.n	402b4c <__adddf3+0x10c>
  402b32:	0849      	lsrs	r1, r1, #1
  402b34:	ea5f 0030 	movs.w	r0, r0, rrx
  402b38:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402b3c:	f104 0401 	add.w	r4, r4, #1
  402b40:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402b44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402b48:	f080 809a 	bcs.w	402c80 <__adddf3+0x240>
  402b4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402b50:	bf08      	it	eq
  402b52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402b56:	f150 0000 	adcs.w	r0, r0, #0
  402b5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402b5e:	ea41 0105 	orr.w	r1, r1, r5
  402b62:	bd30      	pop	{r4, r5, pc}
  402b64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402b68:	4140      	adcs	r0, r0
  402b6a:	eb41 0101 	adc.w	r1, r1, r1
  402b6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b72:	f1a4 0401 	sub.w	r4, r4, #1
  402b76:	d1e9      	bne.n	402b4c <__adddf3+0x10c>
  402b78:	f091 0f00 	teq	r1, #0
  402b7c:	bf04      	itt	eq
  402b7e:	4601      	moveq	r1, r0
  402b80:	2000      	moveq	r0, #0
  402b82:	fab1 f381 	clz	r3, r1
  402b86:	bf08      	it	eq
  402b88:	3320      	addeq	r3, #32
  402b8a:	f1a3 030b 	sub.w	r3, r3, #11
  402b8e:	f1b3 0220 	subs.w	r2, r3, #32
  402b92:	da0c      	bge.n	402bae <__adddf3+0x16e>
  402b94:	320c      	adds	r2, #12
  402b96:	dd08      	ble.n	402baa <__adddf3+0x16a>
  402b98:	f102 0c14 	add.w	ip, r2, #20
  402b9c:	f1c2 020c 	rsb	r2, r2, #12
  402ba0:	fa01 f00c 	lsl.w	r0, r1, ip
  402ba4:	fa21 f102 	lsr.w	r1, r1, r2
  402ba8:	e00c      	b.n	402bc4 <__adddf3+0x184>
  402baa:	f102 0214 	add.w	r2, r2, #20
  402bae:	bfd8      	it	le
  402bb0:	f1c2 0c20 	rsble	ip, r2, #32
  402bb4:	fa01 f102 	lsl.w	r1, r1, r2
  402bb8:	fa20 fc0c 	lsr.w	ip, r0, ip
  402bbc:	bfdc      	itt	le
  402bbe:	ea41 010c 	orrle.w	r1, r1, ip
  402bc2:	4090      	lslle	r0, r2
  402bc4:	1ae4      	subs	r4, r4, r3
  402bc6:	bfa2      	ittt	ge
  402bc8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402bcc:	4329      	orrge	r1, r5
  402bce:	bd30      	popge	{r4, r5, pc}
  402bd0:	ea6f 0404 	mvn.w	r4, r4
  402bd4:	3c1f      	subs	r4, #31
  402bd6:	da1c      	bge.n	402c12 <__adddf3+0x1d2>
  402bd8:	340c      	adds	r4, #12
  402bda:	dc0e      	bgt.n	402bfa <__adddf3+0x1ba>
  402bdc:	f104 0414 	add.w	r4, r4, #20
  402be0:	f1c4 0220 	rsb	r2, r4, #32
  402be4:	fa20 f004 	lsr.w	r0, r0, r4
  402be8:	fa01 f302 	lsl.w	r3, r1, r2
  402bec:	ea40 0003 	orr.w	r0, r0, r3
  402bf0:	fa21 f304 	lsr.w	r3, r1, r4
  402bf4:	ea45 0103 	orr.w	r1, r5, r3
  402bf8:	bd30      	pop	{r4, r5, pc}
  402bfa:	f1c4 040c 	rsb	r4, r4, #12
  402bfe:	f1c4 0220 	rsb	r2, r4, #32
  402c02:	fa20 f002 	lsr.w	r0, r0, r2
  402c06:	fa01 f304 	lsl.w	r3, r1, r4
  402c0a:	ea40 0003 	orr.w	r0, r0, r3
  402c0e:	4629      	mov	r1, r5
  402c10:	bd30      	pop	{r4, r5, pc}
  402c12:	fa21 f004 	lsr.w	r0, r1, r4
  402c16:	4629      	mov	r1, r5
  402c18:	bd30      	pop	{r4, r5, pc}
  402c1a:	f094 0f00 	teq	r4, #0
  402c1e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402c22:	bf06      	itte	eq
  402c24:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402c28:	3401      	addeq	r4, #1
  402c2a:	3d01      	subne	r5, #1
  402c2c:	e74e      	b.n	402acc <__adddf3+0x8c>
  402c2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402c32:	bf18      	it	ne
  402c34:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402c38:	d029      	beq.n	402c8e <__adddf3+0x24e>
  402c3a:	ea94 0f05 	teq	r4, r5
  402c3e:	bf08      	it	eq
  402c40:	ea90 0f02 	teqeq	r0, r2
  402c44:	d005      	beq.n	402c52 <__adddf3+0x212>
  402c46:	ea54 0c00 	orrs.w	ip, r4, r0
  402c4a:	bf04      	itt	eq
  402c4c:	4619      	moveq	r1, r3
  402c4e:	4610      	moveq	r0, r2
  402c50:	bd30      	pop	{r4, r5, pc}
  402c52:	ea91 0f03 	teq	r1, r3
  402c56:	bf1e      	ittt	ne
  402c58:	2100      	movne	r1, #0
  402c5a:	2000      	movne	r0, #0
  402c5c:	bd30      	popne	{r4, r5, pc}
  402c5e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402c62:	d105      	bne.n	402c70 <__adddf3+0x230>
  402c64:	0040      	lsls	r0, r0, #1
  402c66:	4149      	adcs	r1, r1
  402c68:	bf28      	it	cs
  402c6a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402c6e:	bd30      	pop	{r4, r5, pc}
  402c70:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402c74:	bf3c      	itt	cc
  402c76:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402c7a:	bd30      	popcc	{r4, r5, pc}
  402c7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402c80:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402c84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402c88:	f04f 0000 	mov.w	r0, #0
  402c8c:	bd30      	pop	{r4, r5, pc}
  402c8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402c92:	bf1a      	itte	ne
  402c94:	4619      	movne	r1, r3
  402c96:	4610      	movne	r0, r2
  402c98:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402c9c:	bf1c      	itt	ne
  402c9e:	460b      	movne	r3, r1
  402ca0:	4602      	movne	r2, r0
  402ca2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402ca6:	bf06      	itte	eq
  402ca8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402cac:	ea91 0f03 	teqeq	r1, r3
  402cb0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402cb4:	bd30      	pop	{r4, r5, pc}
  402cb6:	bf00      	nop

00402cb8 <__aeabi_ui2d>:
  402cb8:	f090 0f00 	teq	r0, #0
  402cbc:	bf04      	itt	eq
  402cbe:	2100      	moveq	r1, #0
  402cc0:	4770      	bxeq	lr
  402cc2:	b530      	push	{r4, r5, lr}
  402cc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402cc8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402ccc:	f04f 0500 	mov.w	r5, #0
  402cd0:	f04f 0100 	mov.w	r1, #0
  402cd4:	e750      	b.n	402b78 <__adddf3+0x138>
  402cd6:	bf00      	nop

00402cd8 <__aeabi_i2d>:
  402cd8:	f090 0f00 	teq	r0, #0
  402cdc:	bf04      	itt	eq
  402cde:	2100      	moveq	r1, #0
  402ce0:	4770      	bxeq	lr
  402ce2:	b530      	push	{r4, r5, lr}
  402ce4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402ce8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402cec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402cf0:	bf48      	it	mi
  402cf2:	4240      	negmi	r0, r0
  402cf4:	f04f 0100 	mov.w	r1, #0
  402cf8:	e73e      	b.n	402b78 <__adddf3+0x138>
  402cfa:	bf00      	nop

00402cfc <__aeabi_f2d>:
  402cfc:	0042      	lsls	r2, r0, #1
  402cfe:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402d02:	ea4f 0131 	mov.w	r1, r1, rrx
  402d06:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402d0a:	bf1f      	itttt	ne
  402d0c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402d10:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d14:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402d18:	4770      	bxne	lr
  402d1a:	f092 0f00 	teq	r2, #0
  402d1e:	bf14      	ite	ne
  402d20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d24:	4770      	bxeq	lr
  402d26:	b530      	push	{r4, r5, lr}
  402d28:	f44f 7460 	mov.w	r4, #896	; 0x380
  402d2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402d34:	e720      	b.n	402b78 <__adddf3+0x138>
  402d36:	bf00      	nop

00402d38 <__aeabi_ul2d>:
  402d38:	ea50 0201 	orrs.w	r2, r0, r1
  402d3c:	bf08      	it	eq
  402d3e:	4770      	bxeq	lr
  402d40:	b530      	push	{r4, r5, lr}
  402d42:	f04f 0500 	mov.w	r5, #0
  402d46:	e00a      	b.n	402d5e <__aeabi_l2d+0x16>

00402d48 <__aeabi_l2d>:
  402d48:	ea50 0201 	orrs.w	r2, r0, r1
  402d4c:	bf08      	it	eq
  402d4e:	4770      	bxeq	lr
  402d50:	b530      	push	{r4, r5, lr}
  402d52:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402d56:	d502      	bpl.n	402d5e <__aeabi_l2d+0x16>
  402d58:	4240      	negs	r0, r0
  402d5a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402d5e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d62:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d66:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402d6a:	f43f aedc 	beq.w	402b26 <__adddf3+0xe6>
  402d6e:	f04f 0203 	mov.w	r2, #3
  402d72:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402d76:	bf18      	it	ne
  402d78:	3203      	addne	r2, #3
  402d7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402d7e:	bf18      	it	ne
  402d80:	3203      	addne	r2, #3
  402d82:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402d86:	f1c2 0320 	rsb	r3, r2, #32
  402d8a:	fa00 fc03 	lsl.w	ip, r0, r3
  402d8e:	fa20 f002 	lsr.w	r0, r0, r2
  402d92:	fa01 fe03 	lsl.w	lr, r1, r3
  402d96:	ea40 000e 	orr.w	r0, r0, lr
  402d9a:	fa21 f102 	lsr.w	r1, r1, r2
  402d9e:	4414      	add	r4, r2
  402da0:	e6c1      	b.n	402b26 <__adddf3+0xe6>
  402da2:	bf00      	nop

00402da4 <__aeabi_dmul>:
  402da4:	b570      	push	{r4, r5, r6, lr}
  402da6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402daa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402dae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402db2:	bf1d      	ittte	ne
  402db4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402db8:	ea94 0f0c 	teqne	r4, ip
  402dbc:	ea95 0f0c 	teqne	r5, ip
  402dc0:	f000 f8de 	bleq	402f80 <__aeabi_dmul+0x1dc>
  402dc4:	442c      	add	r4, r5
  402dc6:	ea81 0603 	eor.w	r6, r1, r3
  402dca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402dce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402dd2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402dd6:	bf18      	it	ne
  402dd8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402ddc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402de0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402de4:	d038      	beq.n	402e58 <__aeabi_dmul+0xb4>
  402de6:	fba0 ce02 	umull	ip, lr, r0, r2
  402dea:	f04f 0500 	mov.w	r5, #0
  402dee:	fbe1 e502 	umlal	lr, r5, r1, r2
  402df2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402df6:	fbe0 e503 	umlal	lr, r5, r0, r3
  402dfa:	f04f 0600 	mov.w	r6, #0
  402dfe:	fbe1 5603 	umlal	r5, r6, r1, r3
  402e02:	f09c 0f00 	teq	ip, #0
  402e06:	bf18      	it	ne
  402e08:	f04e 0e01 	orrne.w	lr, lr, #1
  402e0c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402e10:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402e14:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402e18:	d204      	bcs.n	402e24 <__aeabi_dmul+0x80>
  402e1a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402e1e:	416d      	adcs	r5, r5
  402e20:	eb46 0606 	adc.w	r6, r6, r6
  402e24:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402e28:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402e2c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402e30:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402e34:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402e38:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402e3c:	bf88      	it	hi
  402e3e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402e42:	d81e      	bhi.n	402e82 <__aeabi_dmul+0xde>
  402e44:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402e48:	bf08      	it	eq
  402e4a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402e4e:	f150 0000 	adcs.w	r0, r0, #0
  402e52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402e56:	bd70      	pop	{r4, r5, r6, pc}
  402e58:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402e5c:	ea46 0101 	orr.w	r1, r6, r1
  402e60:	ea40 0002 	orr.w	r0, r0, r2
  402e64:	ea81 0103 	eor.w	r1, r1, r3
  402e68:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402e6c:	bfc2      	ittt	gt
  402e6e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402e72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402e76:	bd70      	popgt	{r4, r5, r6, pc}
  402e78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e7c:	f04f 0e00 	mov.w	lr, #0
  402e80:	3c01      	subs	r4, #1
  402e82:	f300 80ab 	bgt.w	402fdc <__aeabi_dmul+0x238>
  402e86:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402e8a:	bfde      	ittt	le
  402e8c:	2000      	movle	r0, #0
  402e8e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402e92:	bd70      	pople	{r4, r5, r6, pc}
  402e94:	f1c4 0400 	rsb	r4, r4, #0
  402e98:	3c20      	subs	r4, #32
  402e9a:	da35      	bge.n	402f08 <__aeabi_dmul+0x164>
  402e9c:	340c      	adds	r4, #12
  402e9e:	dc1b      	bgt.n	402ed8 <__aeabi_dmul+0x134>
  402ea0:	f104 0414 	add.w	r4, r4, #20
  402ea4:	f1c4 0520 	rsb	r5, r4, #32
  402ea8:	fa00 f305 	lsl.w	r3, r0, r5
  402eac:	fa20 f004 	lsr.w	r0, r0, r4
  402eb0:	fa01 f205 	lsl.w	r2, r1, r5
  402eb4:	ea40 0002 	orr.w	r0, r0, r2
  402eb8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402ebc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ec0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402ec4:	fa21 f604 	lsr.w	r6, r1, r4
  402ec8:	eb42 0106 	adc.w	r1, r2, r6
  402ecc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402ed0:	bf08      	it	eq
  402ed2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402ed6:	bd70      	pop	{r4, r5, r6, pc}
  402ed8:	f1c4 040c 	rsb	r4, r4, #12
  402edc:	f1c4 0520 	rsb	r5, r4, #32
  402ee0:	fa00 f304 	lsl.w	r3, r0, r4
  402ee4:	fa20 f005 	lsr.w	r0, r0, r5
  402ee8:	fa01 f204 	lsl.w	r2, r1, r4
  402eec:	ea40 0002 	orr.w	r0, r0, r2
  402ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ef4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402ef8:	f141 0100 	adc.w	r1, r1, #0
  402efc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f00:	bf08      	it	eq
  402f02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f06:	bd70      	pop	{r4, r5, r6, pc}
  402f08:	f1c4 0520 	rsb	r5, r4, #32
  402f0c:	fa00 f205 	lsl.w	r2, r0, r5
  402f10:	ea4e 0e02 	orr.w	lr, lr, r2
  402f14:	fa20 f304 	lsr.w	r3, r0, r4
  402f18:	fa01 f205 	lsl.w	r2, r1, r5
  402f1c:	ea43 0302 	orr.w	r3, r3, r2
  402f20:	fa21 f004 	lsr.w	r0, r1, r4
  402f24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402f28:	fa21 f204 	lsr.w	r2, r1, r4
  402f2c:	ea20 0002 	bic.w	r0, r0, r2
  402f30:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402f34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f38:	bf08      	it	eq
  402f3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f3e:	bd70      	pop	{r4, r5, r6, pc}
  402f40:	f094 0f00 	teq	r4, #0
  402f44:	d10f      	bne.n	402f66 <__aeabi_dmul+0x1c2>
  402f46:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402f4a:	0040      	lsls	r0, r0, #1
  402f4c:	eb41 0101 	adc.w	r1, r1, r1
  402f50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402f54:	bf08      	it	eq
  402f56:	3c01      	subeq	r4, #1
  402f58:	d0f7      	beq.n	402f4a <__aeabi_dmul+0x1a6>
  402f5a:	ea41 0106 	orr.w	r1, r1, r6
  402f5e:	f095 0f00 	teq	r5, #0
  402f62:	bf18      	it	ne
  402f64:	4770      	bxne	lr
  402f66:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402f6a:	0052      	lsls	r2, r2, #1
  402f6c:	eb43 0303 	adc.w	r3, r3, r3
  402f70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402f74:	bf08      	it	eq
  402f76:	3d01      	subeq	r5, #1
  402f78:	d0f7      	beq.n	402f6a <__aeabi_dmul+0x1c6>
  402f7a:	ea43 0306 	orr.w	r3, r3, r6
  402f7e:	4770      	bx	lr
  402f80:	ea94 0f0c 	teq	r4, ip
  402f84:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402f88:	bf18      	it	ne
  402f8a:	ea95 0f0c 	teqne	r5, ip
  402f8e:	d00c      	beq.n	402faa <__aeabi_dmul+0x206>
  402f90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402f94:	bf18      	it	ne
  402f96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402f9a:	d1d1      	bne.n	402f40 <__aeabi_dmul+0x19c>
  402f9c:	ea81 0103 	eor.w	r1, r1, r3
  402fa0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fa4:	f04f 0000 	mov.w	r0, #0
  402fa8:	bd70      	pop	{r4, r5, r6, pc}
  402faa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402fae:	bf06      	itte	eq
  402fb0:	4610      	moveq	r0, r2
  402fb2:	4619      	moveq	r1, r3
  402fb4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402fb8:	d019      	beq.n	402fee <__aeabi_dmul+0x24a>
  402fba:	ea94 0f0c 	teq	r4, ip
  402fbe:	d102      	bne.n	402fc6 <__aeabi_dmul+0x222>
  402fc0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402fc4:	d113      	bne.n	402fee <__aeabi_dmul+0x24a>
  402fc6:	ea95 0f0c 	teq	r5, ip
  402fca:	d105      	bne.n	402fd8 <__aeabi_dmul+0x234>
  402fcc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402fd0:	bf1c      	itt	ne
  402fd2:	4610      	movne	r0, r2
  402fd4:	4619      	movne	r1, r3
  402fd6:	d10a      	bne.n	402fee <__aeabi_dmul+0x24a>
  402fd8:	ea81 0103 	eor.w	r1, r1, r3
  402fdc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fe0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402fe4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402fe8:	f04f 0000 	mov.w	r0, #0
  402fec:	bd70      	pop	{r4, r5, r6, pc}
  402fee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ff2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402ff6:	bd70      	pop	{r4, r5, r6, pc}

00402ff8 <__aeabi_ddiv>:
  402ff8:	b570      	push	{r4, r5, r6, lr}
  402ffa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402ffe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403002:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403006:	bf1d      	ittte	ne
  403008:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40300c:	ea94 0f0c 	teqne	r4, ip
  403010:	ea95 0f0c 	teqne	r5, ip
  403014:	f000 f8a7 	bleq	403166 <__aeabi_ddiv+0x16e>
  403018:	eba4 0405 	sub.w	r4, r4, r5
  40301c:	ea81 0e03 	eor.w	lr, r1, r3
  403020:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403024:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403028:	f000 8088 	beq.w	40313c <__aeabi_ddiv+0x144>
  40302c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403030:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403034:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403038:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40303c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403040:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403044:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403048:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40304c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403050:	429d      	cmp	r5, r3
  403052:	bf08      	it	eq
  403054:	4296      	cmpeq	r6, r2
  403056:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40305a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40305e:	d202      	bcs.n	403066 <__aeabi_ddiv+0x6e>
  403060:	085b      	lsrs	r3, r3, #1
  403062:	ea4f 0232 	mov.w	r2, r2, rrx
  403066:	1ab6      	subs	r6, r6, r2
  403068:	eb65 0503 	sbc.w	r5, r5, r3
  40306c:	085b      	lsrs	r3, r3, #1
  40306e:	ea4f 0232 	mov.w	r2, r2, rrx
  403072:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403076:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40307a:	ebb6 0e02 	subs.w	lr, r6, r2
  40307e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403082:	bf22      	ittt	cs
  403084:	1ab6      	subcs	r6, r6, r2
  403086:	4675      	movcs	r5, lr
  403088:	ea40 000c 	orrcs.w	r0, r0, ip
  40308c:	085b      	lsrs	r3, r3, #1
  40308e:	ea4f 0232 	mov.w	r2, r2, rrx
  403092:	ebb6 0e02 	subs.w	lr, r6, r2
  403096:	eb75 0e03 	sbcs.w	lr, r5, r3
  40309a:	bf22      	ittt	cs
  40309c:	1ab6      	subcs	r6, r6, r2
  40309e:	4675      	movcs	r5, lr
  4030a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4030a4:	085b      	lsrs	r3, r3, #1
  4030a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4030aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4030ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4030b2:	bf22      	ittt	cs
  4030b4:	1ab6      	subcs	r6, r6, r2
  4030b6:	4675      	movcs	r5, lr
  4030b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4030bc:	085b      	lsrs	r3, r3, #1
  4030be:	ea4f 0232 	mov.w	r2, r2, rrx
  4030c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4030c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4030ca:	bf22      	ittt	cs
  4030cc:	1ab6      	subcs	r6, r6, r2
  4030ce:	4675      	movcs	r5, lr
  4030d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4030d4:	ea55 0e06 	orrs.w	lr, r5, r6
  4030d8:	d018      	beq.n	40310c <__aeabi_ddiv+0x114>
  4030da:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4030de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4030e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4030e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4030ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4030ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4030f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4030f6:	d1c0      	bne.n	40307a <__aeabi_ddiv+0x82>
  4030f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4030fc:	d10b      	bne.n	403116 <__aeabi_ddiv+0x11e>
  4030fe:	ea41 0100 	orr.w	r1, r1, r0
  403102:	f04f 0000 	mov.w	r0, #0
  403106:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40310a:	e7b6      	b.n	40307a <__aeabi_ddiv+0x82>
  40310c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403110:	bf04      	itt	eq
  403112:	4301      	orreq	r1, r0
  403114:	2000      	moveq	r0, #0
  403116:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40311a:	bf88      	it	hi
  40311c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403120:	f63f aeaf 	bhi.w	402e82 <__aeabi_dmul+0xde>
  403124:	ebb5 0c03 	subs.w	ip, r5, r3
  403128:	bf04      	itt	eq
  40312a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40312e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403132:	f150 0000 	adcs.w	r0, r0, #0
  403136:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40313a:	bd70      	pop	{r4, r5, r6, pc}
  40313c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403140:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403144:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403148:	bfc2      	ittt	gt
  40314a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40314e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403152:	bd70      	popgt	{r4, r5, r6, pc}
  403154:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403158:	f04f 0e00 	mov.w	lr, #0
  40315c:	3c01      	subs	r4, #1
  40315e:	e690      	b.n	402e82 <__aeabi_dmul+0xde>
  403160:	ea45 0e06 	orr.w	lr, r5, r6
  403164:	e68d      	b.n	402e82 <__aeabi_dmul+0xde>
  403166:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40316a:	ea94 0f0c 	teq	r4, ip
  40316e:	bf08      	it	eq
  403170:	ea95 0f0c 	teqeq	r5, ip
  403174:	f43f af3b 	beq.w	402fee <__aeabi_dmul+0x24a>
  403178:	ea94 0f0c 	teq	r4, ip
  40317c:	d10a      	bne.n	403194 <__aeabi_ddiv+0x19c>
  40317e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403182:	f47f af34 	bne.w	402fee <__aeabi_dmul+0x24a>
  403186:	ea95 0f0c 	teq	r5, ip
  40318a:	f47f af25 	bne.w	402fd8 <__aeabi_dmul+0x234>
  40318e:	4610      	mov	r0, r2
  403190:	4619      	mov	r1, r3
  403192:	e72c      	b.n	402fee <__aeabi_dmul+0x24a>
  403194:	ea95 0f0c 	teq	r5, ip
  403198:	d106      	bne.n	4031a8 <__aeabi_ddiv+0x1b0>
  40319a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40319e:	f43f aefd 	beq.w	402f9c <__aeabi_dmul+0x1f8>
  4031a2:	4610      	mov	r0, r2
  4031a4:	4619      	mov	r1, r3
  4031a6:	e722      	b.n	402fee <__aeabi_dmul+0x24a>
  4031a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4031ac:	bf18      	it	ne
  4031ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4031b2:	f47f aec5 	bne.w	402f40 <__aeabi_dmul+0x19c>
  4031b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4031ba:	f47f af0d 	bne.w	402fd8 <__aeabi_dmul+0x234>
  4031be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4031c2:	f47f aeeb 	bne.w	402f9c <__aeabi_dmul+0x1f8>
  4031c6:	e712      	b.n	402fee <__aeabi_dmul+0x24a>

004031c8 <__aeabi_d2f>:
  4031c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4031cc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4031d0:	bf24      	itt	cs
  4031d2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4031d6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4031da:	d90d      	bls.n	4031f8 <__aeabi_d2f+0x30>
  4031dc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4031e0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4031e4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4031e8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4031ec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4031f0:	bf08      	it	eq
  4031f2:	f020 0001 	biceq.w	r0, r0, #1
  4031f6:	4770      	bx	lr
  4031f8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4031fc:	d121      	bne.n	403242 <__aeabi_d2f+0x7a>
  4031fe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  403202:	bfbc      	itt	lt
  403204:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403208:	4770      	bxlt	lr
  40320a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40320e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  403212:	f1c2 0218 	rsb	r2, r2, #24
  403216:	f1c2 0c20 	rsb	ip, r2, #32
  40321a:	fa10 f30c 	lsls.w	r3, r0, ip
  40321e:	fa20 f002 	lsr.w	r0, r0, r2
  403222:	bf18      	it	ne
  403224:	f040 0001 	orrne.w	r0, r0, #1
  403228:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40322c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403230:	fa03 fc0c 	lsl.w	ip, r3, ip
  403234:	ea40 000c 	orr.w	r0, r0, ip
  403238:	fa23 f302 	lsr.w	r3, r3, r2
  40323c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403240:	e7cc      	b.n	4031dc <__aeabi_d2f+0x14>
  403242:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403246:	d107      	bne.n	403258 <__aeabi_d2f+0x90>
  403248:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40324c:	bf1e      	ittt	ne
  40324e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  403252:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403256:	4770      	bxne	lr
  403258:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40325c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403260:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403264:	4770      	bx	lr
  403266:	bf00      	nop

00403268 <__libc_init_array>:
  403268:	b570      	push	{r4, r5, r6, lr}
  40326a:	4e0d      	ldr	r6, [pc, #52]	; (4032a0 <__libc_init_array+0x38>)
  40326c:	4c0d      	ldr	r4, [pc, #52]	; (4032a4 <__libc_init_array+0x3c>)
  40326e:	1ba4      	subs	r4, r4, r6
  403270:	10a4      	asrs	r4, r4, #2
  403272:	2500      	movs	r5, #0
  403274:	42a5      	cmp	r5, r4
  403276:	d109      	bne.n	40328c <__libc_init_array+0x24>
  403278:	4e0b      	ldr	r6, [pc, #44]	; (4032a8 <__libc_init_array+0x40>)
  40327a:	4c0c      	ldr	r4, [pc, #48]	; (4032ac <__libc_init_array+0x44>)
  40327c:	f000 f9ae 	bl	4035dc <_init>
  403280:	1ba4      	subs	r4, r4, r6
  403282:	10a4      	asrs	r4, r4, #2
  403284:	2500      	movs	r5, #0
  403286:	42a5      	cmp	r5, r4
  403288:	d105      	bne.n	403296 <__libc_init_array+0x2e>
  40328a:	bd70      	pop	{r4, r5, r6, pc}
  40328c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  403290:	4798      	blx	r3
  403292:	3501      	adds	r5, #1
  403294:	e7ee      	b.n	403274 <__libc_init_array+0xc>
  403296:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  40329a:	4798      	blx	r3
  40329c:	3501      	adds	r5, #1
  40329e:	e7f2      	b.n	403286 <__libc_init_array+0x1e>
  4032a0:	004035e8 	.word	0x004035e8
  4032a4:	004035e8 	.word	0x004035e8
  4032a8:	004035e8 	.word	0x004035e8
  4032ac:	004035ec 	.word	0x004035ec

004032b0 <memset>:
  4032b0:	4402      	add	r2, r0
  4032b2:	4603      	mov	r3, r0
  4032b4:	4293      	cmp	r3, r2
  4032b6:	d100      	bne.n	4032ba <memset+0xa>
  4032b8:	4770      	bx	lr
  4032ba:	f803 1b01 	strb.w	r1, [r3], #1
  4032be:	e7f9      	b.n	4032b4 <memset+0x4>
  4032c0:	682f2e2e 	.word	0x682f2e2e
  4032c4:	692f6c61 	.word	0x692f6c61
  4032c8:	756c636e 	.word	0x756c636e
  4032cc:	682f6564 	.word	0x682f6564
  4032d0:	775f6c61 	.word	0x775f6c61
  4032d4:	682e7464 	.word	0x682e7464
  4032d8:	00000000 	.word	0x00000000
  4032dc:	682f2e2e 	.word	0x682f2e2e
  4032e0:	732f6c61 	.word	0x732f6c61
  4032e4:	682f6372 	.word	0x682f6372
  4032e8:	615f6c61 	.word	0x615f6c61
  4032ec:	735f6364 	.word	0x735f6364
  4032f0:	2e636e79 	.word	0x2e636e79
  4032f4:	00000063 	.word	0x00000063
  4032f8:	682f2e2e 	.word	0x682f2e2e
  4032fc:	732f6c61 	.word	0x732f6c61
  403300:	682f6372 	.word	0x682f6372
  403304:	695f6c61 	.word	0x695f6c61
  403308:	6d5f6332 	.word	0x6d5f6332
  40330c:	6e79735f 	.word	0x6e79735f
  403310:	00632e63 	.word	0x00632e63
  403314:	682f2e2e 	.word	0x682f2e2e
  403318:	732f6c61 	.word	0x732f6c61
  40331c:	682f6372 	.word	0x682f6372
  403320:	695f6c61 	.word	0x695f6c61
  403324:	00632e6f 	.word	0x00632e6f
  403328:	682f2e2e 	.word	0x682f2e2e
  40332c:	732f6c61 	.word	0x732f6c61
  403330:	682f6372 	.word	0x682f6372
  403334:	705f6c61 	.word	0x705f6c61
  403338:	632e6d77 	.word	0x632e6d77
  40333c:	00000000 	.word	0x00000000
  403340:	682f2e2e 	.word	0x682f2e2e
  403344:	732f6c61 	.word	0x732f6c61
  403348:	682f6372 	.word	0x682f6372
  40334c:	735f6c61 	.word	0x735f6c61
  403350:	6d5f6970 	.word	0x6d5f6970
  403354:	6e79735f 	.word	0x6e79735f
  403358:	00632e63 	.word	0x00632e63
  40335c:	682f2e2e 	.word	0x682f2e2e
  403360:	732f6c61 	.word	0x732f6c61
  403364:	682f6372 	.word	0x682f6372
  403368:	745f6c61 	.word	0x745f6c61
  40336c:	72656d69 	.word	0x72656d69
  403370:	0000632e 	.word	0x0000632e
  403374:	682f2e2e 	.word	0x682f2e2e
  403378:	752f6c61 	.word	0x752f6c61
  40337c:	736c6974 	.word	0x736c6974
  403380:	6372732f 	.word	0x6372732f
  403384:	6974752f 	.word	0x6974752f
  403388:	6c5f736c 	.word	0x6c5f736c
  40338c:	2e747369 	.word	0x2e747369
  403390:	00000063 	.word	0x00000063

00403394 <_afecs>:
  403394:	00000000 2f843100 03000000 ffffffff     .....1./........
  4033a4:	0000ffff 00000000 00000000 00000000     ................
  4033b4:	0000010c 00000000 00000000 00000000     ................
  4033c4:	00000000 00000200 00000200 00000200     ................
  4033d4:	00000200 00000200 00000200 00000200     ................
  4033e4:	00000200 00000200 00000200 00000200     ................
  4033f4:	00000200 682f2e2e 612f6c70 2f636566     ....../hpl/afec/
  403404:	5f6c7068 63656661 0000632e              hpl_afec.c..

00403410 <_ext_irq>:
  403410:	00000000 03c08000 03c08020 03c08020     ........ ... ...
  403420:	00000000 03c00000 00008020 00000001     ........ .......
  403430:	00000002 000000f2 000000f2 00000000     ................
  403440:	000000f0 00000002                       ........

00403448 <_pio_irq_n>:
  403448:	00100b0a 682f2e2e 702f6c70 682f6f69     ....../hpl/pio/h
  403458:	705f6c70 655f6f69 632e7478 00000000     pl_pio_ext.c....

00403468 <_pwms>:
  403468:	40020000 0000001f 00010001 00000001     ...@............
  403478:	00000001 000000ff 00000000 00000004     ................
	...
  403494:	00000004 004034f0 00000000 204000dc     .....4@.......@ 
  4034a4:	4005c000 0000003c 00010001 00000001     ...@<...........
  4034b4:	00000001 000000ff 00000000 00000004     ................
	...
  4034d0:	00000001 004034e0 00000000 204000d0     .....4@.......@ 

004034e0 <_ch_cfg1>:
  4034e0:	00000000 00000208 00000400 00000200     ................

004034f0 <_ch_cfg0>:
  4034f0:	00000000 00000207 00000400 00000200     ................
  403500:	00000001 00000207 00000400 00000200     ................
  403510:	00000002 00000207 00000400 00000200     ................
  403520:	00000003 00000207 00000400 00000200     ................
  403530:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  403540:	632e6d77 00000000                       wm.c....

00403548 <spi_regs>:
  403548:	00000000 80000000 00000001 0496fa02     ................
  403558:	0000ffff 682f2e2e 732f6c70 682f6970     ....../hpl/spi/h
  403568:	735f6c70 632e6970 00000000 682f2e2e     pl_spi.c....../h
  403578:	742f6c70 70682f63 63745f6c 0000632e     pl/tc/hpl_tc.c..

00403588 <_i2cm_sync_cfgs>:
  403588:	40018000 00000020 00000000 00000000     ...@ ...........
  403598:	0002baba 000249f0 682f2e2e 742f6c70     .....I..../hpl/t
  4035a8:	73686977 6c70682f 6977745f 632e7368     wihs/hpl_twihs.c
  4035b8:	00000000 682f2e2e 772f6c70 682f7464     ....../hpl/wdt/h
  4035c8:	775f6c70 632e7464 00000000 bbccddee     pl_wdt.c........
  4035d8:	000000aa                                ....

004035dc <_init>:
  4035dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4035de:	bf00      	nop
  4035e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4035e2:	bc08      	pop	{r3}
  4035e4:	469e      	mov	lr, r3
  4035e6:	4770      	bx	lr

004035e8 <__init_array_start>:
  4035e8:	0040017d 	.word	0x0040017d

004035ec <_fini>:
  4035ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4035ee:	bf00      	nop
  4035f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4035f2:	bc08      	pop	{r3}
  4035f4:	469e      	mov	lr, r3
  4035f6:	4770      	bx	lr

004035f8 <__fini_array_start>:
  4035f8:	00400159 	.word	0x00400159
