<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>compute_row_operations</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>214</Best-caseLatency>
            <Average-caseLatency>241</Average-caseLatency>
            <Worst-caseLatency>245</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.140 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.410 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.450 us</Worst-caseRealTimeLatency>
            <Interval-min>215</Interval-min>
            <Interval-max>246</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../compute_row_operations.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>45</DSP>
            <FF>14321</FF>
            <LUT>14958</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>compute_row_operations</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>compute_row_operations</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>compute_row_operations</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>compute_row_operations</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261</InstName>
                    <ModuleName>compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>261</ID>
                    <BindInstances>icmp_ln15_fu_291_p2 add_ln15_fu_297_p2 icmp_ln17_fu_306_p2 select_ln15_fu_312_p3 select_ln15_1_fu_374_p3 add_ln15_1_fu_381_p2 select_ln15_2_fu_387_p3 add_ln17_fu_346_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278</InstName>
                    <ModuleName>compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>278</ID>
                    <BindInstances>icmp_ln23_fu_293_p2 add_ln23_fu_299_p2 icmp_ln25_fu_308_p2 select_ln23_fu_314_p3 select_ln23_1_fu_376_p3 add_ln23_1_fu_383_p2 select_ln23_2_fu_389_p3 add_ln25_fu_348_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295</InstName>
                    <ModuleName>compute_row_operations_Pipeline_VITIS_LOOP_31_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>295</ID>
                    <BindInstances>icmp_ln31_fu_110_p2 add_ln31_fu_116_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305</InstName>
                    <ModuleName>compute_row_operations_Pipeline_VITIS_LOOP_37_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>305</ID>
                    <BindInstances>cmp61_9_fu_963_p2 cmp61_8_fu_969_p2 cmp61_7_fu_975_p2 cmp61_6_fu_981_p2 cmp61_5_fu_987_p2 cmp61_4_fu_993_p2 cmp61_3_fu_999_p2 cmp61_2_fu_1005_p2 cmp61_1_fu_1011_p2 cmp61_fu_1017_p2 icmp_ln37_fu_1031_p2 add_ln37_fu_1037_p2 icmp_ln38_fu_1062_p2 icmp_ln55_fu_1104_p2 icmp_ln55_1_fu_1110_p2 or_ln55_fu_1165_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U58 and_ln55_fu_1169_p2 and_ln54_fu_1174_p2 fpext_32ns_64_2_no_dsp_1_U53 sign_minpos_fu_1511_p2 min1_20_fu_1192_p3 minpos_fu_3229_p2 minpos_10_fu_3682_p2 icmp_ln55_2_fu_1147_p2 icmp_ln55_3_fu_1153_p2 or_ln55_1_fu_1159_p2 icmp_ln55_4_fu_1265_p2 icmp_ln55_5_fu_1271_p2 or_ln55_2_fu_1277_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U58 and_ln55_1_fu_1283_p2 fpext_32ns_64_2_no_dsp_1_U54 fcmp_32ns_32ns_1_2_no_dsp_1_U59 and_ln60_fu_1288_p2 min2_3_fu_1325_p6 and_ln55_2_fu_1299_p2 and_ln55_3_fu_1305_p2 sign_minpos_2_fu_3242_p3 xor_ln54_fu_1311_p2 sparsemux_7_2_32_1_1_U72 min2_fu_1345_p3 sext_ln661_1_fu_3247_p3 empty_fu_3254_p2 minpos_1_fu_3259_p3 row_sign_1_fu_1352_p2 icmp_ln55_6_fu_1387_p2 icmp_ln55_7_fu_1393_p2 or_ln55_3_fu_1399_p2 icmp_ln55_8_fu_1532_p2 icmp_ln55_9_fu_1538_p2 or_ln55_4_fu_1544_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U60 fpext_32ns_64_2_no_dsp_1_U55 icmp_ln60_fu_1567_p2 icmp_ln60_1_fu_1573_p2 or_ln60_fu_1579_p2 and_ln60_1_fu_1585_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U61 and_ln60_2_fu_1590_p2 min2_7_fu_1631_p6 and_ln55_5_fu_1602_p2 and_ln55_4_fu_1607_p2 and_ln55_6_fu_1612_p2 sign_minpos_4_fu_3275_p3 xor_ln54_1_fu_1618_p2 sparsemux_7_2_32_1_1_U73 min1_21_fu_1650_p3 minpos_2_fu_3281_p3 row_sign_2_fu_1405_p2 icmp_ln55_10_fu_1688_p2 icmp_ln55_11_fu_1694_p2 or_ln55_5_fu_1700_p2 icmp_ln55_12_fu_2024_p2 icmp_ln55_13_fu_2030_p2 or_ln55_6_fu_2036_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U59 fpext_32ns_64_2_no_dsp_1_U56 icmp_ln60_2_fu_2059_p2 icmp_ln60_3_fu_2065_p2 or_ln60_1_fu_2071_p2 and_ln60_3_fu_2077_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U60 and_ln60_4_fu_2082_p2 min2_11_fu_2123_p6 and_ln55_8_fu_2094_p2 and_ln55_7_fu_2099_p2 and_ln55_9_fu_2104_p2 sign_minpos_6_fu_3292_p3 xor_ln54_2_fu_2110_p2 sparsemux_7_2_32_1_1_U77 min1_22_fu_2142_p3 minpos_3_fu_3298_p3 row_sign_3_fu_1410_p2 icmp_ln55_14_fu_2180_p2 icmp_ln55_15_fu_2186_p2 or_ln55_7_fu_2192_p2 icmp_ln55_16_fu_2275_p2 icmp_ln55_17_fu_2281_p2 or_ln55_8_fu_2287_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U62 fpext_32ns_64_2_no_dsp_1_U57 icmp_ln60_4_fu_2310_p2 icmp_ln60_5_fu_2316_p2 or_ln60_2_fu_2322_p2 and_ln60_5_fu_2328_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U63 and_ln60_6_fu_2333_p2 min2_15_fu_2374_p6 and_ln55_11_fu_2345_p2 and_ln55_10_fu_2350_p2 and_ln55_12_fu_2355_p2 sign_minpos_8_fu_3313_p3 xor_ln54_3_fu_2361_p2 sparsemux_7_2_32_1_1_U78 min1_23_fu_2393_p3 minpos_4_fu_3319_p3 row_sign_4_fu_1415_p2 icmp_ln55_18_fu_2431_p2 icmp_ln55_19_fu_2437_p2 or_ln55_9_fu_2443_p2 icmp_ln55_20_fu_2466_p2 icmp_ln55_21_fu_2472_p2 or_ln55_10_fu_2478_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U61 fpext_32ns_64_2_no_dsp_1_U53 icmp_ln60_6_fu_2501_p2 icmp_ln60_7_fu_2507_p2 or_ln60_3_fu_2513_p2 and_ln60_7_fu_2519_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U62 and_ln60_8_fu_2524_p2 min2_19_fu_2565_p6 and_ln55_14_fu_2536_p2 and_ln55_13_fu_2541_p2 and_ln55_15_fu_2546_p2 sign_minpos_10_fu_3330_p3 xor_ln54_4_fu_2552_p2 sparsemux_7_2_32_1_1_U79 min1_24_fu_2584_p3 minpos_5_fu_3336_p3 row_sign_5_fu_1432_p2 icmp_ln55_22_fu_2622_p2 icmp_ln55_23_fu_2628_p2 or_ln55_11_fu_2634_p2 icmp_ln55_24_fu_2657_p2 icmp_ln55_25_fu_2663_p2 or_ln55_12_fu_2669_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U64 fpext_32ns_64_2_no_dsp_1_U54 icmp_ln60_8_fu_2692_p2 icmp_ln60_9_fu_2698_p2 or_ln60_4_fu_2704_p2 and_ln60_9_fu_2710_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U65 and_ln60_10_fu_2715_p2 min2_23_fu_2756_p6 and_ln55_17_fu_2727_p2 and_ln55_16_fu_2732_p2 and_ln55_18_fu_2737_p2 sign_minpos_12_fu_3347_p3 xor_ln54_5_fu_2743_p2 sparsemux_7_2_32_1_1_U80 min1_25_fu_2775_p3 minpos_6_fu_3353_p3 row_sign_6_fu_1450_p2 icmp_ln55_26_fu_2813_p2 icmp_ln55_27_fu_2819_p2 or_ln55_13_fu_2825_p2 icmp_ln55_28_fu_2848_p2 icmp_ln55_29_fu_2854_p2 or_ln55_14_fu_2860_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U63 fpext_32ns_64_2_no_dsp_1_U55 icmp_ln60_10_fu_2883_p2 icmp_ln60_11_fu_2889_p2 or_ln60_5_fu_2895_p2 and_ln60_11_fu_2901_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U64 and_ln60_12_fu_2906_p2 min2_27_fu_2947_p6 and_ln55_20_fu_2918_p2 and_ln55_19_fu_2923_p2 and_ln55_21_fu_2928_p2 sign_minpos_14_fu_3364_p3 xor_ln54_6_fu_2934_p2 sparsemux_7_2_32_1_1_U81 min1_26_fu_2966_p3 minpos_7_fu_3370_p3 row_sign_7_fu_1706_p2 icmp_ln55_30_fu_3004_p2 icmp_ln55_31_fu_3010_p2 or_ln55_15_fu_3016_p2 icmp_ln55_32_fu_3039_p2 icmp_ln55_33_fu_3045_p2 or_ln55_16_fu_3051_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U66 fpext_32ns_64_2_no_dsp_1_U56 icmp_ln60_12_fu_3074_p2 icmp_ln60_13_fu_3080_p2 or_ln60_6_fu_3086_p2 and_ln60_13_fu_3092_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U67 and_ln60_14_fu_3097_p2 min2_31_fu_3138_p6 and_ln55_23_fu_3109_p2 and_ln55_22_fu_3114_p2 and_ln55_24_fu_3119_p2 sign_minpos_16_fu_3381_p3 xor_ln54_7_fu_3125_p2 sparsemux_7_2_32_1_1_U82 min1_27_fu_3157_p3 minpos_8_fu_3387_p3 row_sign_8_fu_1710_p2 icmp_ln55_34_fu_3195_p2 icmp_ln55_35_fu_3201_p2 or_ln55_17_fu_3207_p2 icmp_ln55_36_fu_3411_p2 icmp_ln55_37_fu_3417_p2 or_ln55_18_fu_3423_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U65 fpext_32ns_64_2_no_dsp_1_U57 icmp_ln60_14_fu_3446_p2 icmp_ln60_15_fu_3452_p2 or_ln60_7_fu_3458_p2 and_ln60_15_fu_3464_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U66 and_ln60_16_fu_3469_p2 min2_35_fu_3517_p6 and_ln55_26_fu_3481_p2 and_ln55_25_fu_3486_p2 and_ln55_27_fu_3491_p2 sign_minpos_19_fu_3549_p20 xor_ln54_8_fu_3504_p2 sparsemux_7_2_32_1_1_U84 min1_19_fu_3644_p20 minpos_10_fu_3682_p20 row_sign_10_fu_1838_p20 sel_tmp90_fu_1720_p2 sel_tmp91_fu_1725_p2 sel_tmp94_demorgan_fu_1492_p2 sel_tmp94_fu_1730_p2 sel_tmp95_fu_1735_p2 sel_tmp100_demorgan_fu_1496_p2 sel_tmp100_fu_1740_p2 sel_tmp101_fu_1745_p2 sel_tmp108_demorgan_fu_1501_p2 sel_tmp108_fu_1750_p2 sel_tmp109_fu_1755_p2 sel_tmp118_demorgan_fu_1506_p2 sel_tmp118_fu_1760_p2 sel_tmp119_fu_1765_p2 sel_tmp130_demorgan_fu_1770_p2 sel_tmp130_fu_1774_p2 sel_tmp131_fu_1780_p2 sel_tmp144_demorgan_fu_1785_p2 sel_tmp144_fu_1790_p2 sel_tmp145_fu_1796_p2 sel_tmp160_demorgan_fu_1801_p2 sel_tmp160_fu_1806_p2 sel_tmp161_fu_1812_p2 sparsemux_21_9_1_1_1_U85 sparsemux_21_9_1_1_1_U74 sparsemux_21_9_32_1_1_U86 sparsemux_21_9_32_1_1_U87 sparsemux_21_9_5_1_1_U88 sparsemux_7_2_1_1_1_U68 xor_ln77_fu_1879_p2 xor_ln77_1_fu_1884_p2 uitofp_32ns_32_4_no_dsp_1_U47 fmul_32ns_32ns_32_3_max_dsp_1_U36 fsub_32ns_32ns_32_4_full_dsp_1_U30 fmul_32ns_32ns_32_3_max_dsp_1_U40 sparsemux_7_2_1_1_1_U69 xor_ln77_2_fu_1895_p2 xor_ln77_3_fu_1900_p2 uitofp_32ns_32_4_no_dsp_1_U48 fmul_32ns_32ns_32_3_max_dsp_1_U37 fsub_32ns_32ns_32_4_full_dsp_1_U31 fmul_32ns_32ns_32_3_max_dsp_1_U41 sparsemux_7_2_1_1_1_U70 xor_ln77_4_fu_1911_p2 xor_ln77_5_fu_1916_p2 uitofp_32ns_32_4_no_dsp_1_U49 fmul_32ns_32ns_32_3_max_dsp_1_U38 fsub_32ns_32ns_32_4_full_dsp_1_U32 fmul_32ns_32ns_32_3_max_dsp_1_U42 sparsemux_7_2_1_1_1_U71 xor_ln77_6_fu_1927_p2 xor_ln77_7_fu_1932_p2 uitofp_32ns_32_4_no_dsp_1_U50 fmul_32ns_32ns_32_3_max_dsp_1_U39 fsub_32ns_32ns_32_4_full_dsp_1_U33 fmul_32ns_32ns_32_3_max_dsp_1_U43 sparsemux_7_2_1_1_1_U75 xor_ln77_8_fu_1959_p2 xor_ln77_9_fu_1964_p2 uitofp_32ns_32_4_no_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U40 fsub_32ns_32ns_32_4_full_dsp_1_U34 fmul_32ns_32ns_32_3_max_dsp_1_U44 sparsemux_7_2_1_1_1_U76 xor_ln77_10_fu_1991_p2 xor_ln77_11_fu_1996_p2 uitofp_32ns_32_4_no_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U35 fmul_32ns_32ns_32_3_max_dsp_1_U45 sparsemux_7_2_1_1_1_U68 xor_ln77_12_fu_2198_p2 xor_ln77_13_fu_2203_p2 uitofp_32ns_32_4_no_dsp_1_U47 fmul_32ns_32ns_32_3_max_dsp_1_U36 fsub_32ns_32ns_32_4_full_dsp_1_U30 fmul_32ns_32ns_32_3_max_dsp_1_U42 sparsemux_7_2_1_1_1_U69 xor_ln77_14_fu_2213_p2 xor_ln77_15_fu_2218_p2 uitofp_32ns_32_4_no_dsp_1_U48 fmul_32ns_32ns_32_3_max_dsp_1_U37 fsub_32ns_32ns_32_4_full_dsp_1_U31 fmul_32ns_32ns_32_3_max_dsp_1_U43 sparsemux_7_2_1_1_1_U70 xor_ln77_16_fu_2228_p2 xor_ln77_17_fu_2233_p2 uitofp_32ns_32_4_no_dsp_1_U49 fmul_32ns_32ns_32_3_max_dsp_1_U38 fsub_32ns_32ns_32_4_full_dsp_1_U32 fmul_32ns_32ns_32_3_max_dsp_1_U44 sparsemux_7_2_1_1_1_U71 xor_ln77_18_fu_2243_p2 xor_ln77_19_fu_2248_p2 uitofp_32ns_32_4_no_dsp_1_U50 fmul_32ns_32ns_32_3_max_dsp_1_U39 fsub_32ns_32ns_32_4_full_dsp_1_U33 fmul_32ns_32ns_32_3_max_dsp_1_U45 sparsemux_7_2_1_1_1_U83 xor_ln85_fu_3739_p2 xor_ln85_1_fu_3744_p2 uitofp_32ns_32_4_no_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U46 fsub_32ns_32ns_32_4_full_dsp_1_U34 fmul_32ns_32ns_32_3_max_dsp_1_U46</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336</InstName>
                    <ModuleName>compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                    <BindInstances>icmp_ln87_fu_329_p2 add_ln87_fu_335_p2 icmp_ln89_fu_347_p2 select_ln87_fu_353_p3 select_ln87_1_fu_469_p3 add_ln87_1_fu_361_p2 select_ln87_2_fu_367_p3 first_iter_2_fu_375_p2 sparsemux_21_4_32_1_1_U124 add_ln89_fu_395_p2 select_ln89_fu_568_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>L_cache_U L_cache_1_U L_cache_2_U L_cache_3_U L_cache_4_U L_cache_5_U L_cache_6_U L_cache_7_U L_cache_8_U L_cache_9_U non_zero_cache_U non_zero_cache_1_U non_zero_cache_2_U non_zero_cache_3_U non_zero_cache_4_U non_zero_cache_5_U non_zero_cache_6_U non_zero_cache_7_U non_zero_cache_8_U non_zero_cache_9_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2</Name>
            <Loops>
                <VITIS_LOOP_15_1_VITIS_LOOP_17_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1_VITIS_LOOP_17_2>
                        <Name>VITIS_LOOP_15_1_VITIS_LOOP_17_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_15_1_VITIS_LOOP_17_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_1_VITIS_LOOP_17_2>
                            <Name>VITIS_LOOP_15_1_VITIS_LOOP_17_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../compute_row_operations.cpp:15</SourceLocation>
                        </VITIS_LOOP_15_1_VITIS_LOOP_17_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>126</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_291_p2" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_297_p2" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_fu_306_p2" SOURCE="../compute_row_operations.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_fu_312_p3" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_1_fu_374_p3" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_381_p2" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_2_fu_387_p3" SOURCE="../compute_row_operations.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_346_p2" SOURCE="../compute_row_operations.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4</Name>
            <Loops>
                <VITIS_LOOP_23_3_VITIS_LOOP_25_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_3_VITIS_LOOP_25_4>
                        <Name>VITIS_LOOP_23_3_VITIS_LOOP_25_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_23_3_VITIS_LOOP_25_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_23_3_VITIS_LOOP_25_4>
                            <Name>VITIS_LOOP_23_3_VITIS_LOOP_25_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../compute_row_operations.cpp:23</SourceLocation>
                        </VITIS_LOOP_23_3_VITIS_LOOP_25_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_293_p2" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_299_p2" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_308_p2" SOURCE="../compute_row_operations.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_314_p3" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_1_fu_376_p3" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_383_p2" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_2_fu_389_p3" SOURCE="../compute_row_operations.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_348_p2" SOURCE="../compute_row_operations.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_row_operations_Pipeline_VITIS_LOOP_31_5</Name>
            <Loops>
                <VITIS_LOOP_31_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_5>
                        <Name>VITIS_LOOP_31_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_31_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_5>
                            <Name>VITIS_LOOP_31_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../compute_row_operations.cpp:31</SourceLocation>
                        </VITIS_LOOP_31_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_110_p2" SOURCE="../compute_row_operations.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_116_p2" SOURCE="../compute_row_operations.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_row_operations_Pipeline_VITIS_LOOP_37_6</Name>
            <Loops>
                <VITIS_LOOP_37_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_6>
                        <Name>VITIS_LOOP_37_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>0 ~ 31</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.310 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_6>
                            <Name>VITIS_LOOP_37_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../compute_row_operations.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>45</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>10015</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9019</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_9_fu_963_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_8_fu_969_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_7_fu_975_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_6_fu_981_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_5_fu_987_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_4_fu_993_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_3_fu_999_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_2_fu_1005_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_1_fu_1011_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp61_fu_1017_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_1031_p2" SOURCE="../compute_row_operations.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1037_p2" SOURCE="../compute_row_operations.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_1062_p2" SOURCE="../compute_row_operations.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_fu_1104_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_1_fu_1110_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_fu_1165_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U58" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_fu_1169_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_fu_1174_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U53" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sign_minpos_fu_1511_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_20_fu_1192_p3" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="minpos_fu_3229_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_10_fu_3682_p2" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln661" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_2_fu_1147_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_3_fu_1153_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_1_fu_1159_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_4_fu_1265_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_5_fu_1271_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_2_fu_1277_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U58" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_1_fu_1283_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U54" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U59" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_1288_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_3_fu_1325_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_2_fu_1299_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_3_fu_1305_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_2_fu_3242_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_fu_1311_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U72" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_fu_1345_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sext_ln661_1_fu_3247_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln661_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_3254_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_1_fu_3259_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_1_fu_1352_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_6_fu_1387_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_7_fu_1393_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_3_fu_1399_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_8_fu_1532_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_9_fu_1538_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_4_fu_1544_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U60" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U55" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_fu_1567_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_1_fu_1573_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_fu_1579_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_1_fu_1585_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U61" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_2_fu_1590_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_7_fu_1631_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_5_fu_1602_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_4_fu_1607_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_6_fu_1612_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_4_fu_3275_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_1_fu_1618_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U73" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_21_fu_1650_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_2_fu_3281_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_2_fu_1405_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_10_fu_1688_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_11_fu_1694_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_5_fu_1700_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_12_fu_2024_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_13_fu_2030_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_6_fu_2036_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U59" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U56" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_2_fu_2059_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_3_fu_2065_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_1_fu_2071_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_3_fu_2077_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U60" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_4_fu_2082_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_11_fu_2123_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_8_fu_2094_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_7_fu_2099_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_9_fu_2104_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_6_fu_3292_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_2_fu_2110_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U77" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_22_fu_2142_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_3_fu_3298_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_3_fu_1410_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_14_fu_2180_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_15_fu_2186_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_7_fu_2192_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_16_fu_2275_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_17_fu_2281_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_8_fu_2287_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U62" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U57" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_4_fu_2310_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_5_fu_2316_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_2_fu_2322_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_5_fu_2328_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U63" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_6_fu_2333_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_15_fu_2374_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_11_fu_2345_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_10_fu_2350_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_12_fu_2355_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_8_fu_3313_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_3_fu_2361_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U78" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_23_fu_2393_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_4_fu_3319_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_4_fu_1415_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_18_fu_2431_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_19_fu_2437_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_9_fu_2443_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_20_fu_2466_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_21_fu_2472_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_10_fu_2478_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U61" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U53" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_6_fu_2501_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_7_fu_2507_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_3_fu_2513_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_7_fu_2519_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U62" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_8_fu_2524_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_19_fu_2565_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_14_fu_2536_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_13_fu_2541_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_15_fu_2546_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_10_fu_3330_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_4_fu_2552_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U79" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_24_fu_2584_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_5_fu_3336_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_5_fu_1432_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_22_fu_2622_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_23_fu_2628_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_11_fu_2634_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_24_fu_2657_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_25_fu_2663_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_12_fu_2669_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U64" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U54" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_8_fu_2692_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_9_fu_2698_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_4_fu_2704_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_9_fu_2710_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U65" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_10_fu_2715_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_23_fu_2756_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_17_fu_2727_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_16_fu_2732_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_18_fu_2737_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_12_fu_3347_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_5_fu_2743_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U80" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_25_fu_2775_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_6_fu_3353_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_6_fu_1450_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_26_fu_2813_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_27_fu_2819_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_13_fu_2825_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_28_fu_2848_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_29_fu_2854_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_14_fu_2860_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U63" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U55" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_10_fu_2883_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_11_fu_2889_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_5_fu_2895_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_11_fu_2901_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U64" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_12_fu_2906_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_27_fu_2947_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_20_fu_2918_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_19_fu_2923_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_21_fu_2928_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_14_fu_3364_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_6_fu_2934_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U81" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_26_fu_2966_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_7_fu_3370_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_7_fu_1706_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_30_fu_3004_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_31_fu_3010_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_15_fu_3016_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_32_fu_3039_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_33_fu_3045_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_16_fu_3051_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U66" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U56" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_12_fu_3074_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_13_fu_3080_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_6_fu_3086_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_13_fu_3092_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U67" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_14_fu_3097_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_31_fu_3138_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_23_fu_3109_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_22_fu_3114_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_24_fu_3119_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_16_fu_3381_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_7_fu_3125_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U82" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_27_fu_3157_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_8_fu_3387_p3" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_8_fu_1710_p2" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_34_fu_3195_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_35_fu_3201_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_17_fu_3207_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln55_36_fu_3411_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_37_fu_3417_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_18_fu_3423_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U65" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U57" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i52_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_14_fu_3446_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_15_fu_3452_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_7_fu_3458_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_15_fu_3464_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_37_6" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U66" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_16_fu_3469_p2" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min2_35_fu_3517_p6" SOURCE="../compute_row_operations.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_26_fu_3481_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_25_fu_3486_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_27_fu_3491_p2" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="sign_minpos_19_fu_3549_p20" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_8_fu_3504_p2" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U84" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="min1_19_fu_3644_p20" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="min1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="select" PRAGMA="" RTLNAME="minpos_10_fu_3682_p20" SOURCE="../compute_row_operations.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="row_sign_10_fu_1838_p20" SOURCE="../compute_row_operations.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp90_fu_1720_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp91_fu_1725_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp94_demorgan_fu_1492_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp94_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp94_fu_1730_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp95_fu_1735_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp100_demorgan_fu_1496_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp100_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp100_fu_1740_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp101_fu_1745_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp108_demorgan_fu_1501_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp108_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp108_fu_1750_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp109_fu_1755_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp118_demorgan_fu_1506_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp118_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp118_fu_1760_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp119_fu_1765_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp130_demorgan_fu_1770_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp130_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp130_fu_1774_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp131_fu_1780_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp144_demorgan_fu_1785_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp144_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp144_fu_1790_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp145_fu_1796_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp160_demorgan_fu_1801_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp160_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp160_fu_1806_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp161_fu_1812_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_9_1_1_1_U85" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_minpos_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_9_1_1_1_U74" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662" STORAGESUBTYPE="" URAM="0" VARIABLE="row_sign_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_9_32_1_1_U86" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="min2_08_ph" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_9_32_1_1_U87" SOURCE="../compute_row_operations.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="min1_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_9_5_1_1_U88" SOURCE="/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:661" STORAGESUBTYPE="" URAM="0" VARIABLE="minpos_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U68" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_1879_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_1_fu_1884_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U47" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U30" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U40" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U69" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_2_fu_1895_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_3_fu_1900_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U48" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U31" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U41" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U70" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_4_fu_1911_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_5_fu_1916_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U49" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U32" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U42" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U71" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_6_fu_1927_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_7_fu_1932_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U50" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U39" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U33" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U75" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_8_fu_1959_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_9_fu_1964_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U51" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U40" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U34" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U44" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U76" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_10_fu_1991_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_11_fu_1996_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U52" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U41" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U35" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U68" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_12_fu_2198_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_13_fu_2203_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U47" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U30" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U42" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U69" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_14_fu_2213_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_15_fu_2218_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U48" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U31" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U70" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_16_fu_2228_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_17_fu_2233_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U49" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U32" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U44" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U71" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_18_fu_2243_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_19_fu_2248_p2" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U50" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i25_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U39" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U33" SOURCE="../compute_row_operations.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="../compute_row_operations.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U83" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_fu_3739_p2" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_1_fu_3744_p2" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U51" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U46" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_37_6" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U34" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_37_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U46" SOURCE="../compute_row_operations.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10</Name>
            <Loops>
                <VITIS_LOOP_87_9_VITIS_LOOP_89_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_9_VITIS_LOOP_89_10>
                        <Name>VITIS_LOOP_87_9_VITIS_LOOP_89_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_9_VITIS_LOOP_89_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_9_VITIS_LOOP_89_10>
                            <Name>VITIS_LOOP_87_9_VITIS_LOOP_89_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../compute_row_operations.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_9_VITIS_LOOP_89_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>446</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_329_p2" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_335_p2" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_347_p2" SOURCE="../compute_row_operations.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_353_p3" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_469_p3" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_361_p2" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_2_fu_367_p3" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_375_p2" SOURCE="../compute_row_operations.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_32_1_1_U124" SOURCE="../compute_row_operations.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_395_p2" SOURCE="../compute_row_operations.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_9_VITIS_LOOP_89_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_568_p3" SOURCE="../compute_row_operations.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_row_operations</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>214</Best-caseLatency>
                    <Average-caseLatency>241</Average-caseLatency>
                    <Worst-caseLatency>245</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>215 ~ 246</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../compute_row_operations.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>45</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>14321</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>14958</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_1_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_2_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_3_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_4_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="L_cache_5_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="L_cache_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_cache_6_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_cache_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_cache_7_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_cache_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_cache_8_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_cache_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_cache_9_U" SOURCE="../compute_row_operations.cpp:11" STORAGESIZE="32 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_cache_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_1_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_2_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_3_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_4_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_5_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_6_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_7_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_8_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="non_zero_cache_9_U" SOURCE="../compute_row_operations.cpp:12" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="non_zero_cache_9" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="rtl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="L" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="L_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="L_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="non_zero" index="1" direction="in" srcType="ap_uint&lt;1&gt; const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="non_zero_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="non_zero_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="syndrome" index="2" direction="in" srcType="ap_uint&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="syndrome_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="syndrome_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size_checks" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size_checks" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size_vnode" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size_vnode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="L_1" access="W" description="Data signal of L" range="32">
                    <fields>
                        <field offset="0" width="32" name="L" access="W" description="Bit 31 to 0 of L"/>
                    </fields>
                </register>
                <register offset="0x14" name="L_2" access="W" description="Data signal of L" range="32">
                    <fields>
                        <field offset="0" width="32" name="L" access="W" description="Bit 63 to 32 of L"/>
                    </fields>
                </register>
                <register offset="0x1c" name="non_zero_1" access="W" description="Data signal of non_zero" range="32">
                    <fields>
                        <field offset="0" width="32" name="non_zero" access="W" description="Bit 31 to 0 of non_zero"/>
                    </fields>
                </register>
                <register offset="0x20" name="non_zero_2" access="W" description="Data signal of non_zero" range="32">
                    <fields>
                        <field offset="0" width="32" name="non_zero" access="W" description="Bit 63 to 32 of non_zero"/>
                    </fields>
                </register>
                <register offset="0x28" name="syndrome_1" access="W" description="Data signal of syndrome" range="32">
                    <fields>
                        <field offset="0" width="32" name="syndrome" access="W" description="Bit 31 to 0 of syndrome"/>
                    </fields>
                </register>
                <register offset="0x2c" name="syndrome_2" access="W" description="Data signal of syndrome" range="32">
                    <fields>
                        <field offset="0" width="32" name="syndrome" access="W" description="Bit 63 to 32 of syndrome"/>
                    </fields>
                </register>
                <register offset="0x34" name="size_checks" access="W" description="Data signal of size_checks" range="32">
                    <fields>
                        <field offset="0" width="32" name="size_checks" access="W" description="Bit 31 to 0 of size_checks"/>
                    </fields>
                </register>
                <register offset="0x3c" name="size_vnode" access="W" description="Data signal of size_vnode" range="32">
                    <fields>
                        <field offset="0" width="32" name="size_vnode" access="W" description="Bit 31 to 0 of size_vnode"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="L"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="non_zero"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="syndrome"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="size_checks"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="size_vnode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="L"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="L"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="non_zero"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="16" argName="non_zero"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="syndrome"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1" final_bitwidth="8" argName="syndrome"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem1">READ_ONLY, 8 -&gt; 16, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">READ_ONLY, 1 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">L_1, 0x10, 32, W, Data signal of L, </column>
                    <column name="s_axi_control">L_2, 0x14, 32, W, Data signal of L, </column>
                    <column name="s_axi_control">non_zero_1, 0x1c, 32, W, Data signal of non_zero, </column>
                    <column name="s_axi_control">non_zero_2, 0x20, 32, W, Data signal of non_zero, </column>
                    <column name="s_axi_control">syndrome_1, 0x28, 32, W, Data signal of syndrome, </column>
                    <column name="s_axi_control">syndrome_2, 0x2c, 32, W, Data signal of syndrome, </column>
                    <column name="s_axi_control">size_checks, 0x34, 32, W, Data signal of size_checks, </column>
                    <column name="s_axi_control">size_vnode, 0x3c, 32, W, Data signal of size_vnode, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="L">inout, float*</column>
                    <column name="non_zero">in, ap_uint&lt;1&gt; const *</column>
                    <column name="syndrome">in, ap_uint&lt;1&gt;*</column>
                    <column name="size_checks">in, int</column>
                    <column name="size_vnode">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="L">m_axi_gmem0, interface, , channel=0</column>
                    <column name="L">s_axi_control, register, offset, name=L_1 offset=0x10 range=32</column>
                    <column name="L">s_axi_control, register, offset, name=L_2 offset=0x14 range=32</column>
                    <column name="non_zero">m_axi_gmem1, interface, , channel=0</column>
                    <column name="non_zero">s_axi_control, register, offset, name=non_zero_1 offset=0x1c range=32</column>
                    <column name="non_zero">s_axi_control, register, offset, name=non_zero_2 offset=0x20 range=32</column>
                    <column name="syndrome">m_axi_gmem2, interface, , channel=0</column>
                    <column name="syndrome">s_axi_control, register, offset, name=syndrome_1 offset=0x28 range=32</column>
                    <column name="syndrome">s_axi_control, register, offset, name=syndrome_2 offset=0x2c range=32</column>
                    <column name="size_checks">s_axi_control, register, , name=size_checks offset=0x34 range=32</column>
                    <column name="size_vnode">s_axi_control, register, , name=size_vnode offset=0x3c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 15, 64, , </column>
                    <column name="m_axi_gmem0">write, 15, 64, , </column>
                    <column name="m_axi_gmem1">read, 15, 16, , </column>
                    <column name="m_axi_gmem2">read, 3, 8, VITIS_LOOP_31_5, ../compute_row_operations.cpp:31:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">L, ../compute_row_operations.cpp:18:29, read, Widened, 15, VITIS_LOOP_17_2, ../compute_row_operations.cpp:17:26, , </column>
                    <column name="m_axi_gmem0">L, ../compute_row_operations.cpp:18:29, read, Inferred, 30, VITIS_LOOP_15_1, ../compute_row_operations.cpp:15:22, , </column>
                    <column name="m_axi_gmem0">L, ../compute_row_operations.cpp:90:21, write, Widened, 15, VITIS_LOOP_89_10, ../compute_row_operations.cpp:89:27, , </column>
                    <column name="m_axi_gmem0">L, ../compute_row_operations.cpp:90:21, write, Inferred, 30, VITIS_LOOP_87_9, ../compute_row_operations.cpp:87:22, , </column>
                    <column name="m_axi_gmem1">non_zero, ../compute_row_operations.cpp:27:34, read, Widened, 15, VITIS_LOOP_25_4, ../compute_row_operations.cpp:25:26, , </column>
                    <column name="m_axi_gmem1">non_zero, ../compute_row_operations.cpp:27:34, read, Inferred, 30, VITIS_LOOP_23_3, ../compute_row_operations.cpp:23:22, , </column>
                    <column name="m_axi_gmem2">syndrome, ../compute_row_operations.cpp:32:27, read, Widen Fail, , VITIS_LOOP_31_5, ../compute_row_operations.cpp:31:22, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem2">syndrome, ../compute_row_operations.cpp:32:27, read, Inferred, 3, VITIS_LOOP_31_5, ../compute_row_operations.cpp:31:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../compute_row_operations.cpp:8" status="valid" parentFunction="compute_row_operations" variable="L" isDirective="0" options="mode=m_axi port=L bundle=gmem0"/>
        <Pragma type="interface" location="../compute_row_operations.cpp:9" status="valid" parentFunction="compute_row_operations" variable="non_zero" isDirective="0" options="mode=m_axi port=non_zero bundle=gmem1"/>
        <Pragma type="interface" location="../compute_row_operations.cpp:10" status="valid" parentFunction="compute_row_operations" variable="syndrome" isDirective="0" options="mode=m_axi port=syndrome bundle=gmem2"/>
    </PragmaReport>
</profile>

