                                                         24-Lane 6-Port                                                                           89HPES24T6
                                                         PCI Express® Switch                                                                          Data Sheet
                                                    ®
Device Overview                                                                                   ◆
                                                                                                     Flexible Architecture with Numerous Configuration Options
                                                                                                    – Automatic per port link width negotiation to x8, x4, x2 or x1
    The 89HPES24T6 is a member of the IDT PRECISE™ family of PCI
Express® switching solutions. The PES24T6 is a 24-lane, 6-port periph-                              – Automatic lane reversal on all ports
eral chip that performs PCI Express packet switching with a feature set                             – Automatic polarity inversion on all lanes
optimized for high performance applications such as servers, storage,                               – Ability to load device configuration from serial EEPROM
and communications/networking. It provides connectivity and switching                             ◆
                                                                                                     Legacy Support
functions between a PCI Express upstream port and up to five down-                                  – PCI compatible INTx emulation
stream ports and supports switching between downstream ports.                                       – Bus locking
                                                                                                  ◆
                                                                                                     Highly Integrated Solution
Features                                                                                            – Requires no external components
      ◆
          High Performance PCI Express Switch                                                       – Incorporates on-chip internal memory for packet buffering and
         – Twenty-four 2.5 Gbps PCI Express lanes                                                       queueing
         – Six switch ports                                                                         – Integrates twenty-four 2.5 Gbps embedded SerDes with 8B/
                                                                                                        10B encoder/decoder (no separate transceivers needed)
         – Upstream port configurable up to x8
         – Downstream ports configurable up to x8
                                                                                                  ◆
                                                                                                     Reliability, Availability, and Serviceability (RAS) Features
         – Low-latency cut-through switch architecture                                              – Supports ECRC and Advanced Error Reporting
         – Support for Max Payload Size up to 2048 bytes                                            – Internal end-to-end parity protection on all TLPs ensures data
                                                                                                        integrity even in systems that do not implement end-to-end
         – One virtual channel
                                                                                                        CRC (ECRC)
         – Eight traffic classes
                                                                                                    – Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
         – PCI Express Base Specification Revision 1.1 compliant
                                                                                                    – Compatible with Hot-Plug I/O expanders used on PC and
                                                                                                        server motherboards
Block Diagram
                                                               6-Port Switch Core / 24 PCI Express Lanes
                                                                                                      Port
                                         Frame Buffer                   Route Table                Arbitration                  Scheduler
                   Transaction Layer                            Transaction Layer                                                         Transaction Layer
                    Data Link Layer                              Data Link Layer                                                           Data Link Layer
             Multiplexer / Demultiplexer                   Multiplexer / Demultiplexer                                                Multiplexer / Demultiplexer
          Phy         Phy         Phy         Phy        Phy       Phy        Phy     Phy                                           Phy      Phy        Phy      Phy
        Logical     Logical     Logical     Logical    Logical   Logical    Logical Logical                                       Logical  Logical    Logical  Logical
         Layer       Layer       Layer       Layer      Layer     Layer      Layer   Layer                                         Layer    Layer      Layer    Layer
        SerDes      SerDes      SerDes      SerDes     SerDes    SerDes    SerDes   SerDes                                        SerDes   SerDes     SerDes   SerDes
                         (Port 0)                                    (Port 1)                                                                    (Port 5)
                                                                          Figure 1 Internal Block Diagram
                                              IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
                                                                                     1 of 33                                                             April 23, 2008
 © 2008 Integrated Device Technology, Inc.                                                                                                                          DSC 6923


   IDT 89HPES24T6 Data Sheet
      ◆
          Power Management
        – Utilizes advanced low-power design techniques to achieve low
             typical power consumption                                                                             Slave                    Master
                                                                                           Bit                    SMBus                     SMBus
        – Supports PCI Power Management Interface specification
                                                                                                                 Address                   Address
             (PCI-PM 1.1)
            • Supports device power management states: D0, D3hot and                        1                  SSMBADDR[1]               MSMBADDR[1]
               D3cold
                                                                                            2                  SSMBADDR[2]               MSMBADDR[2]
        – Unused SerDes are disabled
      ◆
          Testability and Debug Features                                                    3                  SSMBADDR[3]               MSMBADDR[3]
        – Ability to read and write any internal register via the SMBus                     4                         0                  MSMBADDR[4]
      ◆
          Eleven General Purpose Input/Output Pins
                                                                                            5                  SSMBADDR[5]                      1
        – Each pin may be individually configured as an input or output
                                                                                            6                         1                         0
        – Each pin may be individually configured as an interrupt input
        – Some pins have selectable alternate functions                                     7                         1                         1
      ◆
          Packaged in 27x27mm 420-ball BGA with 1mm ball spacing                           Table 1 Master and Slave SMBus Address Assignment
Product Description
    Utilizing standard PCI Express interconnect, the PES24T6 provides                As shown in Figure 2, the master and slave SMBuses may be used
the most efficient I/O connectivity solution for applications requiring high     in a unified or split configuration. In the unified configuration, shown in
throughput, low latency, and simple board layout with a minimum                  Figure 2(a), the master and slave SMBuses are tied together and the
number of board layers. It provides connectivity for up to 6 ports across        PES24T6 acts both as a SMBus master as well as a SMBus slave on
24 integrated serial lanes. Each lane provides 2.5 Gbps of bandwidth in          this bus. This requires that the SMBus master or processor that has
both directions and is fully compliant with PCI Express Base specifica-          access to PES24T6 registers supports SMBus arbitration. In some
tion revision 1.1.                                                               systems, this SMBus master interface may be implemented using
                                                                                 general purpose I/O pins on a processor or micro controller, and may
SMBus Interface                                                                  not support SMBus arbitration. To support these systems, the PES24T6
    The PES24T6 contains two SMBus interfaces. The slave interface               may be configured to operate in a split configuration as shown in Figure
provides full access to the configuration registers in the PES24T6,              2(b).
allowing every configuration register in the device to be read or written            In the split configuration, the master and slave SMBuses operate as
by an external agent. The master interface allows the default configura-         two independent buses and thus multi-master arbitration is never
tion register values of the PES24T6 to be overridden following a reset           required. The PES24T6 supports reading and writing of the serial
with values programmed in an external serial EEPROM. The master                  EEPROM on the master SMBus via the slave SMBus, allowing in
interface is also used by an external Hot-Plug I/O expander.                     system programming of the serial EEPROM.
    Six pins make up each of the two SMBus interfaces. These pins
consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus
address pins. In the slave interface, these address pins allow the
SMBus address to which the device responds to be configured. In the
master interface, these address pins allow the SMBus address of the
serial configuration EEPROM from which data is loaded to be config-
ured. The SMBus address is set up on negation of PERSTN by
sampling the corresponding address pins. When the pins are sampled,
the resulting address is assigned as shown in Table 1.
                                                                          2 of 33                                                          April 23, 2008


   IDT 89HPES24T6 Data Sheet
                                         Processor                     Other                                         Processor        Other
                       PES24T6
                                           SMBus
                                                      Serial
                                                    EEPROM
                                                                ...   SMBus
                                                                                                   PES24T6
                                                                                                                      SMBus      ... SMBus
                                           Master                    Devices                                           Master        Devices
                              SSMBCLK                                                                      SSMBCLK
                              SSMBDAT                                                                      SSMBDAT
                              MSMBCLK                                                                      MSMBCLK           Serial
                              MSMBDAT                                                                      MSMBDAT         EEPROM
                      (a) Unified Configuration and Management Bus                           (b) Split Configuration and Management Buses
                                                     Figure 2 SMBus Interface Configuration Examples
Hot-Plug Interface
     The PES24T6 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the PES24T6
utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configura-
tion, whenever the state of a Hot-Plug output needs to be modified, the PES24T6 generates an SMBus transaction to the I/O expander with the new
value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin
(alternate function of GPIO) of the PES24T6. In response to an I/O expander interrupt, the PES24T6 generates an SMBus transaction to read the
state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
     The PES24T6 provides 11 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO pin
may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
     The PES24T6 is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Trans-
action layers in compliance with PCI Express Base specification Revision 1.1. The PES24T6 can operate either as a store and forward or cut-through
switch and is designed to switch memory and I/O transactions. It supports eight Traffic Classes (TCs) and one Virtual Channel (VC) with sophisticated
resource management to enable efficient switching and I/O connectivity for servers, storage, and embedded applications.
                                                                              Processor
                                                                                North            Memory
                                                                                                Memory
                                                                                               Memory
                                                                                              Memory
                                                                                Bridge
                                                       PES24T6                 PES24T6          PES24T6
                                                     PCI Express           I/O          I/O  I/O        I/O
                                                         Slots           10GbE        10GbE SATA       SATA
                                                               Figure 3 I/O Expansion Application
                                                                              3 of 33                                                        April 23, 2008


   IDT 89HPES24T6 Data Sheet
Pin Description
    The following tables list the functions of the pins provided on the PES24T6. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
                                  Signal         Type                                  Name/Description
                                 PE0RP[3:0]         I       PCI Express Port 0 Serial Data Receive. Differential PCI Express receive
                                PE0RN[3:0]                  pairs for port 0. Port 0 is the upstream port.
                                 PE0TP[3:0]         O       PCI Express Port 0 Serial Data Transmit. Differential PCI Express trans-
                                 PE0TN[3:0]                 mit pairs for port 0. Port 0 is the upstream port.
                                 PE1RP[3:0]         I       PCI Express Port 1 Serial Data Receive. Differential PCI Express receive
                                PE1RN[3:0]                  pairs for port 1. When port 0 is merged with port 1, these signals become
                                                            port 0 receive pairs for lanes 4 through 7.
                                 PE1TP[3:0]         O       PCI Express Port 1 Serial Data Transmit. Differential PCI Express trans-
                                 PE1TN[3:0]                 mit pairs for port 1. When port 0 is merged with port 1, these signals
                                                            become port 0 transmit pairs for lanes 4 through 7.
                                 PE2RP[3:0]         I       PCI Express Port 2 Serial Data Receive. Differential PCI Express receive
                                PE2RN[3:0]                  pairs for port 2.
                                 PE2TP[3:0]         O       PCI Express Port 2 Serial Data Transmit. Differential PCI Express trans-
                                 PE2TN[3:0]                 mit pairs for port 2.
                                 PE3RP[3:0]         I       PCI Express Port 3 Serial Data Receive. Differential PCI Express receive
                                PE3RN[3:0]                  pairs for port 3. When port 2 is merged with port 3, these signals become
                                                            port 2 receive pairs for lanes 4 through 7.
                                 PE3TP[3:0]         O       PCI Express Port 3 Serial Data Transmit. Differential PCI Express trans-
                                 PE3TN[3:0]                 mit pairs for port 3. When port 2 is merged with port 3, these signals
                                                            become port 2 transmit pairs for lanes 4 through 7.
                                 PE4RP[3:0]         I       PCI Express Port 4 Serial Data Receive. Differential PCI Express receive
                                PE4RN[3:0]                  pairs for port 4.
                                 PE4TP[3:0]         O       PCI Express Port 4 Serial Data Transmit. Differential PCI Express trans-
                                 PE4TN[3:0]                 mit pairs for port 4.
                                 PE5RP[3:0]         I       PCI Express Port 5 Serial Data Receive. Differential PCI Express receive
                                PE5RN[3:0]                  pairs for port 5. When port 4 is merged with port 5, these signals become
                                                            port 4 receive pairs for lanes 4 through 7.
                                 PE5TP[3:0]         O       PCI Express Port 5 Serial Data Transmit. Differential PCI Express trans-
                                 PE5TN[3:0]                 mit pairs for port 5. When port 4 is merged with port 5, these signals
                                                            become port 4 transmit pairs for lanes 4 through 7.
                              PEREFCLKP[2:1]        I       PCI Express Reference Clock. Differential reference clock pair input. This
                              PEREFCLKN[2:1]                clock is used as the reference clock by on-chip PLLs to generate the clocks
                                                            required for the system logic and on-chip SerDes. The frequency of the dif-
                                                            ferential reference clock is determined by the REFCLKM signal.
                                 REFCLKM            I       PCI Express Reference Clock Mode Select. This signal selects the fre-
                                                            quency of the reference clock input.
                                                            0x0 - 100 MHz
                                                            0x1 - 125 MHz
                                                              Table 2 PCI Express Interface Pins
                                                                              4 of 33                                                     April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal      Type                             Name/Description
                 MSMBADDR[4:1]     I    Master SMBus Address. These pins determine the SMBus address of the
                                        serial EEPROM from which configuration information is loaded.
                   MSMBCLK       I/O    Master SMBus Clock. This bidirectional signal is used to synchronize
                                        transfers on the master SMBus. It is active and generating the clock only
                                        when the EEPROM or I/O Expanders are being accessed.
                   MSMBDAT       I/O    Master SMBus Data. This bidirectional signal is used for data on the mas-
                                        ter SMBus.
                SSMBADDR[5,3:1]    I    Slave SMBus Address. These pins determine the SMBus address to
                                        which the slave SMBus interface responds.
                   SSMBCLK       I/O    Slave SMBus Clock. This bidirectional signal is used to synchronize trans-
                                        fers on the slave SMBus.
                   SSMBDAT       I/O    Slave SMBus Data. This bidirectional signal is used for data on the slave
                                        SMBus.
                                             Table 3 SMBus Interface Pins
                    Signal      Type                             Name/Description
                    GPIO[0]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: P2RSTN
                                        Alternate function pin type: Output
                                        Alternate function: Reset output for downstream port 2
                    GPIO[1]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: P4RSTN
                                        Alternate function pin type: Output
                                        Alternate function: Reset output for downstream port 4
                    GPIO[2]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: IOEXPINTN0
                                        Alternate function pin type: Input
                                        Alternate function: I/O Expander interrupt 0 input
                    GPIO[3]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: IOEXPINTN1
                                        Alternate function pin type: Input
                                        Alternate function: I/O Expander interrupt 1 input
                    GPIO[4]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: IOEXPINTN2
                                        Alternate function pin type: Input
                                        Alternate function: I/O Expander interrupt 2 input
                    GPIO[5]      I/O    General Purpose I/O.
                                        This pin can be configured as a general purpose I/O pin.
                                        Alternate function pin name: IOEXPINTN3
                                        Alternate function pin type: Input
                                        Alternate function: I/O Expander interrupt 3 input
                                     Table 4 General Purpose I/O Pins (Part 1 of 2)
                                                        5 of 33                                                    April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal   Type                              Name/Description
                    GPIO[6]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                    GPIO[7]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: GPEN
                                     Alternate function pin type: Output
                                     Alternate function: General Purpose Event (GPE) output
                    GPIO[8]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: P1RSTN
                                     Alternate function pin type: Output
                                     Alternate function: Reset output for downstream port 1
                    GPIO[9]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: P3RSTN
                                     Alternate function pin type: Output
                                     Alternate function: Reset output for downstream port 3
                    GPIO[10]  I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     Alternate function pin name: P5RSTN
                                     Alternate function pin type: Output
                                     Alternate function: Reset output for downstream port 5
                                  Table 4 General Purpose I/O Pins (Part 2 of 2)
                    Signal   Type                              Name/Description
                    CCLKDS      I    Common Clock Downstream. When the CCLKDS pin is asserted, it indi-
                                     cates that a common clock is being used between the downstream device
                                     and the downstream port.
                    CCLKUS      I    Common Clock Upstream. When the CCLKUS pin is asserted, it indi-
                                     cates that a common clock is being used between the upstream device and
                                     the upstream port.
                 MSMBSMODE      I    Master SMBus Slow Mode. The assertion of this pin indicates that the
                                     master SMBus should operate at 100 KHz instead of 400 KHz. This value
                                     may not be overridden.
                  P01MERGEN     I    Port 0 and 1 Merge. When this pin is asserted, port 1 is merged with port 0
                                     to form a single x8 port. The SerDes lanes associated with port 1 become
                                     lanes 4 through 7 of port 0.
                  P23MERGEN     I    Port 2 and 3 Merge. When this pin is asserted, port 3 is merged with port 2
                                     to form a single x8 port. The SerDes lanes associated with port 3 become
                                     lanes 4 through 7 of port 2.
                  P45MERGEN     I    Port 4 and 5 Merge. When this pin is asserted, port 5 is merged with port 4
                                     to form a single x8 port. The SerDes lanes associated with port 5 become
                                     lanes 4 through 7 of port 4.
                                         Table 5 System Pins (Part 1 of 2)
                                                     6 of 33                                                     April 23, 2008


IDT 89HPES24T6 Data Sheet
                     Signal   Type                             Name/Description
                     PERSTN     I  Fundamental Reset. Assertion of this signal resets all logic inside the
                                   PES24T6 and initiates a PCI Express fundamental reset.
                    RSTHALT     I  Reset Halt. When this signal is asserted during a PCI Express fundamental
                                   reset, the PES24T6 executes the reset procedure and remains in a reset
                                   state with the Master and Slave SMBuses active. This allows software to
                                   read and write registers internal to the device before normal device opera-
                                   tion begins. The device exits the reset state when the RSTHALT bit is
                                   cleared in the SWCTL register by an SMBus master.
                  SWMODE[3:0]   I  Switch Mode. These configuration pins determine the PES24T6 switch
                                   operating mode. These pins should be static and not change after the
                                   negation of PERSTN.
                                   0x0 - Normal switch mode
                                   0x1 - Normal switch mode with Serial EEPROM initialization
                                   0x2 - through 0xF Reserved
                                       Table 5 System Pins (Part 2 of 2)
                     Signal   Type                             Name/Description
                   JTAG_TCK     I  JTAG Clock. This is an input test clock used to clock the shifting of data
                                   into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
                                   independent of the system clock with a nominal 50% duty cycle.
                    JTAG_TDI    I  JTAG Data Input. This is the serial data input to the boundary scan logic or
                                   JTAG Controller.
                   JTAG_TDO    O   JTAG Data Output. This is the serial data shifted out from the boundary
                                   scan logic or JTAG Controller. When no data is being shifted out, this signal
                                   is tri-stated.
                   JTAG_TMS     I  JTAG Mode. The value on this signal controls the test mode select of the
                                   boundary scan logic or JTAG Controller.
                 JTAG_TRST_N    I  JTAG Reset. This active low signal asynchronously resets the boundary
                                   scan logic and JTAG TAP Controller. An external pull-up on the board is
                                   recommended to meet the JTAG specification in cases where the tester
                                   can access this signal. However, for systems running in functional mode,
                                   one of the following should occur:
                                        1) actively drive this signal low with control logic
                                        2) statically drive this signal low with an external pull-down on the board
                                                 Table 6 Test Pins
                     Signal   Type                             Name/Description
                    VDDCORE     I  Core VDD. Power supply for core logic.
                      VDDIO     I  I/O VDD. LVTTL I/O buffer power supply.
                      VDDPE     I  PCI Express Digital Power. PCI Express digital power used by the digital
                                   power of the SerDes.
                                        Table 7 Power and Ground Pins
                                                      7 of 33                                                       April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal Type                      Name/Description
                    VDDAPE   I  PCI Express Analog Power. PCI Express analog power used by the PLL
                                and bias generator.
                     VTTPE   I  PCI Express Termination Power.
                      VSS    I  Ground.
                                   Table 7 Power and Ground Pins
                                              8 of 33                                              April 23, 2008


 IDT 89HPES24T6 Data Sheet
Pin Characteristics
      Note: Some input pads of the PES24T6 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate
      levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left
      floating can cause a slight increase in power consumption.
                                                                                             I/O        Internal
                    Function               Pin Name           Type        Buffer                                             Notes
                                                                                           Type        Resistor1
               PCI Express Inter-       PE0RN[3:0]                I         CML         Serial Link
               face                     PE0RP[3:0]                I
                                        PE0TN[3:0]               O
                                        PE0TP[3:0]               O
                                        PE1RN[3:0]                I
                                        PE1RP[3:0]                I
                                        PE1TN[3:0]               O
                                        PE1TP[3:0]               O
                                        PE2RN[3:0]                I
                                        PE2RP[3:0]                I
                                        PE2TN[3:0]               O
                                        PE2TP[3:0]               O
                                        PE3RN[3:0]                I
                                        PE3RP[3:0]                I
                                        PE3TN[3:0]               O
                                        PE3TP[3:0]               O
                                        PE4RN[3:0]                I
                                        PE4RP[3:0]                I
                                        PE4TN[3:0]               O
                                        PE4TP[3:0]               O
                                        PE5RN[3:0]                I
                                        PE5RP[3:0]                I
                                        PE5TN[3:0]               O
                                        PE5TP[3:0]               O
                                        PEREFCLKN[2:1]            I       LVPECL/        Diff. Clock                     Refer to Table 9
                                        PEREFCLKP[2:1]            I         CML             Input
                                        REFCLKM                   I        LVTTL            Input        pull-down
               SMBus                    MSMBADDR[4:1]             I        LVTTL            Input          pull-up
                                                                                                2
                                        MSMBCLK                 I/O                          STI                         pull-up on board
                                        MSMBDAT                 I/O                          STI                         pull-up on board
                                        SSMBADDR[5,3:1]           I                         Input          pull-up
                                        SSMBCLK                 I/O                          STI                         pull-up on board
                                        SSMBDAT                 I/O                          STI                         pull-up on board
               General Purpose I/O      GPIO[10:0]              I/O        LVTTL        High Drive         pull-up
                                                       Table 8 Pin Characteristics (Part 1 of 2)
                                                                       9 of 33                                                            April 23, 2008


IDT 89HPES24T6 Data Sheet
                                                                                                    I/O         Internal
                Function                   Pin Name               Type          Buffer                                         Notes
                                                                                                  Type         Resistor1
          System Pins                   CCLKDS                         I         LVTTL             Input           pull-up
                                        CCLKUS                         I                                           pull-up
                                        MSMBSMODE                      I                                         pull-down
                                        PERSTN                         I
                                        P01MERGEN                      I                                         pull-down
                                        P23MERGEN                      I                                         pull-down
                                        P45MERGEN                      I                                         pull-down
                                        RSTHALT                        I                                         pull-down
                                        SWMODE[3:0]                    I                                         pull-down
          EJTAG / JTAG                  JTAG_TCK                       I         LVTTL              STI            pull-up
                                        JTAG_TDI                       I                            STI            pull-up
                                        JTAG_TDO                      O
                                        JTAG_TMS                       I                            STI            pull-up
                                        JTAG_TRST_N                    I                            STI            pull-up External pull-down
                                                           Table 8 Pin Characteristics (Part 2 of 2)
           1. Internal resistor values under typical operating conditions are 54K Ω for pull-up and 251K
                                                                                                         Ω for pull-down.
           2.
              Schmitt Trigger Input (STI).
                                                                             10 of 33                                                         April 23, 2008


 IDT 89HPES24T6 Data Sheet
Logic Diagram — PES24T6
                                                          2
                                  PEREFCLKP                                               PE0TP[0]
                 Reference                                2
                                  PEREFCLKN                                               PE0TN[0]       PCI Express
                  Clocks
                                                                                                           Switch
                                    REFCLKM                                         ...   PE0TP[3]      SerDes Output
                                     PE0RP[0]                                                               Port 0
                                                                                          PE0TN[3]
             PCI Express             PE0RN[0]
                Switch                          ...                                       PE1TP[0]
             SerDes Input                                                                 PE1TN[0]       PCI Express
                                     PE0RP[3]
                Port 0                                                              ...                    Switch
                                     PE0RN[3]                                             PE1TP[3]      SerDes Output
                                     PE1RP[0]
                                                                                                            Port 1
                                                                                          PE1TN[3]
             PCI Express             PE1RN[0]                                             PE2TP[0]
                Switch                          ...
             SerDes Input                                                                 PE2TN[0]       PCI Express
                                     PE1RP[3]
                Port 1                                                              ...                    Switch
                                     PE1RN[3]                                             PE2TP[3]      SerDes Output
                                                                                                            Port 2
                                     PE2RP[0]                                             PE2TN[3]
             PCI Express             PE2RN[0]
                Switch                                                                    PE3TP[0]
                                                ...                                                      PCI Express
             SerDes Input            PE2RP[3]
                                                                                          PE3TN[0]
                Port 2                                                              ...                    Switch
                                     PE2RN[3]                                             PE3TP[3]      SerDes Output
                                                                                                            Port 3
                                     PE3RP[0]                                             PE3TN[3]
             PCI Express             PE3RN[0]                 PES24T6                     PE4TP[0]
                Switch                          ...
             SerDes Input                                                                 PE4TN[0]
                                                                                                           PCI Express
                                     PE3RP[3]                                                                Switch
                Port 3                                                              ...                   SerDes Output
                                     PE3RN[3]                                             PE4TP[3]
                                                                                                              Port 4
                                     PE4RP[0]                                             PE4TN[3]
             PCI Express             PE4RN[0]                                             PE5TP[0]
                Switch                          ...
             SerDes Input                                                                 PE5TN[0]         PCI Express
                Port 4               PE4RP[3]                                       ...                      Switch
                                                                                                          SerDes Output
                                     PE4RN[3]                                             PE5TP[3]
                                                                                                              Port 5
                                     PE5RP[0]                                             PE5TN[3]
             PCI Express             PE5RN[0]
                                                                               11                         General Purpose
                                                                                          GPIO[10:0]
                Switch                                                                                          I/O
             SerDes Input
                                                ...
                Port 5               PE5RP[3]
                                     PE5RN[3]                                             JTAG_TCK
                                                          4                               JTAG_TDI
                               MSMBADDR[4:1]
               Master               MSMBCLK
                                                                                          JTAG_TDO           JTAG
            SMBus Interface                                                               JTAG_TMS
                                    MSMBDAT
                                                          4                               JTAG_TRST_N
                              SSMBADDR[5,3:1]
                Slave               SSMBCLK
            SMBus Interface                                                               VDDCORE
                                    SSMBDAT
                                                                                          VDDIO
                                MSMBSMODE                                                 VDDPE
                                                                                                         Power/Ground
                                     CCLKDS                                               VDDPE
                System
               Functions             CCLKUS                                               VSS
                                    RSTHALT                                               VTTPE
                                     PERSTN
                                                      4
                                 SWMODE[3:0]
                                 P01MERGEN
                                 P23MERGEN
                                  P45MERGEN
                                                      Figure 4 PES24T6 Logic Diagram
                                                               11 of 33                                                     April 23, 2008


 IDT 89HPES24T6 Data Sheet
System Clock Parameters
  Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
          Parameter                                     Description                              Min         Typical   Max     Unit
      RefclkFREQ                Input reference clock frequency range                            100                    1251    MHz
      RefclkDC2                 Duty cycle of input clock                                         40             50      60      %
      TR, TF                    Rise/Fall time of input clocks                                                       0.2*RCUI  RCUI3
      VSW                       Differential input voltage swing4                                 0.6                    1.6     V
      Tjitter                   Input clock jitter (cycle-to-cycle)                                                     125      ps
      RT                        Termination Resistor                                                            110            Ohms
                                                                     Table 9 Input Clock Requirements
       1. The input clock frequency will be either 100 or 125 MHz depending on signal REFCLKM.
       2. ClkIn must be AC coupled. Use 0.01 — 0.1 µF ceramic capacitors.
       3.
          RCUI (Reference Clock Unit Interval) refers to the reference clock period.
       4. AC coupling required.
AC Timing Characteristics
           Parameter                                    Description                             Min1        Typical1 Max1     Units
       PCIe Transmit
       UI                        Unit Interval                                                  399.88          400   400.12    ps
       TTX-EYE                   Minimum Tx Eye Width                                             0.7            .9             UI
       TTX-EYE-MEDIAN-to-        Maximum time between the jitter median and maximum                                    0.15     UI
       MAX-JITTER                deviation from the median
       TTX-RISE, TTX-FALL        D+ / D- Tx output rise/fall time                                 50             90             ps
       TTX- IDLE-MIN             Minimum time in idle                                             50                            UI
       TTX-IDLE-SET-TO-          Maximum time to transition to a valid Idle after sending                               20      UI
       IDLE                      an Idle ordered set
       TTX-IDLE-TO-DIFF-         Maximum time to transition from valid idle to diff data                                20      UI
       DATA
       TTX-SKEW                  Transmitter data skew between any 2 lanes                                      500    1300     ps
       PCIe Receive
       UI                        Unit Interval                                                  399.88          400   400.12    ps
       TRX-EYE (with jitter)     Minimum Receiver Eye Width (jitter tolerance)                    0.4                           UI
                                                          Table 10 PCIe AC Timing Characteristics (Part 1 of 2)
                                                                                   12 of 33                                    April 23, 2008


IDT 89HPES24T6 Data Sheet
      Parameter                                     Description                                     Min1           Typical1           Max1              Units
    TRX-EYE-MEDIUM TO       Max time between jitter median & max deviation                                                                0.3             UI
    MAX JITTER
    TRX-IDLE-DET-DIFF-      Unexpected Idle Enter Detect Threshold Integration Time                                                       10              ms
    ENTER TIME
    TRX-SKEW                Lane to lane input skew                                                                                       20              ns
                                                       Table 10 PCIe AC Timing Characteristics (Part 2 of 2)
     1. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.1
                                                                                                                          Timing
                                                                         Reference
                                       Signal              Symbol                            Min Max Unit                Diagram
                                                                             Edge
                                                                                                                        Reference
                               GPIO
                               GPIO[10:0]1                   Tpw2             None             50       —        ns
                                                             Table 11 GPIO AC Timing Characteristics
                                 1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if
                                 they are asynchronous.
                                 2. The values for this symbol were determined by calculation, not by testing.
                                                                                                                                           Timing
                                                                    Reference
                        Signal                 Symbol                                          Min             Max         Unit           Diagram
                                                                         Edge
                                                                                                                                        Reference
               JTAG
               JTAG_TCK                         Tper_16a                  none                 50.0             —            ns           See Figure 5.
                                               Thigh_16a,                                      10.0            25.0          ns
                                                Tlow_16a
               JTAG_TMS1,                        Tsu_16b           JTAG_TCK rising              2.4             —            ns
               JTAG_TDI
                                                Thld_16b                                        1.0             —            ns
               JTAG_TDO                          Tdo_16c           JTAG_TCK falling             —               20           ns
                                                           2                                    —               20           ns
                                                Tdz_16c
               JTAG_TRST_N                      Tpw_16d2                  none                 25.0             —            ns
                                                             Table 12 JTAG AC Timing Characteristics
                 1.
                    The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
                 changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
                 when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
                 2.
                    The values for this symbol were determined by calculation, not by testing.
                                                                              13 of 33                                                                   April 23, 2008


  IDT 89HPES24T6 Data Sheet
                                                                                       Tlow_16a
                                                                                                   Tper_16a
                                                                  Thigh_16a
                               JTAG_TCK
                                                                 Thld_16b
                                                               Tsu_16b
                                 JTAG_TDI
                                                                 Thld_16b
                                                               Tsu_16b
                               JTAG_TMS
                                                                                            Tdo_16c                Tdz_16c
                               JTAG_TDO
                                                       Tpw_16d
                            JTAG_TRST_N
                                                           Figure 5 JTAG AC Timing Waveform
Recommended Operating Supply Voltages
                 Symbol                         Parameter                    Minimum        Typical        Maximum           Unit
               VDDCORE          Internal logic supply                             0.9          1.0              1.1             V
               VDDI/O           I/O supply except for SerDes LVPECL/CML           3.0          3.3              3.6             V
               VDDPE            PCI Express Digital Power                         0.9          1.0              1.1             V
               VDDAPE           PCI Express Analog Power                          0.9          1.0              1.1             V
               VTTPE            PCI Express Serial Data Transmit                 1.425         1.5             1.575            V
                                Termination Voltage
               VSS              Common ground                                      0            0                0              V
                                                          Table 13 PES24T6 Operating Voltages
Power-Up Sequence
   This section describes the sequence in which various voltages must be applied to the part during power-up to ensure proper functionality. For the
PES24T6, the power-up sequence must be as follows:
   1. VDDI/O — 3.3V
   2. VDDCore, VDDPE, VDDAPE — 1.0V
   3. VTTPE — 1.5V
   When powering up, each voltage level must ramp and stabilize prior to applying the next voltage in the sequence to ensure internal latch-up issues
are avoided. There are no maximum time limitations in ramping to valid power levels. The power-down sequence must be in the reverse order of the
power-up sequence.
                                                                        14 of 33                                                   April 23, 2008


   IDT 89HPES24T6 Data Sheet
Recommended Operating Temperature
                                                 Grade                                             Temperature
                                               Commercial                                        0°C to +70°C Ambient
                                                            Table 14 PES24T6 Operating Temperatures
Power Consumption
    Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13
(and also listed below).
    Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in
Table 13 (and also listed below).
                                                         PCIe Digital        PCIe Analog       PCIe Termin-
                                   Core Supply                                                                         I/O Supply               Total
                                                            Supply               Supply         ation Supply
     Number of active
      Lanes per Port
                                   Typ        Max        Typ        Max      Typ      Max      Typ         Max       Typ        Max         Typ      Max
                                   1.0V      1.1V       1.0V        1.1V     1.0V    1.1V      1.5V      1.575V      3.3V       3.6V       Power    Power
      8/4/4/4/4            mA       797       925        1140       1209      430      444      569         603         1         1         3.2W     3.8W
                         Watts      0.8       1.02       1.14        1.33     0.43    0.49      0.85       0.95      0.003      0.004
       8/4/4/4             mA       705       877        889        1021      363      387      432         490         1         1         2.6W     3.3W
                         Watts     0.71       0.97       0.89        1.12     0.36    0.43      0.65       0.77      0.003      0.003
                                                               Table 15 PES24T6 Power Consumption
Thermal Considerations
    This section describes thermal considerations for the PES24T6 (27mm2 BXG420 package). The data in Table 16 below contains information that is
relevant to the thermal performance of the PES24T6 switch.
             Symbol                             Parameter                           Value          Units                   Conditions
               TJ(max)                                                                                o
                                             Junction Temperature                    125               C                      Maximum
              TA(max)                        Ambient Temperature                      70              oC        Maximum for commercial-rated products
                                                                                                    oC/W
                                                                                     10.6                                    Zero air flow
                                                                                                    o
            θJA(effective)     Effective Thermal Resistance, Junction-to-Ambient      8.5            C/W                    1 m/S air flow
                                                                                      7.6           oC/W                    2 m/S air flow
                θJB                  Thermal Resistance, Junction-to-Board            6.8           oC/W
                                                                                                    o
                θJC                   Thermal Resistance, Junction-to-Case            0.7            C/W
                  P                      Power Dissipation of the Device              3.8           Watts                     Maximum
                                           Table 16 Thermal Specifications for PES24T6, 27x27 mm BXG420 Package
           Note: The parameter θJA(eff) is not the absolute thermal resistance for the package as defined by JEDEC (JESD-51). Because resistance
           can vary with the number of board layers, size of the board, and airflow, θJA(eff) is the effective thermal resistance. The values for effective
           θJA given above are based on a 10-layer, standard height, full length (4.3”x12.2”) PCIe add-in card.
                                                                           15 of 33                                                         April 23, 2008


   IDT 89HPES24T6 Data Sheet
Heat Sink
    Table 17 lists heat sink requirements for the PES24T6 under three common usage scenarios. As shown in this table, a heat sink is not required in
most cases.
    .
          Air Flow                                    Board Size                          Board Layers             Heat Sink Requirement
             Zero                    3.9”x6.2” (ExpressModule form factor) or larger          10 or more                 No heat sink required
             Zero                                             Any                             14 or more                 No heat sink required
         1 m/S or more                                        Any                                Any                     No heat sink required
                                         Table 17 Heat Sink Requirements Based on Air Flow and Board Characteristics
Thermal Usage Examples
    The junction-to-ambient thermal resistance is a measure of a device’s ability to dissipate heat from the die to its surroundings in the absence of a
heat sink. The general formula to determine θJA is:
             θJA = (TJ - TA)/P
    Thermal reliability of a device is generally assured when the actual value of TJ in the specific system environment being considered is less than the
maximum TJ specified for the device. Using an ambient temperature of 70oC and assuming a system with 1m/S airflow, the actual value of TJ is:
             TJ(actual) = TA + P * θJA(eff) = 70oC + 3.8W * 8.5W/oC = 102oC
    The actual TJ of 102oC is well below the maximum TJ of 125oC specified for the device (shown in Table 16). Therefore, no heat sink is needed in
this scenario. The formula is also useful from a system design perspective. It can be used to determine if a heat sink should be added to the device
based on some desired value of TJ. For example, if for reliability purposes the desired TJ is 100oC, then the maximum allowable TA is:
             TA(allowed) = TJ(desired) - (P * θJA(effective))
             TA(allowed) = 100oC - (3.8W * 8.5W/oC) = 100oC - 32oC = 68oC
    An appropriate level of increased air flow and/or a heat sink can be added to achieve this lower ambient temperature. Please contact
ssdhelp@idt.com for further assistance.
                                                                            16 of 33                                                    April 23, 2008


 IDT 89HPES24T6 Data Sheet
DC Electrical Characteristics
  Values based on systems running at recommended supply voltages, as shown in Table 13.
         Note: See Table 8, Pin Characteristics, for a complete I/O listing.
  I/O Type      Parameter                         Description                    Min1         Typ1           Max1  Unit Conditions
 Serial Link   PCIe Transmit
                   VTX-DIFFp-p      Differential peak-to-peak output voltage       800                        1200  mV
                 VTX-DE-RATIO       De-emphasized differential output voltage       -3                          -4  dB
                   VTX-DC-CM        DC Common mode voltage                         -0.1           1            3.7   V
                   VTX-CM-ACP       RMS AC peak common mode output volt-                                        20  mV
                                    age
                   VTX-CM-DC-       Abs delta of DC common mode voltage                                        100  mV
                  active-idle-delta between L0 and idle
                 VTX-CM-DC-line-    Abs delta of DC common mode voltage                                         25  mV
                        delta       between D+ and D-
                  VTX-Idle-DiffP    Electrical idle diff peak output                                            20  mV
                 VTX-RCV-Detect     Voltage change during receiver detection                                   600  mV
                    RLTX-DIFF       Transmitter Differential Return loss            12                              dB
                    RLTX-CM         Transmitter Common Mode Return loss              6                              dB
                  ZTX-DEFF-DC       DC Differential TX impedance                    80          100            120  Ω
                       ZOSE         Single ended TX Impedance                       40           50             60  Ω
                Transmitter Eye     TX Eye Height (De-emphasized bits)             505          650                 mV
                    Diagram
                Transmitter Eye     TX Eye Height (Transition bits)                800          950                 mV
                    Diagram
               PCIe Receive
                   VRX-DIFFp-p      Differential input voltage (peak-to-peak)      175                        1200  mV
                   VRX-CM-AC        Receiver common-mode voltage for AC                                        150  mV
                                    coupling
                    RLRX-DIFF       Receiver Differential Return Loss               15                              dB
                    RLRX-CM         Receiver Common Mode Return Loss                 6                              dB
                  ZRX-DIFF-DC       Differential input impedance (DC)               80          100            120  Ω
                 ZRX-COMM-DC        Single-ended input impedance                    40           50             60  Ω
                ZRX-COMM-HIGH- Powered down input common mode                     200k         350k                 Ω
                       Z-DC         impedance (DC)
                 VRX-IDLE-DET-      Electrical idle detect threshold                65                         175  mV
                      DIFFp-p
 PCIe REFCLK
               CIN                  Input Capacitance                               1.5          —                  pF
                                                        Table 18 DC Electrical Characteristics (Part 1 of 2)
                                                                            17 of 33                                       April 23, 2008


IDT 89HPES24T6 Data Sheet
 I/O Type         Parameter                       Description                         Min1    Typ1           Max1   Unit Conditions
Other I/Os
LOW Drive                  IOL                                                          —        2.5           —     mA    VOL = 0.4v
Output
                           IOH                                                          —       -5.5           —     mA    VOH = 1.5V
High Drive                 IOL                                                          —       12.0           —     mA    VOL = 0.4v
Output
                           IOH                                                          —      -20.0           —     mA    VOH = 1.5V
Schmitt Trig-              VIL                                                         -0.3      —             0.8   V         —
ger Input
                           VIH                                                          2.0      —          VDDIO +  V         —
(STI)
                                                                                                               0.5
Input                      VIL                                                         -0.3      —             0.8   V         —
                           VIH                                                          2.0      —          VDDIO +  V         —
                                                                                                               0.5
Capacitance                CIN                                                          —        —             8.5   pF        —
Leakage                  Inputs                                                         —        —            + 10   μA   VDDI/O (max)
                      I/OLEAK W/O                                                       —        —            + 10   μA   VDDI/O (max)
                  Pull-ups/downs
                     I/OLEAK WITH                                                       —        —            + 80   μA   VDDI/O (max)
                  Pull-ups/downs
                                                        Table 18 DC Electrical Characteristics (Part 2 of 2)
 1.
    Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.1.
                                                                             18 of 33                                         April 23, 2008


  IDT 89HPES24T6 Data Sheet
Package Pinout — 420-BGA Signal Pinout for PES24T6
   The following table lists the pin numbers and signal names for the PES24T6 device.
 Pin         Function            Alt    Pin        Function          Alt    Pin        Function        Alt  Pin     Function       Alt
 A1      VSS                            B9     MSMBDAT                     C17     VDDIO                   D25  VSS
 A2      VSS                            B10    SSMBADDR_2                  C18     VSS                     D26  PEREFCLKN2
 A3      VDDIO                          B11    SSMBADDR_5                  C19     VDDIO                   E1   VSS
 A4      JTAG_TDI                       B12    SSMBDAT                     C20     VSS                     E2   VSS
 A5      JTAG_TMS                       B13    VSS                         C21     VDDIO                   E3   VSS
 A6      MSMBADDR_1                     B14    SWMODE_0                    C22     GPIO_10              1  E4   VSS
 A7      MSMBADDR_3                     B15    SWMODE_2                    C23     VDDIO                   E5   P01MERGEN
 A8      MSMBCLK                        B16    VSS                         C24     VSS                     E6   VDDCORE
 A9      SSMBADDR_1                     B17    VDDIO                       C25     VSS                     E7   VDDCORE
 A10     SSMBADDR_3                     B18    GPIO_00                1    C26     PEREFCLKP2              E8   VSS
 A11     SSMBCLK                        B19    GPIO_02                1    D1      PEREFCLKP1              E9   VDDCORE
 A12     CCLKUS                         B20    GPIO_04                1    D2      VSS                     E10  VSS
 A13     CCLKDS                         B21    GPIO_06                     D3      VSS                     E11  VDDCORE
 A14     VSS                            B22    MSMBSMODE                   D4      P45MERGEN               E12  VSS
 A15     SWMODE_1                       B23    REFCLKM                     D5      VDDCORE                 E13  VDDCORE
 A16     SWMODE_3                       B24    VDDIO                       D6      VDDCORE                 E14  VSS
 A17     PERSTN                         B25    VSS                         D7      VSS                     E15  VDDCORE
 A18     RSTHALT                        B26    VSS                         D8      VDDCORE                 E16  VSS
 A19     GPIO_01                   1    C1     PEREFCLKN1                  D9      VSS                     E17  VDDCORE
 A20     GPIO_03                   1    C2     VSS                         D10     VDDCORE                 E18  VSS
 A21     GPIO_05                   1    C3     P23MERGEN                   D11     VSS                     E19  VDDCORE
 A22     GPIO_07                   1    C4     VDDCORE                     D12     VDDCORE                 E20  VDDCORE
 A23     VSS                            C5     VDDIO                       D13     VDDCORE                 E21  VDDCORE
 A24     GPIO_09                   1    C6     VSS                         D14     VSS                     E22  VSS
 A25     VSS                            C7     VDDIO                       D15     VDDCORE                 E23  VSS
 A26     VSS                            C8     VSS                         D16     VSS                     E24  VSS
 B1      VSS                            C9     VDDIO                       D17     VDDCORE                 E25  VSS
 B2      VSS                            C10    VSS                         D18     VDDCORE                 E26  VSS
 B3      VDDIO                          C11    VDDIO                       D19     VDDCORE                 F1   VDDCORE
 B4      JTAG_TCK                       C12    VSS                         D20     VSS                     F2   VDDCORE
 B5      JTAG-TDO                       C13    VDDIO                       D21     VDDCORE                 F3   VDDAPE
 B6      JTAG-TRST_N                    C14    VDDCORE                     D22     VDDCORE                 F4   VSS
 B7      MSMBADDR_2                     C15    VDDIO                       D23     GPIO_08              1  F5   VSS
 B8      MSMBADDR_4                     C16    VDDCORE                     D24     VSS                     F22  VSS
                                                 Table 19 PES24T6 420-pin Signal Pin-Out (Part 1 of 3)
                                                                     19 of 33                                           April 23, 2008


 IDT 89HPES24T6 Data Sheet
 Pin      Function    Alt   Pin     Function        Alt      Pin        Function        Alt Pin     Function       Alt
F23   VSS                  K4   VDDAPE                      P1      VDDCORE                 U24 VDDPE
F24   VDDAPE               K5   VDDAPE                      P2      VSS                     U25 PE5TP01
F25   VDDCORE              K22  VDDAPE                      P3      VTTPE                   U26 PE5TN01
F26   VDDCORE              K23  VDDAPE                      P4      VTTPE                   V1  VDDCORE
G1    PE3TN03              K24  VDDAPE                      P5      VSS                     V2  VSS
G2    PE3TP03              K25  VSS                         P22     VSS                     V3  VDDAPE
G3    VDDPE                K26  VSS                         P23     VTTPE                   V4  VDDAPE
G4    PE3RN03              L1   PE3TN01                     P24     VTTPE                   V5  VDDAPE
G5    PE3RP03              L2   PE3TP01                     P25     VSS                     V22 VDDAPE
G22   PE4RP00              L3   VDDPE                       P26     VDDCORE                 V23 VDDAPE
G23   PE4RN00              L4   PE3RN01                     R1      PE2TN03                 V24 VDDAPE
G24   VDDPE                L5   PE3RP01                     R2      PE2TP03                 V25 VSS
G25   PE4TP00              L22  PE4RP02                     R3      VDDPE                   V26 VDDCORE
G26   PE4TN00              L23  PE4RN02                     R4      PE2RN03                 W1  PE2TN01
H1    VSS                  L24  VDDPE                       R5      PE2RP03                 W2  PE2TP01
H2    VSS                  L25  PE4TP02                     R22     PE5RP00                 W3  VDDPE
H3    VTTPE                L26  PE4TN02                     R23     PE5RN00                 W4  PE2RN01
H4    VTTPE                M1   VDDCORE                     R24     VDDPE                   W5  PE2RP01
H5    VSS                  M2   VSS                         R25     PE5TP00                 W22 PE5RP02
H22   VSS                  M3   VTTPE                       R26     PE5TN00                 W23 PE5RN02
H23   VTTPE                M4   VTTPE                       T1      VDDCORE                 W24 VDDPE
H24   VTTPE                M5   VSS                         T2      VSS                     W25 PE5TP02
H25   VSS                  M22  VSS                         T3      VDDAPE                  W26 PE5TN02
H26   VSS                  M23  VTTPE                       T4      VDDAPE                  Y1  VSS
J1    PE3TN02              M24  VTTPE                       T5      VSS                     Y2  VSS
J2    PE3TP02              M25  VSS                         T22     VSS                     Y3  VTTPE
J3    VDDPE                M26  VDDCORE                     T23     VDDAPE                  Y4  VTTPE
J4    PE3RN02              N1   PE3TN00                     T24     VDDAPE                  Y5  VSS
J5    PE3RP02              N2   PE3TP00                     T25     VSS                     Y22 VSS
J22   PE4RP01              N3   VDDPE                       T26     VDDCORE                 Y23 VTTPE
J23   PE4RN01              N4   PE3RN00                     U1      PE2TN02                 Y24 VTTPE
J24   VDDPE                N5   PE3RP00                     U2      PE2TP02                 Y25 VSS
J25   PE4TP01              N22  PE4RP03                     U3      VDDPE                   Y26 VSS
J26   PE4TN01              N23  PE4RN03                     U4      PE2RN02                 AA1 PE2TN00
K1    VSS                  N24  VDDPE                       U5      PE2RP02                 AA2 PE2TP00
K2    VSS                  N25  PE4TP03                     U22     PE5RP01                 AA3 VDDPE
K3    VDDAPE               N26  PE4TN03                     U23     PE5RN01                 AA4 PE2RN00
                                  Table 19 PES24T6 420-pin Signal Pin-Out (Part 2 of 3)
                                                     20 of 33                                           April 23, 2008


 IDT 89HPES24T6 Data Sheet
Pin       Function    Alt  Pin      Function        Alt     Pin         Function        Alt Pin      Function       Alt
AA5   PE2RP00              AC3  VDDCORE                     AD11    VDDPE                   AE19 PE0TP01
AA22  PE5RP03              AC4  VDDCORE                     AD12    VTTPE                   AE20 VSS
AA23  PE5RN03              AC5  VDDCORE                     AD13    VDDPE                   AE21 PE0TP00
AA24  VDDPE                AC6  VTTPE                       AD14    VTTPE                   AE22 VSS
AA25  PE5TP03              AC7  PE1RN03                     AD15    VDDPE                   AE23 VDDCORE
AA26  PE5TN03              AC8  VDDAPE                      AD16    VDDAPE                  AE24 VDDCORE
AB1   VSS                  AC9  PE1RN02                     AD17    VSS                     AE25 VSS
AB2   VSS                  AC10 VDDAPE                      AD18    VDDPE                   AE26 VSS
AB3   VDDCORE              AC11 PE1RN01                     AD19    VDDPE                   AF1  VSS
AB4   VDDCORE              AC12 VTTPE                       AD20    VTTPE                   AF2  VSS
AB5   VDDCORE              AC13 PE1RN00                     AD21    VDDPE                   AF3  VDDCORE
AB6   VSS                  AC14 VTTPE                       AD22    VSS                     AF4  VDDCORE
AB7   PE1RP03              AC15 PE0RN03                     AD23    VDDCORE                 AF5  VDDCORE
AB8   VSS                  AC16 VDDAPE                      AD24    VDDCORE                 AF6  VSS
AB9   PE1RP02              AC17 PE0RN02                     AD25    VSS                     AF7  PE1TN03
AB10  VDDAPE               AC18 VDDAPE                      AD26    VSS                     AF8  VSS
AB11  PE1RP01              AC19 PE0RN01                     AE1     VSS                     AF9  PE1TN02
AB12  VSS                  AC20 VTTPE                       AE2     VSS                     AF10 VDDCORE
AB13  PE1RP00              AC21 PE0RN00                     AE3     VDDCORE                 AF11 PE1TN01
AB14  VDDAPE               AC22 VSS                         AE4     VDDCORE                 AF12 VDDCORE
AB15  PE0RP03              AC23 VDDCORE                     AE5     VSS                     AF13 PE1TN00
AB16  VSS                  AC24 VDDCORE                     AE6     VSS                     AF14 VDDCORE
AB17  PE0RP02              AC25 VSS                         AE7     PE1TP03                 AF15 PE0TN03
AB18  VDDAPE               AC26 VSS                         AE8     VSS                     AF16 VDDCORE
AB19  PE0RP01              AD1  VSS                         AE9     PE1TP02                 AF17 PE0TN02
AB20  VSS                  AD2  VSS                         AE10    VSS                     AF18 VSS
AB21  PE0RP00              AD3  VDDCORE                     AE11    PE1TP01                 AF19 PE0TN01
AB22  VSS                  AD4  VDDCORE                     AE12    VSS                     AF20 VSS
AB23  VDDCORE              AD5  VDDCORE                     AE13    PE1TP00                 AF21 PE0TN00
AB24  VDDCORE              AD6  VTTPE                       AE14    VSS                     AF22 VSS
AB25  VSS                  AD7  VSS                         AE15    PE0TP03                 AF23 VDDCORE
AB26  VSS                  AD8  VDDPE                       AE16    VSS                     AF24 VDDCORE
AC1   VSS                  AD9  VSS                         AE17    PE0TP02                 AF25 VSS
AC2   VSS                  AD10 VDDPE                       AE18    VSS                     AF26 VSS
                                  Table 19 PES24T6 420-pin Signal Pin-Out (Part 3 of 3)
                                                     21 of 33                                            April 23, 2008


 IDT 89HPES24T6 Data Sheet
Power Pins
    VDDCore       VDDCore  VDDCore           VDDIO             VDDPE VDDAPE VTTPE
       C4              F2    AE3                A3               G3     F3    H3
       C14            F25    AE4                B3              G24     F24    H4
       C16            F26    AE23              B17                J3    K3    H23
       D5             M1     AE24              B24               J24    K4    H24
       D6             M26    AF3                C5               L3     K5    M3
       D8              P1    AF4                C7               L24    K22   M4
       D10            P26    AF5                C9               N3    K23    M23
       D12             T1    AF10              C11              N24    K24    M24
       D13            T26    AF12              C13               R3     T3     P3
       D15             V1    AF14              C15               R24    T4     P4
       D17            V26    AF16              C17               U3     T23   P23
       D18            AB3    AF23              C19              U24     T24   P24
       D19            AB4    AF24              C21               W3     V3     Y3
       D21            AB5                      C23              W24     V4     Y4
       D22           AB23                                       AA3     V5    Y23
       E6            AB24                                       AA24   V22    Y24
       E7             AC3                                       AD8    V23    AC6
       E9             AC4                                       AD10   V24   AC12
       E11            AC5                                       AD11   AB10  AC14
       E13           AC23                                       AD13   AB14  AC20
       E15           AC24                                       AD15   AB18   AD6
       E17            AD3                                       AD18   AC8   AD12
       E19            AD4                                       AD19  AC10   AD14
       E20            AD5                                       AD21  AC16   AD20
       E21           AD23                                             AC18
       F1            AD24                                             AD16
                                   Table 20 PES24T6 Power Pins
                                            22 of 33                        April 23, 2008


 IDT 89HPES24T6 Data Sheet
Ground Pins
                  Vss      Vss             Vss              Vss  Vss
                   A1      D14             H5                Y25 AE2
                   A2      D16             H22               Y26 AE5
                  A14      D20             H25              AB1  AE6
                  A23      D24             H26              AB2  AE8
                  A25      D25             K1               AB6  AE10
                  A26      E1              K2               AB8  AE12
                   B1      E2              K25              AB12 AE14
                   B2      E3              K26              AB16 AE16
                  B13      E4              M2               AB20 AE18
                  B16      E8              M5               AB22 AE20
                  B25      E10             M22              AB25 AE22
                  B26      E12             M25              AB26 AE25
                   C2      E14             P2               AC1  AE26
                   C6      E16             P5               AC2  AF1
                   C8      E18             P22              AC22 AF2
                  C10      E22             P25              AC25 AF6
                  C12      E23              T2              AC26 AF8
                  C18      E24              T5              AD1  AF18
                  C20      E25             T22              AD2  AF20
                  C24      E26             T25              AD7  AF22
                  C25       F4             V2               AD9  AF25
                   D2       F5             V25              AD17 AF26
                   D3      F22             Y1               AD22  —
                   D7      F23             Y2               AD25  —
                   D9      H1              Y5               AD26  —
                  D11      H2              Y22              AE1   —
                               Table 21 PES24T6 Ground Pins
                                        23 of 33                      April 23, 2008


  IDT 89HPES24T6 Data Sheet
Alternate Signal Functions
                                       Pin          GPIO             Alternate
                                       B18         GPIO[0]              P2RSTN
                                       A19         GPIO[1]              P4RSTN
                                       B19         GPIO[2]            IOEXPINTN0
                                       A20         GPIO[3]            IOEXPINTN1
                                       B20         GPIO[4]            IOEXPINTN2
                                       A21         GPIO[5]            IOEXPINTN3
                                       A22         GPIO[7]               GPEN
                                       D23         GPIO[8]              P1RSTN
                                       A24         GPIO[9]              P3RSTN
                                       C22         GPIO[10]             P5RSTN
                                        Table 22 PES24T6 Alternate Signal Functions
Signals Listed Alphabetically
                      Signal Name      I/O Type        Location               Signal Category
                      CCLKDS                 I              A13                       System
                      CCLKUS                 I              A12
                      GPIO_00              I/O              B18            General Purpose Input/Output
                      GPIO_01              I/O              A19
                      GPIO_02              I/O              B19
                      GPIO_03              I/O              A20
                      GPIO_04              I/O              B20
                      GPIO_05              I/O              A21
                      GPIO_06              I/O              B21
                      GPIO_07              I/O              A22
                      GPIO_08              I/O              D23
                      GPIO_09              I/O              A24
                      GPIO_10              I/O              C22
                      JTAG_TCK               I              B4                         JTAG
                      JTAG_TDI               I              A4
                      JTAG_TDO              O               B5
                      JTAG_TMS               I              A5
                      JTAG_TRST_N            I              B6
                                  Table 23 89PES24T6 Alphabetical Signal List (Part 1 of 5)
                                                       24 of 33                                         April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal Name     I/O Type       Location                Signal Category
                    MSMBADDR_1            I             A6                         SMBus
                    MSMBADDR_2            I             B7
                    MSMBADDR_3            I             A7
                    MSMBADDR_4            I             B8
                    MSMBCLK             I/O             A8
                    MSMBDAT             I/O             B9
                    MSMBSMODE             I            B22                         System
                    P01MERGEN             I             E5                         System
                    P23MERGEN             I            C3
                    P45MERGEN             I            D4
                    PE0RN00               I           AC21                       PCI Express
                    PE0RN01               I           AC19
                    PE0RN02               I           AC17
                    PE0RN03               I           AC15
                    PE0RP00               I           AB21
                    PE0RP01               I           AB19
                    PE0RP02               I           AB17
                    PE0RP03               I           AB15
                    PE0TN00              O            AF21
                    PE0TN01              O            AF19
                    PE0TN02              O            AF17
                    PE0TN03              O            AF15
                    PE0TP00              O            AE21
                    PE0TP01              O            AE19
                    PE0TP02              O            AE17
                    PE0TP03              O            AE15
                    PE1RN00               I           AC13
                    PE1RN01               I           AC11
                    PE1RN02               I            AC9
                    PE1RN03               I            AC7
                    PE1RP00               I           AB13
                    PE1RP01               I           AB11
                    PE1RP02               I            AB9
                               Table 23 89PES24T6 Alphabetical Signal List (Part 2 of 5)
                                                   25 of 33                                  April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal Name    I/O Type       Location                Signal Category
                    PE1RP03             I             AB7                   PCI Express (cont.)
                    PE1TN00             O            AF13
                    PE1TN01             O            AF11
                    PE1TN02             O             AF9
                    PE1TN03             O             AF7
                    PE1TP00             O            AE13
                    PE1TP01             O            AE11
                    PE1TP02             O             AE9
                    PE1TP03             O             AE7
                    PE2RN00             I             AA4
                    PE2RN01             I             W4
                    PE2RN02             I             U4
                    PE2RN03             I             R4
                    PE2RP00             I             AA5
                    PE2RP01             I             W5
                    PE2RP02             I             U5
                    PE2RP03             I             R5
                    PE2TN00             O             AA1
                    PE2TN01             O             W1
                    PE2TN02             O             U1
                    PE2TN03             O             R1
                    PE2TP00             O             AA2
                    PE2TP01             O             W2
                    PE2TP02             O             U2
                    PE2TP03             O             R2
                    PE3RN00             I             N4
                    PE3RN01             I              L4
                    PE3RN02             I              J4
                    PE3RN03             I             G4
                    PE3RP00             I             N5
                    PE3RP01             I              L5
                    PE3RP02             I              J5
                    PE3RP03             I             G5
                    PE3TN00             O             N1
                    PE3TN01             O              L1
                    PE3TN02             O              J1
                              Table 23 89PES24T6 Alphabetical Signal List (Part 3 of 5)
                                                  26 of 33                                      April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal Name    I/O Type       Location                Signal Category
                    PE3TN03             O             G1                    PCI Express (cont.)
                    PE3TP00             O             N2
                    PE3TP01             O              L2
                    PE3TP02             O              J2
                    PE3TP03             O             G2
                    PE4RN00             I             G23
                    PE4RN01             I             J23
                    PE4RN02             I             L23
                    PE4RN03             I             N23
                    PE4RP00             I             G22
                    PE4RP01             I             J22
                    PE4RP02             I             L22
                    PE4RP03             I             N22
                    PE4TN00             O             G26
                    PE4TN01             O             J26
                    PE4TN02             O             L26
                    PE4TN03             O             N26
                    PE4TP00             O             G25
                    PE4TP01             O             J25
                    PE4TP02             O             L25
                    PE4TP03             O             N25
                    PE5RN00             I             R23
                    PE5RN01             I             U23
                    PE5RN02             I             W23
                    PE5RN03             I            AA23
                    PE5RP00             I             R22
                    PE5RP01             I             U22
                    PE5RP02             I             W22
                    PE5RP03             I            AA22
                    PE5TN00             O             R26
                    PE5TN01             O             U26
                    PE5TN02             O             W26
                    PE5TN03             O            AA26
                    PE5TP00             O             R25
                    PE5TP01             O             U25
                    PE5TP02             O             W25
                              Table 23 89PES24T6 Alphabetical Signal List (Part 4 of 5)
                                                  27 of 33                                      April 23, 2008


IDT 89HPES24T6 Data Sheet
                    Signal Name         I/O Type       Location                   Signal Category
                    PE5TP03                  O             AA25                      PCI Express (cont.)
                    PEREFCLKN1                I             C1
                    PEREFCLKN2                I            D26
                    PEREFCLKP1                I             D1
                    PEREFCLKP2                I            C26
                    PERSTN                    I             A17                           System
                    REFCLKM                   I             B23                         PCI Express
                    RSTHALT                   I             A18                           System
                    SSMBADDR_1                I             A9                            SMBus
                    SSMBADDR_2                I             B10
                    SSMBADDR_3                I             A10
                    SSMBADDR_5                I             B11
                    SSMBCLK                 I/O             A11
                    SSMBDAT                 I/O             B12
                    SWMODE_0                  I             B14                           System
                    SWMODE_1                  I             A15
                    SWMODE_2                  I             B15
                    SWMODE_3                  I             A16
                    VDDCORE,                         See Table 20 for a listing of power pins.
                    VDDAPE, VDDIO,
                    VDDPE, VTTPE
                    VSS                              See Table 21 for a listing of ground pins.
                                   Table 23 89PES24T6 Alphabetical Signal List (Part 5 of 5)
                                                       28 of 33                                          April 23, 2008


 IDT 89HPES24T6 Data Sheet
PES24T6 Pinout — Top View
            1   2  3   4  5   6 7 8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
         A                                                                                 A
         B                                                                                 B
         C                                                                                 C
         D                                                                                 D
         E                                                                                 E
         F                                                                                 F
         G                                                                                 G
         H         X X                                                              X X    H
         J                                                                                 J
         K                                                                                 K
         L                                                                                 L
         M         X X                                                             X X     M
         N                                                                                 N
         P         X X                                                             X X     P
         R                                                                                 R
         T                                                                                 T
         U                                                                                 U
         V                                                                                 V
         W                                                                                 W
         Y         X X                                                             X X     Y
        AA                                                                                AA
        AB                                                                                AB
        AC                    X                  X       X                X               AC
        AD                    X                  X       X                X               AD
        AE                                                                                AE
        AF                                                                                AF
            1   2  3   4  5   6 7 8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
              VDDCore (Power)      VDDPE (Power)
                                                       X    VTTPE (Power)   Vss (Ground)
              VDDI/O (Power)       VDDAPE (Power)                           Signals
                                                   29 of 33                               April 23, 2008


 IDT 89HPES24T6 Data Sheet
PES24T6 Package Drawing — 420-Pin BX420/BXG420
                               30 of 33        April 23, 2008


 IDT 89HPES24T6 Data Sheet
PES24T6 Package Drawing — Page Two
                                   31 of 33 April 23, 2008


 IDT 89HPES24T6 Data Sheet
Revision History
  February 8, 2007: Initial publication.
  April 4, 2007: In Table 3, revised description for MSMBCLK signal.
  May 30, 2007: Added ZG device revision to Ordering Information.
  November 14, 2007: Added new parameter, Termination Resistor, to Table 9, Input Clock Requirements.
  March 25, 2008: Added θJB and θJC parameters to Table 16, Thermal Specifications.
  April 23, 2008: Added 1ZC device revision to Ordering Information.
                                                                  32 of 33                            April 23, 2008


 IDT 89HPES24T6 Data Sheet
Ordering Information
   NN            A               AAA          NNAN         AAA         AA            A                            Legend
                                                                                                                A = Alpha Character
                                                                                                                N = Numeric Character
 Product     Operating         Device       Product     Device      Package Temp Range
 Family       Voltage          Family        Detail     Revision
                                                                                          Blank     Commercial Temperature
                                                                                                    (0°C to +70°C Ambient)
                                                                                           BX       BX420 420-ball BGA
                                                                                          BXG       BXG420 420-ball BGA, Green
                                                                                           ZC       ZC revision
                                                                                           ZG        ZG revision
                                                                                           1ZC      1ZC revision
                                                                                           24T6     24-lane, 6-port
                                                                                           PES      PCI Express Switch
                                                                                           H       1.0V +/- 0.1V Core Voltage
                                                                                          89       Serial Switching Product
Valid Combinations
    89HPES24T6ZCBX       420-pin BX420 package, Commercial Temperature
    89HPES24T6ZGBX       420-pin BX420 package, Commercial Temperature
    89HPES24T61ZCBX      420-pin BX420 package, Commercial Temperature
    89HPES24T6ZCBXG      420-pin Green BX420 package, Commercial Temperature
    89HPES24T6ZGBXG      420-pin Green BX420 package, Commercial Temperature
    89HPES24T61ZCBXG     420-pin Green BX420 package, Commercial Temperature
                            CORPORATE HEADQUARTERS                    for SALES:                         for Tech Support:
                            6024 Silver Creek Valley Road             800-345-7015 or 408-284-8200       email: ssdhelp@idt.com
                       ®
                            San Jose, CA 95138                        fax: 408-284-2775                  phone: 408-284-8208
                                                                      www.idt.com
                                                              33 of 33                                                 April 23, 2008


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89HPES24T61ZCBXG8 89HPES24T61ZCBX8
