
---------- Begin Simulation Statistics ----------
final_tick                                32304263500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94836                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   147117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1054.45                       # Real time elapsed on the host
host_tick_rate                               30636067                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032304                       # Number of seconds simulated
sim_ticks                                 32304263500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87545789                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85248586                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.646085                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.646085                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7487915                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5739712                       # number of floating regfile writes
system.cpu.idleCycles                          134020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               544889                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12012404                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.665417                       # Inst execution rate
system.cpu.iew.exec_refs                     45819536                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13753030                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4215783                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34729023                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                942                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13997828                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           185104432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32066506                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1326263                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172208677                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10374                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2311468                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 480029                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2325486                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1893                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       285324                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         259565                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229200975                       # num instructions consuming a value
system.cpu.iew.wb_count                     171083375                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561013                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128584785                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.648000                       # insts written-back per cycle
system.cpu.iew.wb_sent                      171556090                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                290403860                       # number of integer regfile reads
system.cpu.int_regfile_writes               138082881                       # number of integer regfile writes
system.cpu.ipc                               1.547783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.547783                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2087617      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120104675     69.21%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43970      0.03%     70.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1676880      0.97%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1419      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8866      0.01%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               123113      0.07%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19426      0.01%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357303      1.93%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4886      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           45669      0.03%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          23025      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32124035     18.51%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12671118      7.30%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          108914      0.06%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1133967      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173534941                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7339286                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14263804                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6874685                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7418160                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2897300                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016696                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1202036     41.49%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.01%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1013      0.03%     41.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412341     14.23%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   72      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1271138     43.87%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9126      0.31%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               610      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              805      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              167005338                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          400284321                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164208690                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207664386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  185103025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173534941                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1407                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29976226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            106436                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            204                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54691086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64474508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.691528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.203241                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13061246     20.26%     20.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9788567     15.18%     35.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10645514     16.51%     51.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10656783     16.53%     68.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5752257      8.92%     77.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5351838      8.30%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5705191      8.85%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1619263      2.51%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1893849      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64474508                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.685945                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2941669                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1041270                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34729023                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13997828                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71262915                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64608528                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            894                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17765119                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12907428                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            478642                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8976786                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8966848                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.889292                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2160025                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11521                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10513                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1939                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29970377                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            477772                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60464977                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.565587                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.511140                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12029444     19.89%     19.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14295986     23.64%     43.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12675467     20.96%     64.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7008071     11.59%     76.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1454385      2.41%     78.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3961547      6.55%     85.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1332673      2.20%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          823548      1.36%     88.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6883856     11.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60464977                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6883856                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34503164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34503164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34503164                       # number of overall hits
system.cpu.dcache.overall_hits::total        34503164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       164457                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164457                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       164457                       # number of overall misses
system.cpu.dcache.overall_misses::total        164457                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6702749491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6702749491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6702749491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6702749491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34667621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34667621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34667621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34667621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004744                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004744                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40756.851280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40756.851280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40756.851280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40756.851280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               787                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.664549                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72674                       # number of writebacks
system.cpu.dcache.writebacks::total             72674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        73247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        73247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        73247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        73247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91210                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4079237491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4079237491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4079237491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4079237491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44723.577360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44723.577360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44723.577360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44723.577360                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21205942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21205942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3781868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3781868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21329947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21329947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30497.709770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30497.709770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        73237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1199137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1199137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23619.947605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23619.947605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2920880991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2920880991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72206.095891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72206.095891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2880099991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2880099991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71215.567751                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71215.567751                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.471620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34594374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.282688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.471620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69426452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69426452                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10063928                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27572863                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19162229                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7195459                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 480029                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8563840                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1571                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192619446                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7586                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32064907                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13753041                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3059                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16742                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10799286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122670642                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17765119                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11138394                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53187737                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  963144                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1128                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4740                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10444688                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                103122                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64474508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.063083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.500078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32488794     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1296698      2.01%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3151536      4.89%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1751931      2.72%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1504307      2.33%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2281856      3.54%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3913997      6.07%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   958387      1.49%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17127002     26.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64474508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274966                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898676                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10441512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10441512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10441512                       # number of overall hits
system.cpu.icache.overall_hits::total        10441512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3175                       # number of overall misses
system.cpu.icache.overall_misses::total          3175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196274500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10444687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10444687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10444687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10444687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61818.740157                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61818.740157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61818.740157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61818.740157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          846                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2025                       # number of writebacks
system.cpu.icache.writebacks::total              2025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          641                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          641                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          641                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          641                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2534                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158304000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62471.981058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62471.981058                       # average overall mshr miss latency
system.cpu.icache.replacements                   2025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10441512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10441512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10444687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10444687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61818.740157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61818.740157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          641                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          641                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62471.981058                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.628225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10444046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4121.565114                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.628225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20891908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20891908                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10445427                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1054                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10733241                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5177036                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9804                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1893                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 660163                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32304263500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 480029                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13000448                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7055932                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14028                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23313096                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20610975                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              189981931                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16067                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7106145                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10006909                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4038930                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             284                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251911092                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   521658977                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321634538                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7802424                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 40160835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     740                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36298840                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238667096                       # The number of ROB reads
system.cpu.rob.writes                       374212986                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43283                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43731                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 448                       # number of overall hits
system.l2.overall_hits::.cpu.data               43283                       # number of overall hits
system.l2.overall_hits::total                   43731                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2083                       # number of overall misses
system.l2.overall_misses::.cpu.data             47927                       # number of overall misses
system.l2.overall_misses::total                 50010                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3480041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3629596500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149555500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3480041000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3629596500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91210                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91210                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.525458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.533491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.525458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.533491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71798.127700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72611.283827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72577.414517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71798.127700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72611.283827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72577.414517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31283                       # number of writebacks
system.l2.writebacks::total                     31283                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128272250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2990291250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3118563500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128272250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2990291250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3118563500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.525458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.525458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.533481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62392.623156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62360.045192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62392.623156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62360.045192                       # average overall mshr miss latency
system.l2.replacements                          42273                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2021                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2021                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38818                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2800086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2800086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72133.700860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72133.700860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2403259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2403259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61910.956257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61910.956257                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71798.127700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71798.127700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128272250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128272250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61610.110471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679955000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679955000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74646.503458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74646.503458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587031750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587031750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64445.246460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64445.246460                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.324850                       # Cycle average of tags in use
system.l2.tags.total_refs                      186453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.694699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.062816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.930760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7916.331273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1542105                       # Number of tag accesses
system.l2.tags.data_accesses                  1542105                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003099293250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1923                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1923                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31283                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50009                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31283                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.997920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.115596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.256609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1914     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.42%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1684     87.57%     87.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223     11.60%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1923                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3200576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2002112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32302755500                       # Total gap between requests
system.mem_ctrls.avgGap                     397366.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4124780.619127874728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94941276.095026895404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61927181.840873733163                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31283                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59564500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1408748000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 739719463000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28609.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29393.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23646052.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3200576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2002112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2002112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4124781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     94951182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99075963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4124781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4124781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61976711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61976711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61976711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4124781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     94951182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161052673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50004                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               530737500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250020000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1468312500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10613.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29363.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40014                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28279                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.041333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.326287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.757270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5728     44.17%     44.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1531     11.81%     55.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          776      5.98%     61.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          439      3.39%     65.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          362      2.79%     68.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          353      2.72%     70.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          368      2.84%     73.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          285      2.20%     75.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3126     24.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3200256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.066057                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.927182                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50394120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26785110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187246500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83582640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2549526720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3779115390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9222424320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15899074800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.166454                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23914115500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1078480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7311668000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42204540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22428450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169782060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79584120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2549526720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3139383870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9761145600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15764055360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.986837                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25326620500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1078480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5899163000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31283                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10097                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38818                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141398                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141398                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141398                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50009                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54130250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62511250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       273118                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                280208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       291584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10488576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10780160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42276                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081343                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135111     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    906      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136017                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32304263500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          167932500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3802996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
