5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd always12.vcd -o always12.cdd -v always12.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always12.v 1 38 1
2 1 5 90009 1 1 1004 0 0 1 1 a
2 2 5 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 70006 1 0 0 0 1 17 0 1 0 0 0
1 b 3 70009 1 0 0 0 1 17 0 1 0 0 0
4 3 6 2 0
4 2 1 3 0
3 1 main.$u0 "main.$u0" always12.v 0 16 1
2 4 7 b000e 1 0 21004 0 0 1 16 0 0
2 5 7 b000e 1 47 4 4 0 foobar.b
2 6 7 30011 1 3b 5002 0 5 1 18 0 1 0 0 0 0 foobar
2 7 8 70007 1 1 1004 0 0 1 1 a
2 8 8 30009 1 39 6 7 0
2 9 9 50009 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 9 0 0 0
4 8 0 9 0
4 6 11 8 0
3 1 main.$u0.$u1 "main.$u0.$u1" always12.v 0 15 1
2 10 10 a000a 0 1 1010 0 0 1 1 b
2 11 10 6000c 0 39 22 10 0
2 12 14 c000f 0 0 21010 0 0 1 16 0 0
2 13 14 80008 0 1 1410 0 0 1 1 b
2 14 14 8000f 0 37 32 12 13
2 15 11 8000c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
4 14 0 0 0
4 15 6 14 0
4 11 11 15 14
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" always12.v 0 13 1
2 16 12 d0010 0 0 21010 0 0 1 16 0 0
2 17 12 90009 0 1 1410 0 0 1 1 a
2 18 12 90010 0 37 32 16 17
4 18 11 0 0
3 1 main.$u3 "main.$u3" always12.v 0 28 1
3 3 main.foobar "main.foobar" always12.v 30 36 1
2 19 33 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u4
1 b 31 800006 1 0 0 0 1 17 1 1 0 0 0
1 a 32 870004 1 0 0 0 1 17 0 1 0 0 0
4 19 11 0 0
3 1 main.foobar.$u4 "main.foobar.$u4" always12.v 0 35 1
2 20 34 50005 1 1 1004 0 0 1 1 b
2 21 34 10001 0 1 1410 0 0 1 1 a
2 22 34 10005 1 37 16 20 21
4 22 11 0 0
