
DueRfid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000042c4  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000842c4  000842c4  0000c2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  000842cc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000174  200709a4  00084c70  000109a4  2**2
                  ALLOC
  4 .stack        00002000  20070b18  00084de4  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e069  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000028bd  00000000  00000000  0001ea91  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000544e  00000000  00000000  0002134e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ae8  00000000  00000000  0002679c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009d0  00000000  00000000  00027284  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000193a2  00000000  00000000  00027c54  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011591  00000000  00000000  00040ff6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000616d5  00000000  00000000  00052587  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000219c  00000000  00000000  000b3c5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b18 	.word	0x20072b18
   80004:	00081039 	.word	0x00081039
   80008:	00081035 	.word	0x00081035
   8000c:	00081035 	.word	0x00081035
   80010:	00081035 	.word	0x00081035
   80014:	00081035 	.word	0x00081035
   80018:	00081035 	.word	0x00081035
	...
   8002c:	00081035 	.word	0x00081035
   80030:	00081035 	.word	0x00081035
   80034:	00000000 	.word	0x00000000
   80038:	00081035 	.word	0x00081035
   8003c:	00081035 	.word	0x00081035
   80040:	00081035 	.word	0x00081035
   80044:	00081035 	.word	0x00081035
   80048:	00081035 	.word	0x00081035
   8004c:	00081035 	.word	0x00081035
   80050:	00081035 	.word	0x00081035
   80054:	00081035 	.word	0x00081035
   80058:	00081035 	.word	0x00081035
   8005c:	00081035 	.word	0x00081035
   80060:	00081035 	.word	0x00081035
   80064:	00081035 	.word	0x00081035
   80068:	00000000 	.word	0x00000000
   8006c:	00080e1d 	.word	0x00080e1d
   80070:	00080e31 	.word	0x00080e31
   80074:	00080e45 	.word	0x00080e45
   80078:	00080e59 	.word	0x00080e59
	...
   80084:	0008072d 	.word	0x0008072d
   80088:	00081035 	.word	0x00081035
   8008c:	00081035 	.word	0x00081035
   80090:	00081035 	.word	0x00081035
   80094:	00081035 	.word	0x00081035
   80098:	00081035 	.word	0x00081035
   8009c:	00081035 	.word	0x00081035
   800a0:	00081035 	.word	0x00081035
   800a4:	00000000 	.word	0x00000000
   800a8:	00081035 	.word	0x00081035
   800ac:	00081035 	.word	0x00081035
   800b0:	00081035 	.word	0x00081035
   800b4:	00081035 	.word	0x00081035
   800b8:	00081035 	.word	0x00081035
   800bc:	00081035 	.word	0x00081035
   800c0:	00081035 	.word	0x00081035
   800c4:	00081035 	.word	0x00081035
   800c8:	00081035 	.word	0x00081035
   800cc:	00081035 	.word	0x00081035
   800d0:	00081035 	.word	0x00081035
   800d4:	00081035 	.word	0x00081035
   800d8:	00081035 	.word	0x00081035
   800dc:	00081035 	.word	0x00081035
   800e0:	00081035 	.word	0x00081035
   800e4:	00081035 	.word	0x00081035
   800e8:	00081035 	.word	0x00081035
   800ec:	00081035 	.word	0x00081035
   800f0:	00081035 	.word	0x00081035

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a4 	.word	0x200709a4
   80110:	00000000 	.word	0x00000000
   80114:	000842cc 	.word	0x000842cc

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000842cc 	.word	0x000842cc
   8013c:	200709a8 	.word	0x200709a8
   80140:	000842cc 	.word	0x000842cc
   80144:	00000000 	.word	0x00000000

00080148 <main>:
// 	UDR0 = c;
// }

 
int main(void)
{
   80148:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8014c:	b087      	sub	sp, #28
	SystemInit();
   8014e:	4b65      	ldr	r3, [pc, #404]	; (802e4 <main+0x19c>)
   80150:	4798      	blx	r3
	board_init();
   80152:	4b65      	ldr	r3, [pc, #404]	; (802e8 <main+0x1a0>)
   80154:	4798      	blx	r3
	sysclk_init();
   80156:	4b65      	ldr	r3, [pc, #404]	; (802ec <main+0x1a4>)
   80158:	4798      	blx	r3
	delay_init();
	configureConsole();
   8015a:	4b65      	ldr	r3, [pc, #404]	; (802f0 <main+0x1a8>)
   8015c:	4798      	blx	r3
	spi_master_init(SPI0);
   8015e:	4865      	ldr	r0, [pc, #404]	; (802f4 <main+0x1ac>)
   80160:	4b65      	ldr	r3, [pc, #404]	; (802f8 <main+0x1b0>)
   80162:	4798      	blx	r3
	
	uint8_t byte;
	uint8_t str[MAX_LEN];
	//delay_ms(50);
	//spi_master_init(SPI0);
	delay_ms(1000);
   80164:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 80354 <main+0x20c>
   80168:	4640      	mov	r0, r8
   8016a:	4f64      	ldr	r7, [pc, #400]	; (802fc <main+0x1b4>)
   8016c:	47b8      	blx	r7
	
	//spi_master_setup_device(SPI0, &spi_device_conf, SPI_MODE_0, 13,0);
	pmc_enable_periph_clk(ID_PIOA);
   8016e:	200b      	movs	r0, #11
   80170:	4c63      	ldr	r4, [pc, #396]	; (80300 <main+0x1b8>)
   80172:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOB);
   80174:	200c      	movs	r0, #12
   80176:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_SPI0);
   80178:	2018      	movs	r0, #24
   8017a:	47a0      	blx	r4
	pio_set_output(PIOA,PIO_PA28,LOW,DISABLE,ENABLE);
   8017c:	4c61      	ldr	r4, [pc, #388]	; (80304 <main+0x1bc>)
   8017e:	f04f 0901 	mov.w	r9, #1
   80182:	f8cd 9000 	str.w	r9, [sp]
   80186:	4620      	mov	r0, r4
   80188:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8018c:	2200      	movs	r2, #0
   8018e:	4613      	mov	r3, r2
   80190:	4d5d      	ldr	r5, [pc, #372]	; (80308 <main+0x1c0>)
   80192:	47a8      	blx	r5
	
	pio_set_output(PIOB,PIO_PB3,LOW,DISABLE,ENABLE);
   80194:	4e5d      	ldr	r6, [pc, #372]	; (8030c <main+0x1c4>)
   80196:	f8cd 9000 	str.w	r9, [sp]
   8019a:	4630      	mov	r0, r6
   8019c:	2108      	movs	r1, #8
   8019e:	2200      	movs	r2, #0
   801a0:	4613      	mov	r3, r2
   801a2:	47a8      	blx	r5
	pio_set_output(PIOB,PIO_PB27,LOW,DISABLE,ENABLE);
   801a4:	f8cd 9000 	str.w	r9, [sp]
   801a8:	4630      	mov	r0, r6
   801aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801ae:	2200      	movs	r2, #0
   801b0:	4613      	mov	r3, r2
   801b2:	47a8      	blx	r5
	
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA25A_SPI0_MISO);
   801b4:	4620      	mov	r0, r4
   801b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   801be:	4d54      	ldr	r5, [pc, #336]	; (80310 <main+0x1c8>)
   801c0:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA26A_SPI0_MOSI);
   801c2:	4620      	mov	r0, r4
   801c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   801cc:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA27A_SPI0_SPCK);
   801ce:	4620      	mov	r0, r4
   801d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801d4:	460a      	mov	r2, r1
   801d6:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA28A_SPI0_NPCS0);
   801d8:	4620      	mov	r0, r4
   801da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   801e2:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA29A_SPI0_NPCS1);
   801e4:	4620      	mov	r0, r4
   801e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801ea:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   801ee:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA30A_SPI0_NPCS2);
   801f0:	4620      	mov	r0, r4
   801f2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   801fa:	47a8      	blx	r5
	pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA31A_SPI0_NPCS3);
   801fc:	4620      	mov	r0, r4
   801fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80202:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   80206:	47a8      	blx	r5
	
	
	pio_clear(PIOB,PIO_PB27);
   80208:	4630      	mov	r0, r6
   8020a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8020e:	4d41      	ldr	r5, [pc, #260]	; (80314 <main+0x1cc>)
   80210:	47a8      	blx	r5
	delay_ms(1000);
   80212:	4640      	mov	r0, r8
   80214:	47b8      	blx	r7
	pio_set(PIOB,PIO_PB27);
   80216:	4630      	mov	r0, r6
   80218:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8021c:	4c3e      	ldr	r4, [pc, #248]	; (80318 <main+0x1d0>)
   8021e:	47a0      	blx	r4
	delay_ms(1000);
   80220:	4640      	mov	r0, r8
   80222:	47b8      	blx	r7
	pio_clear(PIOB,PIO_PB27);
   80224:	4630      	mov	r0, r6
   80226:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8022a:	47a8      	blx	r5
	delay_ms(1000);
   8022c:	4640      	mov	r0, r8
   8022e:	47b8      	blx	r7
	pio_set(PIOB,PIO_PB27);
   80230:	4630      	mov	r0, r6
   80232:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80236:	47a0      	blx	r4
	
	delay_ms(1000);
   80238:	4640      	mov	r0, r8
   8023a:	47b8      	blx	r7
// 	pio_set_pin_low(PIO_PB26);
// 	delay_s(2);
// 	pio_set_pin_high(PIO_PB26);
// 	delay_s(2);
// 	pio_set_pin_low(PIO_PB26);
	mfrc522_init();
   8023c:	4b37      	ldr	r3, [pc, #220]	; (8031c <main+0x1d4>)
   8023e:	4798      	blx	r3
	//Kollar version på läsaren
		
		byte = mfrc522_read(VersionReg);
   80240:	2037      	movs	r0, #55	; 0x37
   80242:	4b37      	ldr	r3, [pc, #220]	; (80320 <main+0x1d8>)
   80244:	4798      	blx	r3
		if(byte == 0x92)
   80246:	2892      	cmp	r0, #146	; 0x92
   80248:	d105      	bne.n	80256 <main+0x10e>
		{
			printf("MIFARE RC522v2\n");
   8024a:	4836      	ldr	r0, [pc, #216]	; (80324 <main+0x1dc>)
   8024c:	4c36      	ldr	r4, [pc, #216]	; (80328 <main+0x1e0>)
   8024e:	47a0      	blx	r4
			printf("Detected");
   80250:	4836      	ldr	r0, [pc, #216]	; (8032c <main+0x1e4>)
   80252:	47a0      	blx	r4
   80254:	e00d      	b.n	80272 <main+0x12a>
		}else if(byte == 0x91 || byte==0x90)
   80256:	f100 0370 	add.w	r3, r0, #112	; 0x70
   8025a:	b2db      	uxtb	r3, r3
   8025c:	2b01      	cmp	r3, #1
   8025e:	d805      	bhi.n	8026c <main+0x124>
		{
			printf("MIFARE RC522v1\n");
   80260:	4833      	ldr	r0, [pc, #204]	; (80330 <main+0x1e8>)
   80262:	4c31      	ldr	r4, [pc, #196]	; (80328 <main+0x1e0>)
   80264:	47a0      	blx	r4
			printf("Detected\n");
   80266:	4833      	ldr	r0, [pc, #204]	; (80334 <main+0x1ec>)
   80268:	47a0      	blx	r4
   8026a:	e002      	b.n	80272 <main+0x12a>
		}else
		{
			printf("No reader found\n");
   8026c:	4832      	ldr	r0, [pc, #200]	; (80338 <main+0x1f0>)
   8026e:	4b2e      	ldr	r3, [pc, #184]	; (80328 <main+0x1e0>)
   80270:	4798      	blx	r3
		}
		
		byte = mfrc522_read(ComIEnReg);
   80272:	2002      	movs	r0, #2
   80274:	4d2a      	ldr	r5, [pc, #168]	; (80320 <main+0x1d8>)
   80276:	47a8      	blx	r5
		mfrc522_write(ComIEnReg,byte|0x20);
   80278:	f040 0120 	orr.w	r1, r0, #32
   8027c:	2002      	movs	r0, #2
   8027e:	b2c9      	uxtb	r1, r1
   80280:	4c2e      	ldr	r4, [pc, #184]	; (8033c <main+0x1f4>)
   80282:	47a0      	blx	r4
		byte = mfrc522_read(DivIEnReg);
   80284:	2003      	movs	r0, #3
   80286:	47a8      	blx	r5
		mfrc522_write(DivIEnReg,byte|0x80);
   80288:	f060 017f 	orn	r1, r0, #127	; 0x7f
   8028c:	2003      	movs	r0, #3
   8028e:	b2c9      	uxtb	r1, r1
   80290:	47a0      	blx	r4
		
		delay_ms(1500);
   80292:	482b      	ldr	r0, [pc, #172]	; (80340 <main+0x1f8>)
   80294:	4b19      	ldr	r3, [pc, #100]	; (802fc <main+0x1b4>)
   80296:	4798      	blx	r3

	/*Kollar ifall det finns något på läsaren för att skriva ut det*/
	while(1){
		
		byte = mfrc522_request(PICC_REQALL,str);
   80298:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80358 <main+0x210>
		
		if(byte == CARD_FOUND)
		{
			byte = mfrc522_get_card_serial(str);
   8029c:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 8035c <main+0x214>
			}
			else
			{
				printf("Något Gick fel\n");
			}
			printf("\n");
   802a0:	4d21      	ldr	r5, [pc, #132]	; (80328 <main+0x1e0>)
			byte = mfrc522_get_card_serial(str);
			/*Skriver ut id på taggen/kortet*/
			if(byte == CARD_FOUND)
			{
				for(byte=0;byte<8;byte++)
				printf("%d", str[byte]);
   802a2:	4f28      	ldr	r7, [pc, #160]	; (80344 <main+0x1fc>)
		delay_ms(1500);

	/*Kollar ifall det finns något på läsaren för att skriva ut det*/
	while(1){
		
		byte = mfrc522_request(PICC_REQALL,str);
   802a4:	2052      	movs	r0, #82	; 0x52
   802a6:	a902      	add	r1, sp, #8
   802a8:	47c0      	blx	r8
		
		if(byte == CARD_FOUND)
   802aa:	2801      	cmp	r0, #1
   802ac:	d115      	bne.n	802da <main+0x192>
		{
			byte = mfrc522_get_card_serial(str);
   802ae:	a802      	add	r0, sp, #8
   802b0:	47c8      	blx	r9
			/*Skriver ut id på taggen/kortet*/
			if(byte == CARD_FOUND)
   802b2:	2801      	cmp	r0, #1
   802b4:	d10d      	bne.n	802d2 <main+0x18a>
   802b6:	f10d 0407 	add.w	r4, sp, #7
   802ba:	f10d 060f 	add.w	r6, sp, #15
			{
				for(byte=0;byte<8;byte++)
				printf("%d", str[byte]);
   802be:	4638      	mov	r0, r7
   802c0:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   802c4:	47a8      	blx	r5
		{
			byte = mfrc522_get_card_serial(str);
			/*Skriver ut id på taggen/kortet*/
			if(byte == CARD_FOUND)
			{
				for(byte=0;byte<8;byte++)
   802c6:	42b4      	cmp	r4, r6
   802c8:	d1f9      	bne.n	802be <main+0x176>
				printf("%d", str[byte]);
				
				delay_ms(2500);
   802ca:	481f      	ldr	r0, [pc, #124]	; (80348 <main+0x200>)
   802cc:	4b0b      	ldr	r3, [pc, #44]	; (802fc <main+0x1b4>)
   802ce:	4798      	blx	r3
   802d0:	e001      	b.n	802d6 <main+0x18e>
			}
			else
			{
				printf("Något Gick fel\n");
   802d2:	481e      	ldr	r0, [pc, #120]	; (8034c <main+0x204>)
   802d4:	47a8      	blx	r5
			}
			printf("\n");
   802d6:	481e      	ldr	r0, [pc, #120]	; (80350 <main+0x208>)
   802d8:	47a8      	blx	r5
		}
		
		delay_ms(1000);
   802da:	481e      	ldr	r0, [pc, #120]	; (80354 <main+0x20c>)
   802dc:	4b07      	ldr	r3, [pc, #28]	; (802fc <main+0x1b4>)
   802de:	4798      	blx	r3
	} 
   802e0:	e7e0      	b.n	802a4 <main+0x15c>
   802e2:	bf00      	nop
   802e4:	2007000d 	.word	0x2007000d
   802e8:	00080b25 	.word	0x00080b25
   802ec:	00080969 	.word	0x00080969
   802f0:	000808e9 	.word	0x000808e9
   802f4:	40008000 	.word	0x40008000
   802f8:	0008065d 	.word	0x0008065d
   802fc:	20070001 	.word	0x20070001
   80300:	00080f55 	.word	0x00080f55
   80304:	400e0e00 	.word	0x400e0e00
   80308:	00080c21 	.word	0x00080c21
   8030c:	400e1000 	.word	0x400e1000
   80310:	00080bad 	.word	0x00080bad
   80314:	00080ba9 	.word	0x00080ba9
   80318:	00080ba5 	.word	0x00080ba5
   8031c:	00080429 	.word	0x00080429
   80320:	000803b1 	.word	0x000803b1
   80324:	000841e8 	.word	0x000841e8
   80328:	000812a5 	.word	0x000812a5
   8032c:	000841f8 	.word	0x000841f8
   80330:	00084204 	.word	0x00084204
   80334:	00084214 	.word	0x00084214
   80338:	00084220 	.word	0x00084220
   8033c:	00080361 	.word	0x00080361
   80340:	00895440 	.word	0x00895440
   80344:	00084234 	.word	0x00084234
   80348:	00e4e1c0 	.word	0x00e4e1c0
   8034c:	00084238 	.word	0x00084238
   80350:	0008421c 	.word	0x0008421c
   80354:	005b8d80 	.word	0x005b8d80
   80358:	000805d1 	.word	0x000805d1
   8035c:	00080611 	.word	0x00080611

00080360 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
   80360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80362:	4605      	mov	r5, r0
   80364:	460f      	mov	r7, r1
	//pio_set_pin_low(PIO_PA28A_SPI0_NPCS0);
	pio_clear(PIOA,PIO_PA28A_SPI0_NPCS0);
   80366:	4c0d      	ldr	r4, [pc, #52]	; (8039c <mfrc522_write+0x3c>)
   80368:	4620      	mov	r0, r4
   8036a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8036e:	4b0c      	ldr	r3, [pc, #48]	; (803a0 <mfrc522_write+0x40>)
   80370:	4798      	blx	r3
	//spi_select_slave(SPI0, SPI_SELECTOR_0);
	spi_write(SPI0,((reg<<1)&0x7E),0,0);
   80372:	4e0c      	ldr	r6, [pc, #48]	; (803a4 <mfrc522_write+0x44>)
   80374:	0069      	lsls	r1, r5, #1
   80376:	4630      	mov	r0, r6
   80378:	f001 017e 	and.w	r1, r1, #126	; 0x7e
   8037c:	2200      	movs	r2, #0
   8037e:	4613      	mov	r3, r2
   80380:	4d09      	ldr	r5, [pc, #36]	; (803a8 <mfrc522_write+0x48>)
   80382:	47a8      	blx	r5
	//spi_transmit(data);
	spi_write(SPI0,data,0,0);
   80384:	4630      	mov	r0, r6
   80386:	4639      	mov	r1, r7
   80388:	2200      	movs	r2, #0
   8038a:	4613      	mov	r3, r2
   8038c:	47a8      	blx	r5
	//pio_set_pin_high(PIO_PA28A_SPI0_NPCS0);
	pio_set(PIOA,PIO_PA28A_SPI0_NPCS0);
   8038e:	4620      	mov	r0, r4
   80390:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80394:	4b05      	ldr	r3, [pc, #20]	; (803ac <mfrc522_write+0x4c>)
   80396:	4798      	blx	r3
   80398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8039a:	bf00      	nop
   8039c:	400e0e00 	.word	0x400e0e00
   803a0:	00080ba9 	.word	0x00080ba9
   803a4:	40008000 	.word	0x40008000
   803a8:	000806f5 	.word	0x000806f5
   803ac:	00080ba5 	.word	0x00080ba5

000803b0 <mfrc522_read>:




uint8_t mfrc522_read(uint8_t reg)
{
   803b0:	b570      	push	{r4, r5, r6, lr}
   803b2:	4605      	mov	r5, r0
	uint8_t data;	
	//pio_set_pin_low(PIO_PA28A_SPI0_NPCS0);
	pio_clear(PIOA,PIO_PA28A_SPI0_NPCS0);
   803b4:	4c0e      	ldr	r4, [pc, #56]	; (803f0 <mfrc522_read+0x40>)
   803b6:	4620      	mov	r0, r4
   803b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   803bc:	4b0d      	ldr	r3, [pc, #52]	; (803f4 <mfrc522_read+0x44>)
   803be:	4798      	blx	r3
	//spi_transmit(((reg<<1)&0x7E)|0x80);
	//spi_select_slave(SPI0, SPI_SELECTOR_0);
	spi_write(SPI0,(((reg<<1)&0x7E)|0x80),0,0);
   803c0:	4e0d      	ldr	r6, [pc, #52]	; (803f8 <mfrc522_read+0x48>)
   803c2:	006d      	lsls	r5, r5, #1
   803c4:	f005 017e 	and.w	r1, r5, #126	; 0x7e
   803c8:	4630      	mov	r0, r6
   803ca:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   803ce:	2200      	movs	r2, #0
   803d0:	4613      	mov	r3, r2
   803d2:	4d0a      	ldr	r5, [pc, #40]	; (803fc <mfrc522_read+0x4c>)
   803d4:	47a8      	blx	r5
	data = spi_write(SPI0,(0x00),0,0);
   803d6:	4630      	mov	r0, r6
   803d8:	2100      	movs	r1, #0
   803da:	460a      	mov	r2, r1
   803dc:	460b      	mov	r3, r1
   803de:	47a8      	blx	r5
   803e0:	4605      	mov	r5, r0
	pio_set(PIOA,PIO_PA28A_SPI0_NPCS0);
   803e2:	4620      	mov	r0, r4
   803e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   803e8:	4b05      	ldr	r3, [pc, #20]	; (80400 <mfrc522_read+0x50>)
   803ea:	4798      	blx	r3
	//pio_set_pin_high(PIO_PA28A_SPI0_NPCS0);
	return data;
}
   803ec:	b2e8      	uxtb	r0, r5
   803ee:	bd70      	pop	{r4, r5, r6, pc}
   803f0:	400e0e00 	.word	0x400e0e00
   803f4:	00080ba9 	.word	0x00080ba9
   803f8:	40008000 	.word	0x40008000
   803fc:	000806f5 	.word	0x000806f5
   80400:	00080ba5 	.word	0x00080ba5

00080404 <mfrc522_reset>:

void mfrc522_reset(void)
{
   80404:	b508      	push	{r3, lr}
	//pio_set_pin_high(PIO_PA28A_SPI0_NPCS0);
	pio_set(PIOA,PIO_PA28A_SPI0_NPCS0);
   80406:	4805      	ldr	r0, [pc, #20]	; (8041c <mfrc522_reset+0x18>)
   80408:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8040c:	4b04      	ldr	r3, [pc, #16]	; (80420 <mfrc522_reset+0x1c>)
   8040e:	4798      	blx	r3
	mfrc522_write(CommandReg,SoftReset_CMD);
   80410:	2001      	movs	r0, #1
   80412:	210f      	movs	r1, #15
   80414:	4b03      	ldr	r3, [pc, #12]	; (80424 <mfrc522_reset+0x20>)
   80416:	4798      	blx	r3
   80418:	bd08      	pop	{r3, pc}
   8041a:	bf00      	nop
   8041c:	400e0e00 	.word	0x400e0e00
   80420:	00080ba5 	.word	0x00080ba5
   80424:	00080361 	.word	0x00080361

00080428 <mfrc522_init>:
#if 1

#endif

void mfrc522_init(void)
{
   80428:	b510      	push	{r4, lr}
	uint8_t byte;
	mfrc522_reset();
   8042a:	4b10      	ldr	r3, [pc, #64]	; (8046c <mfrc522_init+0x44>)
   8042c:	4798      	blx	r3
	
	mfrc522_write(TModeReg, 0x8D);
   8042e:	202a      	movs	r0, #42	; 0x2a
   80430:	218d      	movs	r1, #141	; 0x8d
   80432:	4c0f      	ldr	r4, [pc, #60]	; (80470 <mfrc522_init+0x48>)
   80434:	47a0      	blx	r4
    mfrc522_write(TPrescalerReg, 0x3E);
   80436:	202b      	movs	r0, #43	; 0x2b
   80438:	213e      	movs	r1, #62	; 0x3e
   8043a:	47a0      	blx	r4
    mfrc522_write(TReloadReg_1, 30);   
   8043c:	202c      	movs	r0, #44	; 0x2c
   8043e:	211e      	movs	r1, #30
   80440:	47a0      	blx	r4
    mfrc522_write(TReloadReg_2, 0);	
   80442:	202d      	movs	r0, #45	; 0x2d
   80444:	2100      	movs	r1, #0
   80446:	47a0      	blx	r4
	mfrc522_write(TxASKReg, 0x40);	
   80448:	2015      	movs	r0, #21
   8044a:	2140      	movs	r1, #64	; 0x40
   8044c:	47a0      	blx	r4
	mfrc522_write(ModeReg, 0x3D);
   8044e:	2011      	movs	r0, #17
   80450:	213d      	movs	r1, #61	; 0x3d
   80452:	47a0      	blx	r4
	
	byte = mfrc522_read(TxControlReg);
   80454:	2014      	movs	r0, #20
   80456:	4b07      	ldr	r3, [pc, #28]	; (80474 <mfrc522_init+0x4c>)
   80458:	4798      	blx	r3
	if(!(byte&0x03))
   8045a:	f010 0f03 	tst.w	r0, #3
   8045e:	d104      	bne.n	8046a <mfrc522_init+0x42>
	{
		mfrc522_write(TxControlReg,byte|0x03);
   80460:	f040 0103 	orr.w	r1, r0, #3
   80464:	2014      	movs	r0, #20
   80466:	b2c9      	uxtb	r1, r1
   80468:	47a0      	blx	r4
   8046a:	bd10      	pop	{r4, pc}
   8046c:	00080405 	.word	0x00080405
   80470:	00080361 	.word	0x00080361
   80474:	000803b1 	.word	0x000803b1

00080478 <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
   80478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8047c:	b083      	sub	sp, #12
   8047e:	4681      	mov	r9, r0
   80480:	460e      	mov	r6, r1
   80482:	4617      	mov	r7, r2
   80484:	469b      	mov	fp, r3
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
   80486:	280c      	cmp	r0, #12
   80488:	d006      	beq.n	80498 <mfrc522_to_card+0x20>
   8048a:	280e      	cmp	r0, #14
   8048c:	d009      	beq.n	804a2 <mfrc522_to_card+0x2a>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
   8048e:	f04f 0a00 	mov.w	sl, #0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
   80492:	f8cd a004 	str.w	sl, [sp, #4]
   80496:	e008      	b.n	804aa <mfrc522_to_card+0x32>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
   80498:	f04f 0a30 	mov.w	sl, #48	; 0x30
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
   8049c:	2277      	movs	r2, #119	; 0x77
   8049e:	9201      	str	r2, [sp, #4]
			waitIRq = 0x30;
			break;
   804a0:	e003      	b.n	804aa <mfrc522_to_card+0x32>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
   804a2:	f04f 0a10 	mov.w	sl, #16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
   804a6:	2312      	movs	r3, #18
   804a8:	9301      	str	r3, [sp, #4]
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
   804aa:	2004      	movs	r0, #4
   804ac:	4d46      	ldr	r5, [pc, #280]	; (805c8 <mfrc522_to_card+0x150>)
   804ae:	47a8      	blx	r5
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
   804b0:	f000 017f 	and.w	r1, r0, #127	; 0x7f
   804b4:	2004      	movs	r0, #4
   804b6:	4c45      	ldr	r4, [pc, #276]	; (805cc <mfrc522_to_card+0x154>)
   804b8:	47a0      	blx	r4
    n=mfrc522_read(FIFOLevelReg);
   804ba:	200a      	movs	r0, #10
   804bc:	47a8      	blx	r5
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
   804be:	f060 017f 	orn	r1, r0, #127	; 0x7f
   804c2:	200a      	movs	r0, #10
   804c4:	b2c9      	uxtb	r1, r1
   804c6:	47a0      	blx	r4
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
   804c8:	2001      	movs	r0, #1
   804ca:	2100      	movs	r1, #0
   804cc:	47a0      	blx	r4

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
   804ce:	463d      	mov	r5, r7
   804d0:	b14f      	cbz	r7, 804e6 <mfrc522_to_card+0x6e>
   804d2:	2400      	movs	r4, #0
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
   804d4:	f04f 0809 	mov.w	r8, #9
   804d8:	4f3c      	ldr	r7, [pc, #240]	; (805cc <mfrc522_to_card+0x154>)
   804da:	4640      	mov	r0, r8
   804dc:	5d31      	ldrb	r1, [r6, r4]
   804de:	47b8      	blx	r7
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
   804e0:	3401      	adds	r4, #1
   804e2:	42ac      	cmp	r4, r5
   804e4:	d3f9      	bcc.n	804da <mfrc522_to_card+0x62>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
   804e6:	2001      	movs	r0, #1
   804e8:	4649      	mov	r1, r9
   804ea:	4b38      	ldr	r3, [pc, #224]	; (805cc <mfrc522_to_card+0x154>)
   804ec:	4798      	blx	r3
    if (cmd == Transceive_CMD)
   804ee:	f1b9 0f0c 	cmp.w	r9, #12
   804f2:	d108      	bne.n	80506 <mfrc522_to_card+0x8e>
    {    
		n=mfrc522_read(BitFramingReg);
   804f4:	200d      	movs	r0, #13
   804f6:	4b34      	ldr	r3, [pc, #208]	; (805c8 <mfrc522_to_card+0x150>)
   804f8:	4798      	blx	r3
		mfrc522_write(BitFramingReg,n|0x80);  
   804fa:	f060 017f 	orn	r1, r0, #127	; 0x7f
   804fe:	200d      	movs	r0, #13
   80500:	b2c9      	uxtb	r1, r1
   80502:	4b32      	ldr	r3, [pc, #200]	; (805cc <mfrc522_to_card+0x154>)
   80504:	4798      	blx	r3
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
   80506:	2004      	movs	r0, #4
   80508:	4b2f      	ldr	r3, [pc, #188]	; (805c8 <mfrc522_to_card+0x150>)
   8050a:	4798      	blx	r3
   8050c:	4605      	mov	r5, r0
   8050e:	f240 74cf 	movw	r4, #1999	; 0x7cf
   80512:	f04a 0a01 	orr.w	sl, sl, #1
   80516:	2704      	movs	r7, #4
   80518:	4e2b      	ldr	r6, [pc, #172]	; (805c8 <mfrc522_to_card+0x150>)
   8051a:	e004      	b.n	80526 <mfrc522_to_card+0xae>
   8051c:	4638      	mov	r0, r7
   8051e:	47b0      	blx	r6
   80520:	4605      	mov	r5, r0
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
   80522:	3c01      	subs	r4, #1
   80524:	d034      	beq.n	80590 <mfrc522_to_card+0x118>
   80526:	ea15 0f0a 	tst.w	r5, sl
   8052a:	d0f7      	beq.n	8051c <mfrc522_to_card+0xa4>
   8052c:	e03a      	b.n	805a4 <mfrc522_to_card+0x12c>
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
   8052e:	9a01      	ldr	r2, [sp, #4]
   80530:	4015      	ands	r5, r2
   80532:	f005 0501 	and.w	r5, r5, #1
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
   80536:	2d00      	cmp	r5, #0
   80538:	bf14      	ite	ne
   8053a:	2402      	movne	r4, #2
   8053c:	2401      	moveq	r4, #1
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
			}

            if (cmd == Transceive_CMD)
   8053e:	f1b9 0f0c 	cmp.w	r9, #12
   80542:	d13d      	bne.n	805c0 <mfrc522_to_card+0x148>
            {
               	n = mfrc522_read(FIFOLevelReg);
   80544:	200a      	movs	r0, #10
   80546:	4e20      	ldr	r6, [pc, #128]	; (805c8 <mfrc522_to_card+0x150>)
   80548:	47b0      	blx	r6
   8054a:	4605      	mov	r5, r0
              	lastBits = mfrc522_read(ControlReg) & 0x07;
   8054c:	200c      	movs	r0, #12
   8054e:	47b0      	blx	r6
                if (lastBits)
   80550:	f010 0007 	ands.w	r0, r0, #7
                {   
					*back_data_len = (n-1)*8 + lastBits;   
   80554:	bf1a      	itte	ne
   80556:	f105 33ff 	addne.w	r3, r5, #4294967295
   8055a:	eb00 03c3 	addne.w	r3, r0, r3, lsl #3
				}
                else
                {   
					*back_data_len = n*8;   
   8055e:	00eb      	lsleq	r3, r5, #3
   80560:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   80562:	6013      	str	r3, [r2, #0]
				}

                if (n == 0)
   80564:	b92d      	cbnz	r5, 80572 <mfrc522_to_card+0xfa>
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
   80566:	2601      	movs	r6, #1
   80568:	2500      	movs	r5, #0
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
   8056a:	f04f 0809 	mov.w	r8, #9
   8056e:	4f16      	ldr	r7, [pc, #88]	; (805c8 <mfrc522_to_card+0x150>)
   80570:	e006      	b.n	80580 <mfrc522_to_card+0x108>
   80572:	2d10      	cmp	r5, #16
   80574:	bf28      	it	cs
   80576:	2510      	movcs	r5, #16
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
   80578:	f015 06ff 	ands.w	r6, r5, #255	; 0xff
   8057c:	d1f4      	bne.n	80568 <mfrc522_to_card+0xf0>
   8057e:	e01f      	b.n	805c0 <mfrc522_to_card+0x148>
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
   80580:	4640      	mov	r0, r8
   80582:	47b8      	blx	r7
   80584:	f80b 0005 	strb.w	r0, [fp, r5]
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
   80588:	3501      	adds	r5, #1
   8058a:	42ae      	cmp	r6, r5
   8058c:	d8f8      	bhi.n	80580 <mfrc522_to_card+0x108>
   8058e:	e017      	b.n	805c0 <mfrc522_to_card+0x148>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
   80590:	200d      	movs	r0, #13
   80592:	4b0d      	ldr	r3, [pc, #52]	; (805c8 <mfrc522_to_card+0x150>)
   80594:	4798      	blx	r3
	mfrc522_write(BitFramingReg,tmp&(~0x80));
   80596:	f000 017f 	and.w	r1, r0, #127	; 0x7f
   8059a:	200d      	movs	r0, #13
   8059c:	4b0b      	ldr	r3, [pc, #44]	; (805cc <mfrc522_to_card+0x154>)
   8059e:	4798      	blx	r3
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
   805a0:	2403      	movs	r4, #3
   805a2:	e00d      	b.n	805c0 <mfrc522_to_card+0x148>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
   805a4:	200d      	movs	r0, #13
   805a6:	4c08      	ldr	r4, [pc, #32]	; (805c8 <mfrc522_to_card+0x150>)
   805a8:	47a0      	blx	r4
	mfrc522_write(BitFramingReg,tmp&(~0x80));
   805aa:	f000 017f 	and.w	r1, r0, #127	; 0x7f
   805ae:	200d      	movs	r0, #13
   805b0:	4b06      	ldr	r3, [pc, #24]	; (805cc <mfrc522_to_card+0x154>)
   805b2:	4798      	blx	r3
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
   805b4:	2006      	movs	r0, #6
   805b6:	47a0      	blx	r4
   805b8:	f010 0f1b 	tst.w	r0, #27
   805bc:	d0b7      	beq.n	8052e <mfrc522_to_card+0xb6>
				}
            }
        }
        else
        {   
			status = ERROR;  
   805be:	2403      	movs	r4, #3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
   805c0:	4620      	mov	r0, r4
   805c2:	b003      	add	sp, #12
   805c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   805c8:	000803b1 	.word	0x000803b1
   805cc:	00080361 	.word	0x00080361

000805d0 <mfrc522_request>:
	pio_set(PIOA,PIO_PA28A_SPI0_NPCS0);
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
   805d0:	b530      	push	{r4, r5, lr}
   805d2:	b085      	sub	sp, #20
   805d4:	4605      	mov	r5, r0
   805d6:	460c      	mov	r4, r1
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
   805d8:	200d      	movs	r0, #13
   805da:	2107      	movs	r1, #7
   805dc:	4b0a      	ldr	r3, [pc, #40]	; (80608 <mfrc522_request+0x38>)
   805de:	4798      	blx	r3
	
	tag_type[0] = req_mode;
   805e0:	7025      	strb	r5, [r4, #0]
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
   805e2:	ab03      	add	r3, sp, #12
   805e4:	9300      	str	r3, [sp, #0]
   805e6:	200c      	movs	r0, #12
   805e8:	4621      	mov	r1, r4
   805ea:	2201      	movs	r2, #1
   805ec:	4623      	mov	r3, r4
   805ee:	4c07      	ldr	r4, [pc, #28]	; (8060c <mfrc522_request+0x3c>)
   805f0:	47a0      	blx	r4

	if ((status != CARD_FOUND) || (backBits != 0x10))
   805f2:	2801      	cmp	r0, #1
   805f4:	d104      	bne.n	80600 <mfrc522_request+0x30>
   805f6:	9b03      	ldr	r3, [sp, #12]
   805f8:	2b10      	cmp	r3, #16
	{    
		status = ERROR;
   805fa:	bf18      	it	ne
   805fc:	2003      	movne	r0, #3
   805fe:	e000      	b.n	80602 <mfrc522_request+0x32>
   80600:	2003      	movs	r0, #3
	}
   
	return status;
}
   80602:	b005      	add	sp, #20
   80604:	bd30      	pop	{r4, r5, pc}
   80606:	bf00      	nop
   80608:	00080361 	.word	0x00080361
   8060c:	00080479 	.word	0x00080479

00080610 <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
   80610:	b530      	push	{r4, r5, lr}
   80612:	b085      	sub	sp, #20
   80614:	4604      	mov	r4, r0
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
   80616:	200d      	movs	r0, #13
   80618:	2100      	movs	r1, #0
   8061a:	4b0e      	ldr	r3, [pc, #56]	; (80654 <mfrc522_get_card_serial+0x44>)
   8061c:	4798      	blx	r3
 
    serial_out[0] = PICC_ANTICOLL;
   8061e:	2393      	movs	r3, #147	; 0x93
   80620:	7023      	strb	r3, [r4, #0]
    serial_out[1] = 0x20;
   80622:	2320      	movs	r3, #32
   80624:	7063      	strb	r3, [r4, #1]
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
   80626:	ab03      	add	r3, sp, #12
   80628:	9300      	str	r3, [sp, #0]
   8062a:	200c      	movs	r0, #12
   8062c:	4621      	mov	r1, r4
   8062e:	2202      	movs	r2, #2
   80630:	4623      	mov	r3, r4
   80632:	4d09      	ldr	r5, [pc, #36]	; (80658 <mfrc522_get_card_serial+0x48>)
   80634:	47a8      	blx	r5

    if (status == CARD_FOUND)
   80636:	2801      	cmp	r0, #1
   80638:	d10a      	bne.n	80650 <mfrc522_get_card_serial+0x40>
   8063a:	2300      	movs	r3, #0
   8063c:	461a      	mov	r2, r3
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
   8063e:	5ce1      	ldrb	r1, [r4, r3]
   80640:	404a      	eors	r2, r1
   80642:	3301      	adds	r3, #1
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
   80644:	2b04      	cmp	r3, #4
   80646:	d1fa      	bne.n	8063e <mfrc522_get_card_serial+0x2e>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
   80648:	7923      	ldrb	r3, [r4, #4]
		{   
			status = ERROR;    
   8064a:	4293      	cmp	r3, r2
   8064c:	bf18      	it	ne
   8064e:	2003      	movne	r0, #3
		}
    }
    return status;
}
   80650:	b005      	add	sp, #20
   80652:	bd30      	pop	{r4, r5, pc}
   80654:	00080361 	.word	0x00080361
   80658:	00080479 	.word	0x00080479

0008065c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
   8065c:	b510      	push	{r4, lr}
   8065e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
   80660:	4b10      	ldr	r3, [pc, #64]	; (806a4 <spi_master_init+0x48>)
   80662:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
   80664:	2380      	movs	r3, #128	; 0x80
   80666:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
   80668:	6863      	ldr	r3, [r4, #4]
   8066a:	f043 0301 	orr.w	r3, r3, #1
   8066e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   80670:	6863      	ldr	r3, [r4, #4]
   80672:	f043 0310 	orr.w	r3, r3, #16
   80676:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   80678:	6863      	ldr	r3, [r4, #4]
   8067a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8067e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
   80680:	4620      	mov	r0, r4
   80682:	2100      	movs	r1, #0
   80684:	4b08      	ldr	r3, [pc, #32]	; (806a8 <spi_master_init+0x4c>)
   80686:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
   80688:	6863      	ldr	r3, [r4, #4]
   8068a:	f023 0302 	bic.w	r3, r3, #2
   8068e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
   80690:	6863      	ldr	r3, [r4, #4]
   80692:	f023 0304 	bic.w	r3, r3, #4
   80696:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
   80698:	4620      	mov	r0, r4
   8069a:	2100      	movs	r1, #0
   8069c:	4b03      	ldr	r3, [pc, #12]	; (806ac <spi_master_init+0x50>)
   8069e:	4798      	blx	r3
   806a0:	bd10      	pop	{r4, pc}
   806a2:	bf00      	nop
   806a4:	000806b1 	.word	0x000806b1
   806a8:	000806c9 	.word	0x000806c9
   806ac:	000806e1 	.word	0x000806e1

000806b0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   806b0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM)
	if (p_spi == SPI0) {
   806b2:	4b03      	ldr	r3, [pc, #12]	; (806c0 <spi_enable_clock+0x10>)
   806b4:	4298      	cmp	r0, r3
   806b6:	d102      	bne.n	806be <spi_enable_clock+0xe>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806b8:	2018      	movs	r0, #24
   806ba:	4b02      	ldr	r3, [pc, #8]	; (806c4 <spi_enable_clock+0x14>)
   806bc:	4798      	blx	r3
   806be:	bd08      	pop	{r3, pc}
   806c0:	40008000 	.word	0x40008000
   806c4:	00080f55 	.word	0x00080f55

000806c8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
   806c8:	6843      	ldr	r3, [r0, #4]
   806ca:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
   806ce:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
   806d0:	6843      	ldr	r3, [r0, #4]
   806d2:	0409      	lsls	r1, r1, #16
   806d4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
   806d8:	430b      	orrs	r3, r1
   806da:	6043      	str	r3, [r0, #4]
   806dc:	4770      	bx	lr
   806de:	bf00      	nop

000806e0 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
   806e0:	6843      	ldr	r3, [r0, #4]
   806e2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   806e6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
   806e8:	6843      	ldr	r3, [r0, #4]
   806ea:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
   806ee:	6041      	str	r1, [r0, #4]
   806f0:	4770      	bx	lr
   806f2:	bf00      	nop

000806f4 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   806f4:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   806f6:	f643 2499 	movw	r4, #15001	; 0x3a99
   806fa:	e001      	b.n	80700 <spi_write+0xc>
		if (!timeout--) {
   806fc:	3c01      	subs	r4, #1
   806fe:	d011      	beq.n	80724 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   80700:	6905      	ldr	r5, [r0, #16]
   80702:	f015 0f02 	tst.w	r5, #2
   80706:	d0f9      	beq.n	806fc <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
   80708:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
   8070a:	f014 0f02 	tst.w	r4, #2
   8070e:	d006      	beq.n	8071e <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   80710:	0412      	lsls	r2, r2, #16
   80712:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   80716:	4311      	orrs	r1, r2
		if (uc_last) {
   80718:	b10b      	cbz	r3, 8071e <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
   8071a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
   8071e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
   80720:	2000      	movs	r0, #0
   80722:	e000      	b.n	80726 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
   80724:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
   80726:	bc30      	pop	{r4, r5}
   80728:	4770      	bx	lr
   8072a:	bf00      	nop

0008072c <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   8072c:	b500      	push	{lr}
   8072e:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80730:	4813      	ldr	r0, [pc, #76]	; (80780 <USART0_Handler+0x54>)
   80732:	f10d 0107 	add.w	r1, sp, #7
   80736:	2201      	movs	r2, #1
   80738:	4b12      	ldr	r3, [pc, #72]	; (80784 <USART0_Handler+0x58>)
   8073a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   8073c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8073e:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80742:	2200      	movs	r2, #0
   80744:	4b10      	ldr	r3, [pc, #64]	; (80788 <USART0_Handler+0x5c>)
   80746:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   80748:	4b10      	ldr	r3, [pc, #64]	; (8078c <USART0_Handler+0x60>)
   8074a:	781a      	ldrb	r2, [r3, #0]
   8074c:	3201      	adds	r2, #1
   8074e:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80750:	4b0f      	ldr	r3, [pc, #60]	; (80790 <USART0_Handler+0x64>)
   80752:	781b      	ldrb	r3, [r3, #0]
   80754:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80758:	4a0e      	ldr	r2, [pc, #56]	; (80794 <USART0_Handler+0x68>)
   8075a:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   8075c:	2b9b      	cmp	r3, #155	; 0x9b
   8075e:	d103      	bne.n	80768 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80760:	2200      	movs	r2, #0
   80762:	4b0b      	ldr	r3, [pc, #44]	; (80790 <USART0_Handler+0x64>)
   80764:	701a      	strb	r2, [r3, #0]
   80766:	e002      	b.n	8076e <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   80768:	3301      	adds	r3, #1
   8076a:	4a09      	ldr	r2, [pc, #36]	; (80790 <USART0_Handler+0x64>)
   8076c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8076e:	2201      	movs	r2, #1
   80770:	4b05      	ldr	r3, [pc, #20]	; (80788 <USART0_Handler+0x5c>)
   80772:	701a      	strb	r2, [r3, #0]
   80774:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   80778:	b662      	cpsie	i
}
   8077a:	b003      	add	sp, #12
   8077c:	f85d fb04 	ldr.w	pc, [sp], #4
   80780:	40098000 	.word	0x40098000
   80784:	000809cd 	.word	0x000809cd
   80788:	20070138 	.word	0x20070138
   8078c:	20070a5d 	.word	0x20070a5d
   80790:	20070a5c 	.word	0x20070a5c
   80794:	200709c0 	.word	0x200709c0

00080798 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80798:	b5f0      	push	{r4, r5, r6, r7, lr}
   8079a:	b083      	sub	sp, #12
   8079c:	4604      	mov	r4, r0
   8079e:	460d      	mov	r5, r1
	uint32_t val = 0;
   807a0:	2300      	movs	r3, #0
   807a2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   807a4:	4b1f      	ldr	r3, [pc, #124]	; (80824 <usart_serial_getchar+0x8c>)
   807a6:	4298      	cmp	r0, r3
   807a8:	d107      	bne.n	807ba <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   807aa:	461f      	mov	r7, r3
   807ac:	4e1e      	ldr	r6, [pc, #120]	; (80828 <usart_serial_getchar+0x90>)
   807ae:	4638      	mov	r0, r7
   807b0:	4629      	mov	r1, r5
   807b2:	47b0      	blx	r6
   807b4:	2800      	cmp	r0, #0
   807b6:	d1fa      	bne.n	807ae <usart_serial_getchar+0x16>
   807b8:	e019      	b.n	807ee <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   807ba:	4b1c      	ldr	r3, [pc, #112]	; (8082c <usart_serial_getchar+0x94>)
   807bc:	4298      	cmp	r0, r3
   807be:	d109      	bne.n	807d4 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   807c0:	461f      	mov	r7, r3
   807c2:	4e1b      	ldr	r6, [pc, #108]	; (80830 <usart_serial_getchar+0x98>)
   807c4:	4638      	mov	r0, r7
   807c6:	a901      	add	r1, sp, #4
   807c8:	47b0      	blx	r6
   807ca:	2800      	cmp	r0, #0
   807cc:	d1fa      	bne.n	807c4 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   807ce:	9b01      	ldr	r3, [sp, #4]
   807d0:	702b      	strb	r3, [r5, #0]
   807d2:	e019      	b.n	80808 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   807d4:	4b17      	ldr	r3, [pc, #92]	; (80834 <usart_serial_getchar+0x9c>)
   807d6:	4298      	cmp	r0, r3
   807d8:	d109      	bne.n	807ee <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   807da:	461e      	mov	r6, r3
   807dc:	4c14      	ldr	r4, [pc, #80]	; (80830 <usart_serial_getchar+0x98>)
   807de:	4630      	mov	r0, r6
   807e0:	a901      	add	r1, sp, #4
   807e2:	47a0      	blx	r4
   807e4:	2800      	cmp	r0, #0
   807e6:	d1fa      	bne.n	807de <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   807e8:	9b01      	ldr	r3, [sp, #4]
   807ea:	702b      	strb	r3, [r5, #0]
   807ec:	e018      	b.n	80820 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   807ee:	4b12      	ldr	r3, [pc, #72]	; (80838 <usart_serial_getchar+0xa0>)
   807f0:	429c      	cmp	r4, r3
   807f2:	d109      	bne.n	80808 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   807f4:	461e      	mov	r6, r3
   807f6:	4c0e      	ldr	r4, [pc, #56]	; (80830 <usart_serial_getchar+0x98>)
   807f8:	4630      	mov	r0, r6
   807fa:	a901      	add	r1, sp, #4
   807fc:	47a0      	blx	r4
   807fe:	2800      	cmp	r0, #0
   80800:	d1fa      	bne.n	807f8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80802:	9b01      	ldr	r3, [sp, #4]
   80804:	702b      	strb	r3, [r5, #0]
   80806:	e00b      	b.n	80820 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80808:	4b0c      	ldr	r3, [pc, #48]	; (8083c <usart_serial_getchar+0xa4>)
   8080a:	429c      	cmp	r4, r3
   8080c:	d108      	bne.n	80820 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8080e:	461e      	mov	r6, r3
   80810:	4c07      	ldr	r4, [pc, #28]	; (80830 <usart_serial_getchar+0x98>)
   80812:	4630      	mov	r0, r6
   80814:	a901      	add	r1, sp, #4
   80816:	47a0      	blx	r4
   80818:	2800      	cmp	r0, #0
   8081a:	d1fa      	bne.n	80812 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   8081c:	9b01      	ldr	r3, [sp, #4]
   8081e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80820:	b003      	add	sp, #12
   80822:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80824:	400e0800 	.word	0x400e0800
   80828:	00080ff5 	.word	0x00080ff5
   8082c:	40098000 	.word	0x40098000
   80830:	0008101d 	.word	0x0008101d
   80834:	4009c000 	.word	0x4009c000
   80838:	400a0000 	.word	0x400a0000
   8083c:	400a4000 	.word	0x400a4000

00080840 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80840:	b570      	push	{r4, r5, r6, lr}
   80842:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80844:	4b21      	ldr	r3, [pc, #132]	; (808cc <usart_serial_putchar+0x8c>)
   80846:	4298      	cmp	r0, r3
   80848:	d107      	bne.n	8085a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   8084a:	461e      	mov	r6, r3
   8084c:	4d20      	ldr	r5, [pc, #128]	; (808d0 <usart_serial_putchar+0x90>)
   8084e:	4630      	mov	r0, r6
   80850:	4621      	mov	r1, r4
   80852:	47a8      	blx	r5
   80854:	2800      	cmp	r0, #0
   80856:	d1fa      	bne.n	8084e <usart_serial_putchar+0xe>
   80858:	e02b      	b.n	808b2 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8085a:	4b1e      	ldr	r3, [pc, #120]	; (808d4 <usart_serial_putchar+0x94>)
   8085c:	4298      	cmp	r0, r3
   8085e:	d107      	bne.n	80870 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80860:	461e      	mov	r6, r3
   80862:	4d1d      	ldr	r5, [pc, #116]	; (808d8 <usart_serial_putchar+0x98>)
   80864:	4630      	mov	r0, r6
   80866:	4621      	mov	r1, r4
   80868:	47a8      	blx	r5
   8086a:	2800      	cmp	r0, #0
   8086c:	d1fa      	bne.n	80864 <usart_serial_putchar+0x24>
   8086e:	e022      	b.n	808b6 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80870:	4b1a      	ldr	r3, [pc, #104]	; (808dc <usart_serial_putchar+0x9c>)
   80872:	4298      	cmp	r0, r3
   80874:	d107      	bne.n	80886 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80876:	461e      	mov	r6, r3
   80878:	4d17      	ldr	r5, [pc, #92]	; (808d8 <usart_serial_putchar+0x98>)
   8087a:	4630      	mov	r0, r6
   8087c:	4621      	mov	r1, r4
   8087e:	47a8      	blx	r5
   80880:	2800      	cmp	r0, #0
   80882:	d1fa      	bne.n	8087a <usart_serial_putchar+0x3a>
   80884:	e019      	b.n	808ba <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80886:	4b16      	ldr	r3, [pc, #88]	; (808e0 <usart_serial_putchar+0xa0>)
   80888:	4298      	cmp	r0, r3
   8088a:	d107      	bne.n	8089c <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   8088c:	461e      	mov	r6, r3
   8088e:	4d12      	ldr	r5, [pc, #72]	; (808d8 <usart_serial_putchar+0x98>)
   80890:	4630      	mov	r0, r6
   80892:	4621      	mov	r1, r4
   80894:	47a8      	blx	r5
   80896:	2800      	cmp	r0, #0
   80898:	d1fa      	bne.n	80890 <usart_serial_putchar+0x50>
   8089a:	e010      	b.n	808be <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8089c:	4b11      	ldr	r3, [pc, #68]	; (808e4 <usart_serial_putchar+0xa4>)
   8089e:	4298      	cmp	r0, r3
   808a0:	d10f      	bne.n	808c2 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   808a2:	461e      	mov	r6, r3
   808a4:	4d0c      	ldr	r5, [pc, #48]	; (808d8 <usart_serial_putchar+0x98>)
   808a6:	4630      	mov	r0, r6
   808a8:	4621      	mov	r1, r4
   808aa:	47a8      	blx	r5
   808ac:	2800      	cmp	r0, #0
   808ae:	d1fa      	bne.n	808a6 <usart_serial_putchar+0x66>
   808b0:	e009      	b.n	808c6 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   808b2:	2001      	movs	r0, #1
   808b4:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   808b6:	2001      	movs	r0, #1
   808b8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   808ba:	2001      	movs	r0, #1
   808bc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   808be:	2001      	movs	r0, #1
   808c0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   808c2:	2000      	movs	r0, #0
   808c4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   808c6:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   808c8:	bd70      	pop	{r4, r5, r6, pc}
   808ca:	bf00      	nop
   808cc:	400e0800 	.word	0x400e0800
   808d0:	00080fe5 	.word	0x00080fe5
   808d4:	40098000 	.word	0x40098000
   808d8:	00081009 	.word	0x00081009
   808dc:	4009c000 	.word	0x4009c000
   808e0:	400a0000 	.word	0x400a0000
   808e4:	400a4000 	.word	0x400a4000

000808e8 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   808e8:	b530      	push	{r4, r5, lr}
   808ea:	b085      	sub	sp, #20
   808ec:	2008      	movs	r0, #8
   808ee:	4d13      	ldr	r5, [pc, #76]	; (8093c <configureConsole+0x54>)
   808f0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   808f2:	4c13      	ldr	r4, [pc, #76]	; (80940 <configureConsole+0x58>)
   808f4:	4b13      	ldr	r3, [pc, #76]	; (80944 <configureConsole+0x5c>)
   808f6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   808f8:	4a13      	ldr	r2, [pc, #76]	; (80948 <configureConsole+0x60>)
   808fa:	4b14      	ldr	r3, [pc, #80]	; (8094c <configureConsole+0x64>)
   808fc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   808fe:	4a14      	ldr	r2, [pc, #80]	; (80950 <configureConsole+0x68>)
   80900:	4b14      	ldr	r3, [pc, #80]	; (80954 <configureConsole+0x6c>)
   80902:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80904:	4b14      	ldr	r3, [pc, #80]	; (80958 <configureConsole+0x70>)
   80906:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80908:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8090c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8090e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80912:	9303      	str	r3, [sp, #12]
   80914:	2008      	movs	r0, #8
   80916:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80918:	4620      	mov	r0, r4
   8091a:	a901      	add	r1, sp, #4
   8091c:	4b0f      	ldr	r3, [pc, #60]	; (8095c <configureConsole+0x74>)
   8091e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80920:	4d0f      	ldr	r5, [pc, #60]	; (80960 <configureConsole+0x78>)
   80922:	682b      	ldr	r3, [r5, #0]
   80924:	6898      	ldr	r0, [r3, #8]
   80926:	2100      	movs	r1, #0
   80928:	4c0e      	ldr	r4, [pc, #56]	; (80964 <configureConsole+0x7c>)
   8092a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8092c:	682b      	ldr	r3, [r5, #0]
   8092e:	6858      	ldr	r0, [r3, #4]
   80930:	2100      	movs	r1, #0
   80932:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   80934:	2000      	movs	r0, #0
   80936:	b005      	add	sp, #20
   80938:	bd30      	pop	{r4, r5, pc}
   8093a:	bf00      	nop
   8093c:	00080f55 	.word	0x00080f55
   80940:	400e0800 	.word	0x400e0800
   80944:	20070b10 	.word	0x20070b10
   80948:	00080841 	.word	0x00080841
   8094c:	20070b0c 	.word	0x20070b0c
   80950:	00080799 	.word	0x00080799
   80954:	20070b08 	.word	0x20070b08
   80958:	0501bd00 	.word	0x0501bd00
   8095c:	00080fad 	.word	0x00080fad
   80960:	20070568 	.word	0x20070568
   80964:	00081361 	.word	0x00081361

00080968 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80968:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8096a:	480e      	ldr	r0, [pc, #56]	; (809a4 <sysclk_init+0x3c>)
   8096c:	4b0e      	ldr	r3, [pc, #56]	; (809a8 <sysclk_init+0x40>)
   8096e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80970:	2000      	movs	r0, #0
   80972:	213e      	movs	r1, #62	; 0x3e
   80974:	4b0d      	ldr	r3, [pc, #52]	; (809ac <sysclk_init+0x44>)
   80976:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80978:	4c0d      	ldr	r4, [pc, #52]	; (809b0 <sysclk_init+0x48>)
   8097a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8097c:	2800      	cmp	r0, #0
   8097e:	d0fc      	beq.n	8097a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80980:	4b0c      	ldr	r3, [pc, #48]	; (809b4 <sysclk_init+0x4c>)
   80982:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80984:	4a0c      	ldr	r2, [pc, #48]	; (809b8 <sysclk_init+0x50>)
   80986:	4b0d      	ldr	r3, [pc, #52]	; (809bc <sysclk_init+0x54>)
   80988:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8098a:	4c0d      	ldr	r4, [pc, #52]	; (809c0 <sysclk_init+0x58>)
   8098c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8098e:	2800      	cmp	r0, #0
   80990:	d0fc      	beq.n	8098c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80992:	2010      	movs	r0, #16
   80994:	4b0b      	ldr	r3, [pc, #44]	; (809c4 <sysclk_init+0x5c>)
   80996:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80998:	4b0b      	ldr	r3, [pc, #44]	; (809c8 <sysclk_init+0x60>)
   8099a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8099c:	4801      	ldr	r0, [pc, #4]	; (809a4 <sysclk_init+0x3c>)
   8099e:	4b02      	ldr	r3, [pc, #8]	; (809a8 <sysclk_init+0x40>)
   809a0:	4798      	blx	r3
   809a2:	bd10      	pop	{r4, pc}
   809a4:	0501bd00 	.word	0x0501bd00
   809a8:	200700b1 	.word	0x200700b1
   809ac:	00080ed1 	.word	0x00080ed1
   809b0:	00080f25 	.word	0x00080f25
   809b4:	00080f35 	.word	0x00080f35
   809b8:	200d3f01 	.word	0x200d3f01
   809bc:	400e0600 	.word	0x400e0600
   809c0:	00080f45 	.word	0x00080f45
   809c4:	00080e6d 	.word	0x00080e6d
   809c8:	000810e9 	.word	0x000810e9

000809cc <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   809cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809d0:	b083      	sub	sp, #12
   809d2:	4605      	mov	r5, r0
	while (len) {
   809d4:	4690      	mov	r8, r2
   809d6:	2a00      	cmp	r2, #0
   809d8:	d047      	beq.n	80a6a <usart_serial_read_packet+0x9e>
   809da:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   809dc:	4f25      	ldr	r7, [pc, #148]	; (80a74 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   809de:	4c26      	ldr	r4, [pc, #152]	; (80a78 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   809e0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80a8c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   809e4:	f8df b094 	ldr.w	fp, [pc, #148]	; 80a7c <usart_serial_read_packet+0xb0>
   809e8:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   809ec:	2300      	movs	r3, #0
   809ee:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   809f0:	4b22      	ldr	r3, [pc, #136]	; (80a7c <usart_serial_read_packet+0xb0>)
   809f2:	429d      	cmp	r5, r3
   809f4:	d106      	bne.n	80a04 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   809f6:	4658      	mov	r0, fp
   809f8:	4649      	mov	r1, r9
   809fa:	4b21      	ldr	r3, [pc, #132]	; (80a80 <usart_serial_read_packet+0xb4>)
   809fc:	4798      	blx	r3
   809fe:	2800      	cmp	r0, #0
   80a00:	d1f9      	bne.n	809f6 <usart_serial_read_packet+0x2a>
   80a02:	e019      	b.n	80a38 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80a04:	4b1f      	ldr	r3, [pc, #124]	; (80a84 <usart_serial_read_packet+0xb8>)
   80a06:	429d      	cmp	r5, r3
   80a08:	d109      	bne.n	80a1e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80a0a:	4699      	mov	r9, r3
   80a0c:	4648      	mov	r0, r9
   80a0e:	a901      	add	r1, sp, #4
   80a10:	47a0      	blx	r4
   80a12:	2800      	cmp	r0, #0
   80a14:	d1fa      	bne.n	80a0c <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80a16:	9b01      	ldr	r3, [sp, #4]
   80a18:	f806 3c01 	strb.w	r3, [r6, #-1]
   80a1c:	e017      	b.n	80a4e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80a1e:	4b1a      	ldr	r3, [pc, #104]	; (80a88 <usart_serial_read_packet+0xbc>)
   80a20:	429d      	cmp	r5, r3
   80a22:	d109      	bne.n	80a38 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80a24:	4699      	mov	r9, r3
   80a26:	4648      	mov	r0, r9
   80a28:	a901      	add	r1, sp, #4
   80a2a:	47a0      	blx	r4
   80a2c:	2800      	cmp	r0, #0
   80a2e:	d1fa      	bne.n	80a26 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80a30:	9b01      	ldr	r3, [sp, #4]
   80a32:	f806 3c01 	strb.w	r3, [r6, #-1]
   80a36:	e014      	b.n	80a62 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80a38:	4555      	cmp	r5, sl
   80a3a:	d108      	bne.n	80a4e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   80a3c:	4650      	mov	r0, sl
   80a3e:	a901      	add	r1, sp, #4
   80a40:	47a0      	blx	r4
   80a42:	2800      	cmp	r0, #0
   80a44:	d1fa      	bne.n	80a3c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80a46:	9b01      	ldr	r3, [sp, #4]
   80a48:	f806 3c01 	strb.w	r3, [r6, #-1]
   80a4c:	e009      	b.n	80a62 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80a4e:	42bd      	cmp	r5, r7
   80a50:	d107      	bne.n	80a62 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80a52:	4638      	mov	r0, r7
   80a54:	a901      	add	r1, sp, #4
   80a56:	47a0      	blx	r4
   80a58:	2800      	cmp	r0, #0
   80a5a:	d1fa      	bne.n	80a52 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80a5c:	9b01      	ldr	r3, [sp, #4]
   80a5e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80a62:	3601      	adds	r6, #1
   80a64:	f1b8 0801 	subs.w	r8, r8, #1
   80a68:	d1be      	bne.n	809e8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   80a6a:	2000      	movs	r0, #0
   80a6c:	b003      	add	sp, #12
   80a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a72:	bf00      	nop
   80a74:	400a4000 	.word	0x400a4000
   80a78:	0008101d 	.word	0x0008101d
   80a7c:	400e0800 	.word	0x400e0800
   80a80:	00080ff5 	.word	0x00080ff5
   80a84:	40098000 	.word	0x40098000
   80a88:	4009c000 	.word	0x4009c000
   80a8c:	400a0000 	.word	0x400a0000

00080a90 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a94:	460c      	mov	r4, r1
   80a96:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80a98:	b960      	cbnz	r0, 80ab4 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80a9a:	2a00      	cmp	r2, #0
   80a9c:	dd0e      	ble.n	80abc <_read+0x2c>
   80a9e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80aa0:	4e09      	ldr	r6, [pc, #36]	; (80ac8 <_read+0x38>)
   80aa2:	4d0a      	ldr	r5, [pc, #40]	; (80acc <_read+0x3c>)
   80aa4:	6830      	ldr	r0, [r6, #0]
   80aa6:	4621      	mov	r1, r4
   80aa8:	682b      	ldr	r3, [r5, #0]
   80aaa:	4798      	blx	r3
		ptr++;
   80aac:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80aae:	42bc      	cmp	r4, r7
   80ab0:	d1f8      	bne.n	80aa4 <_read+0x14>
   80ab2:	e006      	b.n	80ac2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80ab4:	f04f 30ff 	mov.w	r0, #4294967295
   80ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80abc:	2000      	movs	r0, #0
   80abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80ac2:	4640      	mov	r0, r8
	}
	return nChars;
}
   80ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ac8:	20070b10 	.word	0x20070b10
   80acc:	20070b08 	.word	0x20070b08

00080ad0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80ad4:	460e      	mov	r6, r1
   80ad6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80ad8:	3801      	subs	r0, #1
   80ada:	2802      	cmp	r0, #2
   80adc:	d80f      	bhi.n	80afe <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80ade:	b192      	cbz	r2, 80b06 <_write+0x36>
   80ae0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80ae2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80b20 <_write+0x50>
   80ae6:	4f0d      	ldr	r7, [pc, #52]	; (80b1c <_write+0x4c>)
   80ae8:	f8d8 0000 	ldr.w	r0, [r8]
   80aec:	5d31      	ldrb	r1, [r6, r4]
   80aee:	683b      	ldr	r3, [r7, #0]
   80af0:	4798      	blx	r3
   80af2:	2800      	cmp	r0, #0
   80af4:	db0a      	blt.n	80b0c <_write+0x3c>
			return -1;
		}
		++nChars;
   80af6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80af8:	42a5      	cmp	r5, r4
   80afa:	d1f5      	bne.n	80ae8 <_write+0x18>
   80afc:	e00a      	b.n	80b14 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80afe:	f04f 30ff 	mov.w	r0, #4294967295
   80b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80b06:	2000      	movs	r0, #0
   80b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80b0c:	f04f 30ff 	mov.w	r0, #4294967295
   80b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80b14:	4620      	mov	r0, r4
	}
	return nChars;
}
   80b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b1a:	bf00      	nop
   80b1c:	20070b0c 	.word	0x20070b0c
   80b20:	20070b10 	.word	0x20070b10

00080b24 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80b24:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80b26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80b2a:	4b17      	ldr	r3, [pc, #92]	; (80b88 <board_init+0x64>)
   80b2c:	605a      	str	r2, [r3, #4]
   80b2e:	200b      	movs	r0, #11
   80b30:	4c16      	ldr	r4, [pc, #88]	; (80b8c <board_init+0x68>)
   80b32:	47a0      	blx	r4
   80b34:	200c      	movs	r0, #12
   80b36:	47a0      	blx	r4
   80b38:	200d      	movs	r0, #13
   80b3a:	47a0      	blx	r4
   80b3c:	200e      	movs	r0, #14
   80b3e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80b40:	203b      	movs	r0, #59	; 0x3b
   80b42:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b46:	4c12      	ldr	r4, [pc, #72]	; (80b90 <board_init+0x6c>)
   80b48:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80b4a:	2055      	movs	r0, #85	; 0x55
   80b4c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b50:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80b52:	2056      	movs	r0, #86	; 0x56
   80b54:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b58:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80b5a:	2068      	movs	r0, #104	; 0x68
   80b5c:	490d      	ldr	r1, [pc, #52]	; (80b94 <board_init+0x70>)
   80b5e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80b60:	205c      	movs	r0, #92	; 0x5c
   80b62:	490d      	ldr	r1, [pc, #52]	; (80b98 <board_init+0x74>)
   80b64:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80b66:	480d      	ldr	r0, [pc, #52]	; (80b9c <board_init+0x78>)
   80b68:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80b70:	4b0b      	ldr	r3, [pc, #44]	; (80ba0 <board_init+0x7c>)
   80b72:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80b74:	202b      	movs	r0, #43	; 0x2b
   80b76:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b7a:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80b7c:	202a      	movs	r0, #42	; 0x2a
   80b7e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b82:	47a0      	blx	r4
   80b84:	bd10      	pop	{r4, pc}
   80b86:	bf00      	nop
   80b88:	400e1a50 	.word	0x400e1a50
   80b8c:	00080f55 	.word	0x00080f55
   80b90:	00080c51 	.word	0x00080c51
   80b94:	28000079 	.word	0x28000079
   80b98:	28000001 	.word	0x28000001
   80b9c:	400e0e00 	.word	0x400e0e00
   80ba0:	00080d25 	.word	0x00080d25

00080ba4 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
   80ba4:	6301      	str	r1, [r0, #48]	; 0x30
   80ba6:	4770      	bx	lr

00080ba8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
   80ba8:	6341      	str	r1, [r0, #52]	; 0x34
   80baa:	4770      	bx	lr

00080bac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80bac:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80bae:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80bb2:	d016      	beq.n	80be2 <pio_set_peripheral+0x36>
   80bb4:	d804      	bhi.n	80bc0 <pio_set_peripheral+0x14>
   80bb6:	b1c1      	cbz	r1, 80bea <pio_set_peripheral+0x3e>
   80bb8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80bbc:	d00a      	beq.n	80bd4 <pio_set_peripheral+0x28>
   80bbe:	e013      	b.n	80be8 <pio_set_peripheral+0x3c>
   80bc0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80bc4:	d011      	beq.n	80bea <pio_set_peripheral+0x3e>
   80bc6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80bca:	d00e      	beq.n	80bea <pio_set_peripheral+0x3e>
   80bcc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80bd0:	d10a      	bne.n	80be8 <pio_set_peripheral+0x3c>
   80bd2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80bd4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80bd6:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80bd8:	400b      	ands	r3, r1
   80bda:	ea23 0302 	bic.w	r3, r3, r2
   80bde:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80be0:	e002      	b.n	80be8 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80be2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80be4:	4313      	orrs	r3, r2
   80be6:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80be8:	6042      	str	r2, [r0, #4]
   80bea:	4770      	bx	lr

00080bec <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80bec:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80bee:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80bf2:	bf14      	ite	ne
   80bf4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80bf6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80bf8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80bfc:	bf14      	ite	ne
   80bfe:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80c00:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80c02:	f012 0f02 	tst.w	r2, #2
   80c06:	d002      	beq.n	80c0e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80c08:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80c0c:	e004      	b.n	80c18 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80c0e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80c12:	bf18      	it	ne
   80c14:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80c18:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80c1a:	6001      	str	r1, [r0, #0]
   80c1c:	4770      	bx	lr
   80c1e:	bf00      	nop

00080c20 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80c20:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80c22:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c24:	9c01      	ldr	r4, [sp, #4]
   80c26:	b10c      	cbz	r4, 80c2c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80c28:	6641      	str	r1, [r0, #100]	; 0x64
   80c2a:	e000      	b.n	80c2e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c2c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80c2e:	b10b      	cbz	r3, 80c34 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80c30:	6501      	str	r1, [r0, #80]	; 0x50
   80c32:	e000      	b.n	80c36 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80c34:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80c36:	b10a      	cbz	r2, 80c3c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80c38:	6301      	str	r1, [r0, #48]	; 0x30
   80c3a:	e000      	b.n	80c3e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80c3c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80c3e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80c40:	6001      	str	r1, [r0, #0]
}
   80c42:	f85d 4b04 	ldr.w	r4, [sp], #4
   80c46:	4770      	bx	lr

00080c48 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80c48:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80c4a:	4770      	bx	lr

00080c4c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80c4c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80c4e:	4770      	bx	lr

00080c50 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80c50:	b570      	push	{r4, r5, r6, lr}
   80c52:	b082      	sub	sp, #8
   80c54:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80c56:	0944      	lsrs	r4, r0, #5
   80c58:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80c5c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80c60:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80c62:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80c66:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80c6a:	d030      	beq.n	80cce <pio_configure_pin+0x7e>
   80c6c:	d806      	bhi.n	80c7c <pio_configure_pin+0x2c>
   80c6e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80c72:	d00a      	beq.n	80c8a <pio_configure_pin+0x3a>
   80c74:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80c78:	d018      	beq.n	80cac <pio_configure_pin+0x5c>
   80c7a:	e049      	b.n	80d10 <pio_configure_pin+0xc0>
   80c7c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80c80:	d030      	beq.n	80ce4 <pio_configure_pin+0x94>
   80c82:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80c86:	d02d      	beq.n	80ce4 <pio_configure_pin+0x94>
   80c88:	e042      	b.n	80d10 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80c8a:	f000 001f 	and.w	r0, r0, #31
   80c8e:	2401      	movs	r4, #1
   80c90:	4084      	lsls	r4, r0
   80c92:	4630      	mov	r0, r6
   80c94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c98:	4622      	mov	r2, r4
   80c9a:	4b1f      	ldr	r3, [pc, #124]	; (80d18 <pio_configure_pin+0xc8>)
   80c9c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c9e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ca2:	bf14      	ite	ne
   80ca4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ca6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80ca8:	2001      	movs	r0, #1
   80caa:	e032      	b.n	80d12 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80cac:	f000 001f 	and.w	r0, r0, #31
   80cb0:	2401      	movs	r4, #1
   80cb2:	4084      	lsls	r4, r0
   80cb4:	4630      	mov	r0, r6
   80cb6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cba:	4622      	mov	r2, r4
   80cbc:	4b16      	ldr	r3, [pc, #88]	; (80d18 <pio_configure_pin+0xc8>)
   80cbe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cc0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cc4:	bf14      	ite	ne
   80cc6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cc8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cca:	2001      	movs	r0, #1
   80ccc:	e021      	b.n	80d12 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80cce:	f000 011f 	and.w	r1, r0, #31
   80cd2:	2401      	movs	r4, #1
   80cd4:	4630      	mov	r0, r6
   80cd6:	fa04 f101 	lsl.w	r1, r4, r1
   80cda:	462a      	mov	r2, r5
   80cdc:	4b0f      	ldr	r3, [pc, #60]	; (80d1c <pio_configure_pin+0xcc>)
   80cde:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ce0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80ce2:	e016      	b.n	80d12 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80ce4:	f000 011f 	and.w	r1, r0, #31
   80ce8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80cea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80cee:	ea05 0304 	and.w	r3, r5, r4
   80cf2:	9300      	str	r3, [sp, #0]
   80cf4:	4630      	mov	r0, r6
   80cf6:	fa04 f101 	lsl.w	r1, r4, r1
   80cfa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80cfe:	bf14      	ite	ne
   80d00:	2200      	movne	r2, #0
   80d02:	2201      	moveq	r2, #1
   80d04:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80d08:	4d05      	ldr	r5, [pc, #20]	; (80d20 <pio_configure_pin+0xd0>)
   80d0a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80d0c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80d0e:	e000      	b.n	80d12 <pio_configure_pin+0xc2>

	default:
		return 0;
   80d10:	2000      	movs	r0, #0
	}

	return 1;
}
   80d12:	b002      	add	sp, #8
   80d14:	bd70      	pop	{r4, r5, r6, pc}
   80d16:	bf00      	nop
   80d18:	00080bad 	.word	0x00080bad
   80d1c:	00080bed 	.word	0x00080bed
   80d20:	00080c21 	.word	0x00080c21

00080d24 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80d24:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d26:	b083      	sub	sp, #12
   80d28:	4607      	mov	r7, r0
   80d2a:	460e      	mov	r6, r1
   80d2c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80d2e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80d32:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80d36:	d026      	beq.n	80d86 <pio_configure_pin_group+0x62>
   80d38:	d806      	bhi.n	80d48 <pio_configure_pin_group+0x24>
   80d3a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80d3e:	d00a      	beq.n	80d56 <pio_configure_pin_group+0x32>
   80d40:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80d44:	d013      	beq.n	80d6e <pio_configure_pin_group+0x4a>
   80d46:	e034      	b.n	80db2 <pio_configure_pin_group+0x8e>
   80d48:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80d4c:	d01f      	beq.n	80d8e <pio_configure_pin_group+0x6a>
   80d4e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80d52:	d01c      	beq.n	80d8e <pio_configure_pin_group+0x6a>
   80d54:	e02d      	b.n	80db2 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80d56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d5a:	4632      	mov	r2, r6
   80d5c:	4b16      	ldr	r3, [pc, #88]	; (80db8 <pio_configure_pin_group+0x94>)
   80d5e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d60:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80d64:	bf14      	ite	ne
   80d66:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d68:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d6a:	2001      	movs	r0, #1
   80d6c:	e022      	b.n	80db4 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80d6e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d72:	4632      	mov	r2, r6
   80d74:	4b10      	ldr	r3, [pc, #64]	; (80db8 <pio_configure_pin_group+0x94>)
   80d76:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d78:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80d7c:	bf14      	ite	ne
   80d7e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d80:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d82:	2001      	movs	r0, #1
   80d84:	e016      	b.n	80db4 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80d86:	4b0d      	ldr	r3, [pc, #52]	; (80dbc <pio_configure_pin_group+0x98>)
   80d88:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80d8a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80d8c:	e012      	b.n	80db4 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80d8e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80d92:	f005 0301 	and.w	r3, r5, #1
   80d96:	9300      	str	r3, [sp, #0]
   80d98:	4638      	mov	r0, r7
   80d9a:	4631      	mov	r1, r6
   80d9c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80da0:	bf14      	ite	ne
   80da2:	2200      	movne	r2, #0
   80da4:	2201      	moveq	r2, #1
   80da6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80daa:	4c05      	ldr	r4, [pc, #20]	; (80dc0 <pio_configure_pin_group+0x9c>)
   80dac:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80dae:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80db0:	e000      	b.n	80db4 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80db2:	2000      	movs	r0, #0
	}

	return 1;
}
   80db4:	b003      	add	sp, #12
   80db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80db8:	00080bad 	.word	0x00080bad
   80dbc:	00080bed 	.word	0x00080bed
   80dc0:	00080c21 	.word	0x00080c21

00080dc4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80dc8:	4604      	mov	r4, r0
   80dca:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80dcc:	4b10      	ldr	r3, [pc, #64]	; (80e10 <pio_handler_process+0x4c>)
   80dce:	4798      	blx	r3
   80dd0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80dd2:	4620      	mov	r0, r4
   80dd4:	4b0f      	ldr	r3, [pc, #60]	; (80e14 <pio_handler_process+0x50>)
   80dd6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80dd8:	4005      	ands	r5, r0
   80dda:	d017      	beq.n	80e0c <pio_handler_process+0x48>
   80ddc:	4f0e      	ldr	r7, [pc, #56]	; (80e18 <pio_handler_process+0x54>)
   80dde:	f107 040c 	add.w	r4, r7, #12
   80de2:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80de4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80de8:	42b3      	cmp	r3, r6
   80dea:	d10a      	bne.n	80e02 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80dec:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80df0:	4229      	tst	r1, r5
   80df2:	d006      	beq.n	80e02 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80df4:	6823      	ldr	r3, [r4, #0]
   80df6:	4630      	mov	r0, r6
   80df8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80dfa:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80dfe:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80e02:	42bc      	cmp	r4, r7
   80e04:	d002      	beq.n	80e0c <pio_handler_process+0x48>
   80e06:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80e08:	2d00      	cmp	r5, #0
   80e0a:	d1eb      	bne.n	80de4 <pio_handler_process+0x20>
   80e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e10:	00080c49 	.word	0x00080c49
   80e14:	00080c4d 	.word	0x00080c4d
   80e18:	20070a60 	.word	0x20070a60

00080e1c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80e1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80e1e:	4802      	ldr	r0, [pc, #8]	; (80e28 <PIOA_Handler+0xc>)
   80e20:	210b      	movs	r1, #11
   80e22:	4b02      	ldr	r3, [pc, #8]	; (80e2c <PIOA_Handler+0x10>)
   80e24:	4798      	blx	r3
   80e26:	bd08      	pop	{r3, pc}
   80e28:	400e0e00 	.word	0x400e0e00
   80e2c:	00080dc5 	.word	0x00080dc5

00080e30 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80e30:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80e32:	4802      	ldr	r0, [pc, #8]	; (80e3c <PIOB_Handler+0xc>)
   80e34:	210c      	movs	r1, #12
   80e36:	4b02      	ldr	r3, [pc, #8]	; (80e40 <PIOB_Handler+0x10>)
   80e38:	4798      	blx	r3
   80e3a:	bd08      	pop	{r3, pc}
   80e3c:	400e1000 	.word	0x400e1000
   80e40:	00080dc5 	.word	0x00080dc5

00080e44 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80e44:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80e46:	4802      	ldr	r0, [pc, #8]	; (80e50 <PIOC_Handler+0xc>)
   80e48:	210d      	movs	r1, #13
   80e4a:	4b02      	ldr	r3, [pc, #8]	; (80e54 <PIOC_Handler+0x10>)
   80e4c:	4798      	blx	r3
   80e4e:	bd08      	pop	{r3, pc}
   80e50:	400e1200 	.word	0x400e1200
   80e54:	00080dc5 	.word	0x00080dc5

00080e58 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80e58:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80e5a:	4802      	ldr	r0, [pc, #8]	; (80e64 <PIOD_Handler+0xc>)
   80e5c:	210e      	movs	r1, #14
   80e5e:	4b02      	ldr	r3, [pc, #8]	; (80e68 <PIOD_Handler+0x10>)
   80e60:	4798      	blx	r3
   80e62:	bd08      	pop	{r3, pc}
   80e64:	400e1400 	.word	0x400e1400
   80e68:	00080dc5 	.word	0x00080dc5

00080e6c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80e6c:	4b17      	ldr	r3, [pc, #92]	; (80ecc <pmc_switch_mck_to_pllack+0x60>)
   80e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80e70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80e74:	4310      	orrs	r0, r2
   80e76:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80e7a:	f013 0f08 	tst.w	r3, #8
   80e7e:	d109      	bne.n	80e94 <pmc_switch_mck_to_pllack+0x28>
   80e80:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e84:	4911      	ldr	r1, [pc, #68]	; (80ecc <pmc_switch_mck_to_pllack+0x60>)
   80e86:	e001      	b.n	80e8c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e88:	3b01      	subs	r3, #1
   80e8a:	d019      	beq.n	80ec0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e8c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e8e:	f012 0f08 	tst.w	r2, #8
   80e92:	d0f9      	beq.n	80e88 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80e94:	4b0d      	ldr	r3, [pc, #52]	; (80ecc <pmc_switch_mck_to_pllack+0x60>)
   80e96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80e98:	f022 0203 	bic.w	r2, r2, #3
   80e9c:	f042 0202 	orr.w	r2, r2, #2
   80ea0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ea2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80ea4:	f010 0008 	ands.w	r0, r0, #8
   80ea8:	d10c      	bne.n	80ec4 <pmc_switch_mck_to_pllack+0x58>
   80eaa:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80eae:	4907      	ldr	r1, [pc, #28]	; (80ecc <pmc_switch_mck_to_pllack+0x60>)
   80eb0:	e001      	b.n	80eb6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80eb2:	3b01      	subs	r3, #1
   80eb4:	d008      	beq.n	80ec8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80eb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80eb8:	f012 0f08 	tst.w	r2, #8
   80ebc:	d0f9      	beq.n	80eb2 <pmc_switch_mck_to_pllack+0x46>
   80ebe:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ec0:	2001      	movs	r0, #1
   80ec2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80ec4:	2000      	movs	r0, #0
   80ec6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ec8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80eca:	4770      	bx	lr
   80ecc:	400e0600 	.word	0x400e0600

00080ed0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80ed0:	b138      	cbz	r0, 80ee2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80ed2:	4911      	ldr	r1, [pc, #68]	; (80f18 <pmc_switch_mainck_to_xtal+0x48>)
   80ed4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80ed6:	4a11      	ldr	r2, [pc, #68]	; (80f1c <pmc_switch_mainck_to_xtal+0x4c>)
   80ed8:	401a      	ands	r2, r3
   80eda:	4b11      	ldr	r3, [pc, #68]	; (80f20 <pmc_switch_mainck_to_xtal+0x50>)
   80edc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80ede:	620b      	str	r3, [r1, #32]
   80ee0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ee2:	4a0d      	ldr	r2, [pc, #52]	; (80f18 <pmc_switch_mainck_to_xtal+0x48>)
   80ee4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80ee6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80eea:	f023 0303 	bic.w	r3, r3, #3
   80eee:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80ef2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80ef6:	0209      	lsls	r1, r1, #8
   80ef8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80efa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80efc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80efe:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80f00:	f013 0f01 	tst.w	r3, #1
   80f04:	d0fb      	beq.n	80efe <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80f06:	4a04      	ldr	r2, [pc, #16]	; (80f18 <pmc_switch_mainck_to_xtal+0x48>)
   80f08:	6a13      	ldr	r3, [r2, #32]
   80f0a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80f12:	6213      	str	r3, [r2, #32]
   80f14:	4770      	bx	lr
   80f16:	bf00      	nop
   80f18:	400e0600 	.word	0x400e0600
   80f1c:	fec8fffc 	.word	0xfec8fffc
   80f20:	01370002 	.word	0x01370002

00080f24 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80f24:	4b02      	ldr	r3, [pc, #8]	; (80f30 <pmc_osc_is_ready_mainck+0xc>)
   80f26:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f28:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80f2c:	4770      	bx	lr
   80f2e:	bf00      	nop
   80f30:	400e0600 	.word	0x400e0600

00080f34 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80f34:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80f38:	4b01      	ldr	r3, [pc, #4]	; (80f40 <pmc_disable_pllack+0xc>)
   80f3a:	629a      	str	r2, [r3, #40]	; 0x28
   80f3c:	4770      	bx	lr
   80f3e:	bf00      	nop
   80f40:	400e0600 	.word	0x400e0600

00080f44 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80f44:	4b02      	ldr	r3, [pc, #8]	; (80f50 <pmc_is_locked_pllack+0xc>)
   80f46:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f48:	f000 0002 	and.w	r0, r0, #2
   80f4c:	4770      	bx	lr
   80f4e:	bf00      	nop
   80f50:	400e0600 	.word	0x400e0600

00080f54 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80f54:	282c      	cmp	r0, #44	; 0x2c
   80f56:	d820      	bhi.n	80f9a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80f58:	281f      	cmp	r0, #31
   80f5a:	d80d      	bhi.n	80f78 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80f5c:	4b12      	ldr	r3, [pc, #72]	; (80fa8 <pmc_enable_periph_clk+0x54>)
   80f5e:	699a      	ldr	r2, [r3, #24]
   80f60:	2301      	movs	r3, #1
   80f62:	4083      	lsls	r3, r0
   80f64:	401a      	ands	r2, r3
   80f66:	4293      	cmp	r3, r2
   80f68:	d019      	beq.n	80f9e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80f6a:	2301      	movs	r3, #1
   80f6c:	fa03 f000 	lsl.w	r0, r3, r0
   80f70:	4b0d      	ldr	r3, [pc, #52]	; (80fa8 <pmc_enable_periph_clk+0x54>)
   80f72:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80f74:	2000      	movs	r0, #0
   80f76:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80f78:	4b0b      	ldr	r3, [pc, #44]	; (80fa8 <pmc_enable_periph_clk+0x54>)
   80f7a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80f7e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80f80:	2301      	movs	r3, #1
   80f82:	4083      	lsls	r3, r0
   80f84:	401a      	ands	r2, r3
   80f86:	4293      	cmp	r3, r2
   80f88:	d00b      	beq.n	80fa2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80f8a:	2301      	movs	r3, #1
   80f8c:	fa03 f000 	lsl.w	r0, r3, r0
   80f90:	4b05      	ldr	r3, [pc, #20]	; (80fa8 <pmc_enable_periph_clk+0x54>)
   80f92:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80f96:	2000      	movs	r0, #0
   80f98:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80f9a:	2001      	movs	r0, #1
   80f9c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80f9e:	2000      	movs	r0, #0
   80fa0:	4770      	bx	lr
   80fa2:	2000      	movs	r0, #0
}
   80fa4:	4770      	bx	lr
   80fa6:	bf00      	nop
   80fa8:	400e0600 	.word	0x400e0600

00080fac <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80fac:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80fae:	23ac      	movs	r3, #172	; 0xac
   80fb0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80fb2:	680a      	ldr	r2, [r1, #0]
   80fb4:	684b      	ldr	r3, [r1, #4]
   80fb6:	fbb2 f3f3 	udiv	r3, r2, r3
   80fba:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80fbc:	1e5c      	subs	r4, r3, #1
   80fbe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80fc2:	4294      	cmp	r4, r2
   80fc4:	d80a      	bhi.n	80fdc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80fc6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80fc8:	688b      	ldr	r3, [r1, #8]
   80fca:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80fcc:	f240 2302 	movw	r3, #514	; 0x202
   80fd0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80fd4:	2350      	movs	r3, #80	; 0x50
   80fd6:	6003      	str	r3, [r0, #0]

	return 0;
   80fd8:	2000      	movs	r0, #0
   80fda:	e000      	b.n	80fde <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80fdc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80fde:	f85d 4b04 	ldr.w	r4, [sp], #4
   80fe2:	4770      	bx	lr

00080fe4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80fe4:	6943      	ldr	r3, [r0, #20]
   80fe6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80fea:	bf1a      	itte	ne
   80fec:	61c1      	strne	r1, [r0, #28]
	return 0;
   80fee:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80ff0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80ff2:	4770      	bx	lr

00080ff4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80ff4:	6943      	ldr	r3, [r0, #20]
   80ff6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80ffa:	bf1d      	ittte	ne
   80ffc:	6983      	ldrne	r3, [r0, #24]
   80ffe:	700b      	strbne	r3, [r1, #0]
	return 0;
   81000:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81002:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81004:	4770      	bx	lr
   81006:	bf00      	nop

00081008 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81008:	6943      	ldr	r3, [r0, #20]
   8100a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8100e:	bf1d      	ittte	ne
   81010:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81014:	61c1      	strne	r1, [r0, #28]
	return 0;
   81016:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81018:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8101a:	4770      	bx	lr

0008101c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8101c:	6943      	ldr	r3, [r0, #20]
   8101e:	f013 0f01 	tst.w	r3, #1
   81022:	d005      	beq.n	81030 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81024:	6983      	ldr	r3, [r0, #24]
   81026:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8102a:	600b      	str	r3, [r1, #0]

	return 0;
   8102c:	2000      	movs	r0, #0
   8102e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81030:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81032:	4770      	bx	lr

00081034 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81034:	e7fe      	b.n	81034 <Dummy_Handler>
   81036:	bf00      	nop

00081038 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81038:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8103a:	4b1e      	ldr	r3, [pc, #120]	; (810b4 <Reset_Handler+0x7c>)
   8103c:	4a1e      	ldr	r2, [pc, #120]	; (810b8 <Reset_Handler+0x80>)
   8103e:	429a      	cmp	r2, r3
   81040:	d003      	beq.n	8104a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81042:	4b1e      	ldr	r3, [pc, #120]	; (810bc <Reset_Handler+0x84>)
   81044:	4a1b      	ldr	r2, [pc, #108]	; (810b4 <Reset_Handler+0x7c>)
   81046:	429a      	cmp	r2, r3
   81048:	d304      	bcc.n	81054 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8104a:	4b1d      	ldr	r3, [pc, #116]	; (810c0 <Reset_Handler+0x88>)
   8104c:	4a1d      	ldr	r2, [pc, #116]	; (810c4 <Reset_Handler+0x8c>)
   8104e:	429a      	cmp	r2, r3
   81050:	d30f      	bcc.n	81072 <Reset_Handler+0x3a>
   81052:	e01a      	b.n	8108a <Reset_Handler+0x52>
   81054:	4b1c      	ldr	r3, [pc, #112]	; (810c8 <Reset_Handler+0x90>)
   81056:	4c1d      	ldr	r4, [pc, #116]	; (810cc <Reset_Handler+0x94>)
   81058:	1ae4      	subs	r4, r4, r3
   8105a:	f024 0403 	bic.w	r4, r4, #3
   8105e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81060:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   81062:	4814      	ldr	r0, [pc, #80]	; (810b4 <Reset_Handler+0x7c>)
   81064:	4914      	ldr	r1, [pc, #80]	; (810b8 <Reset_Handler+0x80>)
   81066:	585a      	ldr	r2, [r3, r1]
   81068:	501a      	str	r2, [r3, r0]
   8106a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8106c:	42a3      	cmp	r3, r4
   8106e:	d1fa      	bne.n	81066 <Reset_Handler+0x2e>
   81070:	e7eb      	b.n	8104a <Reset_Handler+0x12>
   81072:	4b17      	ldr	r3, [pc, #92]	; (810d0 <Reset_Handler+0x98>)
   81074:	4917      	ldr	r1, [pc, #92]	; (810d4 <Reset_Handler+0x9c>)
   81076:	1ac9      	subs	r1, r1, r3
   81078:	f021 0103 	bic.w	r1, r1, #3
   8107c:	1d1a      	adds	r2, r3, #4
   8107e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81080:	2200      	movs	r2, #0
   81082:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81086:	428b      	cmp	r3, r1
   81088:	d1fb      	bne.n	81082 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8108a:	4a13      	ldr	r2, [pc, #76]	; (810d8 <Reset_Handler+0xa0>)
   8108c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81090:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81094:	4911      	ldr	r1, [pc, #68]	; (810dc <Reset_Handler+0xa4>)
   81096:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81098:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   8109c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   810a0:	d203      	bcs.n	810aa <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   810a2:	688a      	ldr	r2, [r1, #8]
   810a4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   810a8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   810aa:	4b0d      	ldr	r3, [pc, #52]	; (810e0 <Reset_Handler+0xa8>)
   810ac:	4798      	blx	r3

	/* Branch to main function */
	main();
   810ae:	4b0d      	ldr	r3, [pc, #52]	; (810e4 <Reset_Handler+0xac>)
   810b0:	4798      	blx	r3
   810b2:	e7fe      	b.n	810b2 <Reset_Handler+0x7a>
   810b4:	20070000 	.word	0x20070000
   810b8:	000842cc 	.word	0x000842cc
   810bc:	200709a4 	.word	0x200709a4
   810c0:	20070b18 	.word	0x20070b18
   810c4:	200709a4 	.word	0x200709a4
   810c8:	20070004 	.word	0x20070004
   810cc:	200709a7 	.word	0x200709a7
   810d0:	200709a0 	.word	0x200709a0
   810d4:	20070b13 	.word	0x20070b13
   810d8:	00080000 	.word	0x00080000
   810dc:	e000ed00 	.word	0xe000ed00
   810e0:	00081255 	.word	0x00081255
   810e4:	00080149 	.word	0x00080149

000810e8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   810e8:	4b3e      	ldr	r3, [pc, #248]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   810ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   810ec:	f003 0303 	and.w	r3, r3, #3
   810f0:	2b03      	cmp	r3, #3
   810f2:	d85f      	bhi.n	811b4 <SystemCoreClockUpdate+0xcc>
   810f4:	e8df f003 	tbb	[pc, r3]
   810f8:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   810fc:	4b3a      	ldr	r3, [pc, #232]	; (811e8 <SystemCoreClockUpdate+0x100>)
   810fe:	695b      	ldr	r3, [r3, #20]
   81100:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81104:	bf14      	ite	ne
   81106:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8110a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8110e:	4b37      	ldr	r3, [pc, #220]	; (811ec <SystemCoreClockUpdate+0x104>)
   81110:	601a      	str	r2, [r3, #0]
   81112:	e04f      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81114:	4b33      	ldr	r3, [pc, #204]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   81116:	6a1b      	ldr	r3, [r3, #32]
   81118:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8111c:	d003      	beq.n	81126 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8111e:	4a34      	ldr	r2, [pc, #208]	; (811f0 <SystemCoreClockUpdate+0x108>)
   81120:	4b32      	ldr	r3, [pc, #200]	; (811ec <SystemCoreClockUpdate+0x104>)
   81122:	601a      	str	r2, [r3, #0]
   81124:	e046      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81126:	4a33      	ldr	r2, [pc, #204]	; (811f4 <SystemCoreClockUpdate+0x10c>)
   81128:	4b30      	ldr	r3, [pc, #192]	; (811ec <SystemCoreClockUpdate+0x104>)
   8112a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8112c:	4b2d      	ldr	r3, [pc, #180]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   8112e:	6a1b      	ldr	r3, [r3, #32]
   81130:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81134:	2b10      	cmp	r3, #16
   81136:	d002      	beq.n	8113e <SystemCoreClockUpdate+0x56>
   81138:	2b20      	cmp	r3, #32
   8113a:	d004      	beq.n	81146 <SystemCoreClockUpdate+0x5e>
   8113c:	e03a      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8113e:	4a2e      	ldr	r2, [pc, #184]	; (811f8 <SystemCoreClockUpdate+0x110>)
   81140:	4b2a      	ldr	r3, [pc, #168]	; (811ec <SystemCoreClockUpdate+0x104>)
   81142:	601a      	str	r2, [r3, #0]
				break;
   81144:	e036      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81146:	4a2a      	ldr	r2, [pc, #168]	; (811f0 <SystemCoreClockUpdate+0x108>)
   81148:	4b28      	ldr	r3, [pc, #160]	; (811ec <SystemCoreClockUpdate+0x104>)
   8114a:	601a      	str	r2, [r3, #0]
				break;
   8114c:	e032      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8114e:	4b25      	ldr	r3, [pc, #148]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   81150:	6a1b      	ldr	r3, [r3, #32]
   81152:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81156:	d003      	beq.n	81160 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81158:	4a25      	ldr	r2, [pc, #148]	; (811f0 <SystemCoreClockUpdate+0x108>)
   8115a:	4b24      	ldr	r3, [pc, #144]	; (811ec <SystemCoreClockUpdate+0x104>)
   8115c:	601a      	str	r2, [r3, #0]
   8115e:	e012      	b.n	81186 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81160:	4a24      	ldr	r2, [pc, #144]	; (811f4 <SystemCoreClockUpdate+0x10c>)
   81162:	4b22      	ldr	r3, [pc, #136]	; (811ec <SystemCoreClockUpdate+0x104>)
   81164:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81166:	4b1f      	ldr	r3, [pc, #124]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   81168:	6a1b      	ldr	r3, [r3, #32]
   8116a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8116e:	2b10      	cmp	r3, #16
   81170:	d002      	beq.n	81178 <SystemCoreClockUpdate+0x90>
   81172:	2b20      	cmp	r3, #32
   81174:	d004      	beq.n	81180 <SystemCoreClockUpdate+0x98>
   81176:	e006      	b.n	81186 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81178:	4a1f      	ldr	r2, [pc, #124]	; (811f8 <SystemCoreClockUpdate+0x110>)
   8117a:	4b1c      	ldr	r3, [pc, #112]	; (811ec <SystemCoreClockUpdate+0x104>)
   8117c:	601a      	str	r2, [r3, #0]
				break;
   8117e:	e002      	b.n	81186 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81180:	4a1b      	ldr	r2, [pc, #108]	; (811f0 <SystemCoreClockUpdate+0x108>)
   81182:	4b1a      	ldr	r3, [pc, #104]	; (811ec <SystemCoreClockUpdate+0x104>)
   81184:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81186:	4b17      	ldr	r3, [pc, #92]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   81188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8118a:	f003 0303 	and.w	r3, r3, #3
   8118e:	2b02      	cmp	r3, #2
   81190:	d10d      	bne.n	811ae <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81192:	4b14      	ldr	r3, [pc, #80]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   81194:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81196:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81198:	4b14      	ldr	r3, [pc, #80]	; (811ec <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8119a:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8119e:	681a      	ldr	r2, [r3, #0]
   811a0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   811a4:	b2c9      	uxtb	r1, r1
   811a6:	fbb2 f2f1 	udiv	r2, r2, r1
   811aa:	601a      	str	r2, [r3, #0]
   811ac:	e002      	b.n	811b4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   811ae:	4a13      	ldr	r2, [pc, #76]	; (811fc <SystemCoreClockUpdate+0x114>)
   811b0:	4b0e      	ldr	r3, [pc, #56]	; (811ec <SystemCoreClockUpdate+0x104>)
   811b2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   811b4:	4b0b      	ldr	r3, [pc, #44]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   811b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   811bc:	2b70      	cmp	r3, #112	; 0x70
   811be:	d107      	bne.n	811d0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   811c0:	4b0a      	ldr	r3, [pc, #40]	; (811ec <SystemCoreClockUpdate+0x104>)
   811c2:	681a      	ldr	r2, [r3, #0]
   811c4:	490e      	ldr	r1, [pc, #56]	; (81200 <SystemCoreClockUpdate+0x118>)
   811c6:	fba1 0202 	umull	r0, r2, r1, r2
   811ca:	0852      	lsrs	r2, r2, #1
   811cc:	601a      	str	r2, [r3, #0]
   811ce:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   811d0:	4b04      	ldr	r3, [pc, #16]	; (811e4 <SystemCoreClockUpdate+0xfc>)
   811d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   811d4:	4b05      	ldr	r3, [pc, #20]	; (811ec <SystemCoreClockUpdate+0x104>)
   811d6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   811da:	681a      	ldr	r2, [r3, #0]
   811dc:	40ca      	lsrs	r2, r1
   811de:	601a      	str	r2, [r3, #0]
   811e0:	4770      	bx	lr
   811e2:	bf00      	nop
   811e4:	400e0600 	.word	0x400e0600
   811e8:	400e1a10 	.word	0x400e1a10
   811ec:	2007013c 	.word	0x2007013c
   811f0:	00b71b00 	.word	0x00b71b00
   811f4:	003d0900 	.word	0x003d0900
   811f8:	007a1200 	.word	0x007a1200
   811fc:	0e4e1c00 	.word	0x0e4e1c00
   81200:	aaaaaaab 	.word	0xaaaaaaab

00081204 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81204:	4b09      	ldr	r3, [pc, #36]	; (8122c <_sbrk+0x28>)
   81206:	681b      	ldr	r3, [r3, #0]
   81208:	b913      	cbnz	r3, 81210 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8120a:	4a09      	ldr	r2, [pc, #36]	; (81230 <_sbrk+0x2c>)
   8120c:	4b07      	ldr	r3, [pc, #28]	; (8122c <_sbrk+0x28>)
   8120e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81210:	4b06      	ldr	r3, [pc, #24]	; (8122c <_sbrk+0x28>)
   81212:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81214:	181a      	adds	r2, r3, r0
   81216:	4907      	ldr	r1, [pc, #28]	; (81234 <_sbrk+0x30>)
   81218:	4291      	cmp	r1, r2
   8121a:	db04      	blt.n	81226 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   8121c:	4610      	mov	r0, r2
   8121e:	4a03      	ldr	r2, [pc, #12]	; (8122c <_sbrk+0x28>)
   81220:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81222:	4618      	mov	r0, r3
   81224:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81226:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8122a:	4770      	bx	lr
   8122c:	20070ad0 	.word	0x20070ad0
   81230:	20072b18 	.word	0x20072b18
   81234:	20087ffc 	.word	0x20087ffc

00081238 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81238:	f04f 30ff 	mov.w	r0, #4294967295
   8123c:	4770      	bx	lr
   8123e:	bf00      	nop

00081240 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81244:	604b      	str	r3, [r1, #4]

	return 0;
}
   81246:	2000      	movs	r0, #0
   81248:	4770      	bx	lr
   8124a:	bf00      	nop

0008124c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8124c:	2001      	movs	r0, #1
   8124e:	4770      	bx	lr

00081250 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81250:	2000      	movs	r0, #0
   81252:	4770      	bx	lr

00081254 <__libc_init_array>:
   81254:	b570      	push	{r4, r5, r6, lr}
   81256:	4e0f      	ldr	r6, [pc, #60]	; (81294 <__libc_init_array+0x40>)
   81258:	4d0f      	ldr	r5, [pc, #60]	; (81298 <__libc_init_array+0x44>)
   8125a:	1b76      	subs	r6, r6, r5
   8125c:	10b6      	asrs	r6, r6, #2
   8125e:	d007      	beq.n	81270 <__libc_init_array+0x1c>
   81260:	3d04      	subs	r5, #4
   81262:	2400      	movs	r4, #0
   81264:	3401      	adds	r4, #1
   81266:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8126a:	4798      	blx	r3
   8126c:	42a6      	cmp	r6, r4
   8126e:	d1f9      	bne.n	81264 <__libc_init_array+0x10>
   81270:	4e0a      	ldr	r6, [pc, #40]	; (8129c <__libc_init_array+0x48>)
   81272:	4d0b      	ldr	r5, [pc, #44]	; (812a0 <__libc_init_array+0x4c>)
   81274:	f003 f814 	bl	842a0 <_init>
   81278:	1b76      	subs	r6, r6, r5
   8127a:	10b6      	asrs	r6, r6, #2
   8127c:	d008      	beq.n	81290 <__libc_init_array+0x3c>
   8127e:	3d04      	subs	r5, #4
   81280:	2400      	movs	r4, #0
   81282:	3401      	adds	r4, #1
   81284:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81288:	4798      	blx	r3
   8128a:	42a6      	cmp	r6, r4
   8128c:	d1f9      	bne.n	81282 <__libc_init_array+0x2e>
   8128e:	bd70      	pop	{r4, r5, r6, pc}
   81290:	bd70      	pop	{r4, r5, r6, pc}
   81292:	bf00      	nop
   81294:	000842ac 	.word	0x000842ac
   81298:	000842ac 	.word	0x000842ac
   8129c:	000842b4 	.word	0x000842b4
   812a0:	000842ac 	.word	0x000842ac

000812a4 <iprintf>:
   812a4:	b40f      	push	{r0, r1, r2, r3}
   812a6:	b510      	push	{r4, lr}
   812a8:	4b07      	ldr	r3, [pc, #28]	; (812c8 <iprintf+0x24>)
   812aa:	b082      	sub	sp, #8
   812ac:	ac04      	add	r4, sp, #16
   812ae:	f854 2b04 	ldr.w	r2, [r4], #4
   812b2:	6818      	ldr	r0, [r3, #0]
   812b4:	4623      	mov	r3, r4
   812b6:	6881      	ldr	r1, [r0, #8]
   812b8:	9401      	str	r4, [sp, #4]
   812ba:	f000 f915 	bl	814e8 <_vfiprintf_r>
   812be:	b002      	add	sp, #8
   812c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   812c4:	b004      	add	sp, #16
   812c6:	4770      	bx	lr
   812c8:	20070568 	.word	0x20070568

000812cc <memset>:
   812cc:	b4f0      	push	{r4, r5, r6, r7}
   812ce:	0784      	lsls	r4, r0, #30
   812d0:	d043      	beq.n	8135a <memset+0x8e>
   812d2:	1e54      	subs	r4, r2, #1
   812d4:	2a00      	cmp	r2, #0
   812d6:	d03e      	beq.n	81356 <memset+0x8a>
   812d8:	b2cd      	uxtb	r5, r1
   812da:	4603      	mov	r3, r0
   812dc:	e003      	b.n	812e6 <memset+0x1a>
   812de:	1e62      	subs	r2, r4, #1
   812e0:	2c00      	cmp	r4, #0
   812e2:	d038      	beq.n	81356 <memset+0x8a>
   812e4:	4614      	mov	r4, r2
   812e6:	f803 5b01 	strb.w	r5, [r3], #1
   812ea:	079a      	lsls	r2, r3, #30
   812ec:	d1f7      	bne.n	812de <memset+0x12>
   812ee:	2c03      	cmp	r4, #3
   812f0:	d92a      	bls.n	81348 <memset+0x7c>
   812f2:	b2cd      	uxtb	r5, r1
   812f4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   812f8:	2c0f      	cmp	r4, #15
   812fa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   812fe:	d915      	bls.n	8132c <memset+0x60>
   81300:	f1a4 0710 	sub.w	r7, r4, #16
   81304:	093f      	lsrs	r7, r7, #4
   81306:	f103 0610 	add.w	r6, r3, #16
   8130a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8130e:	461a      	mov	r2, r3
   81310:	6015      	str	r5, [r2, #0]
   81312:	6055      	str	r5, [r2, #4]
   81314:	6095      	str	r5, [r2, #8]
   81316:	60d5      	str	r5, [r2, #12]
   81318:	3210      	adds	r2, #16
   8131a:	42b2      	cmp	r2, r6
   8131c:	d1f8      	bne.n	81310 <memset+0x44>
   8131e:	f004 040f 	and.w	r4, r4, #15
   81322:	3701      	adds	r7, #1
   81324:	2c03      	cmp	r4, #3
   81326:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8132a:	d90d      	bls.n	81348 <memset+0x7c>
   8132c:	461e      	mov	r6, r3
   8132e:	4622      	mov	r2, r4
   81330:	3a04      	subs	r2, #4
   81332:	2a03      	cmp	r2, #3
   81334:	f846 5b04 	str.w	r5, [r6], #4
   81338:	d8fa      	bhi.n	81330 <memset+0x64>
   8133a:	1f22      	subs	r2, r4, #4
   8133c:	f022 0203 	bic.w	r2, r2, #3
   81340:	3204      	adds	r2, #4
   81342:	4413      	add	r3, r2
   81344:	f004 0403 	and.w	r4, r4, #3
   81348:	b12c      	cbz	r4, 81356 <memset+0x8a>
   8134a:	b2c9      	uxtb	r1, r1
   8134c:	441c      	add	r4, r3
   8134e:	f803 1b01 	strb.w	r1, [r3], #1
   81352:	42a3      	cmp	r3, r4
   81354:	d1fb      	bne.n	8134e <memset+0x82>
   81356:	bcf0      	pop	{r4, r5, r6, r7}
   81358:	4770      	bx	lr
   8135a:	4614      	mov	r4, r2
   8135c:	4603      	mov	r3, r0
   8135e:	e7c6      	b.n	812ee <memset+0x22>

00081360 <setbuf>:
   81360:	2900      	cmp	r1, #0
   81362:	bf0c      	ite	eq
   81364:	2202      	moveq	r2, #2
   81366:	2200      	movne	r2, #0
   81368:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8136c:	f000 b800 	b.w	81370 <setvbuf>

00081370 <setvbuf>:
   81370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81374:	4d3c      	ldr	r5, [pc, #240]	; (81468 <setvbuf+0xf8>)
   81376:	4604      	mov	r4, r0
   81378:	682d      	ldr	r5, [r5, #0]
   8137a:	4688      	mov	r8, r1
   8137c:	4616      	mov	r6, r2
   8137e:	461f      	mov	r7, r3
   81380:	b115      	cbz	r5, 81388 <setvbuf+0x18>
   81382:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81384:	2b00      	cmp	r3, #0
   81386:	d04f      	beq.n	81428 <setvbuf+0xb8>
   81388:	2e02      	cmp	r6, #2
   8138a:	d830      	bhi.n	813ee <setvbuf+0x7e>
   8138c:	2f00      	cmp	r7, #0
   8138e:	db2e      	blt.n	813ee <setvbuf+0x7e>
   81390:	4628      	mov	r0, r5
   81392:	4621      	mov	r1, r4
   81394:	f001 f826 	bl	823e4 <_fflush_r>
   81398:	89a3      	ldrh	r3, [r4, #12]
   8139a:	2200      	movs	r2, #0
   8139c:	6062      	str	r2, [r4, #4]
   8139e:	61a2      	str	r2, [r4, #24]
   813a0:	061a      	lsls	r2, r3, #24
   813a2:	d428      	bmi.n	813f6 <setvbuf+0x86>
   813a4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   813a8:	b29b      	uxth	r3, r3
   813aa:	2e02      	cmp	r6, #2
   813ac:	81a3      	strh	r3, [r4, #12]
   813ae:	d02d      	beq.n	8140c <setvbuf+0x9c>
   813b0:	f1b8 0f00 	cmp.w	r8, #0
   813b4:	d03c      	beq.n	81430 <setvbuf+0xc0>
   813b6:	2e01      	cmp	r6, #1
   813b8:	d013      	beq.n	813e2 <setvbuf+0x72>
   813ba:	b29b      	uxth	r3, r3
   813bc:	f003 0008 	and.w	r0, r3, #8
   813c0:	4a2a      	ldr	r2, [pc, #168]	; (8146c <setvbuf+0xfc>)
   813c2:	b280      	uxth	r0, r0
   813c4:	63ea      	str	r2, [r5, #60]	; 0x3c
   813c6:	f8c4 8000 	str.w	r8, [r4]
   813ca:	f8c4 8010 	str.w	r8, [r4, #16]
   813ce:	6167      	str	r7, [r4, #20]
   813d0:	b178      	cbz	r0, 813f2 <setvbuf+0x82>
   813d2:	f013 0f03 	tst.w	r3, #3
   813d6:	bf18      	it	ne
   813d8:	2700      	movne	r7, #0
   813da:	60a7      	str	r7, [r4, #8]
   813dc:	2000      	movs	r0, #0
   813de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813e2:	f043 0301 	orr.w	r3, r3, #1
   813e6:	427a      	negs	r2, r7
   813e8:	81a3      	strh	r3, [r4, #12]
   813ea:	61a2      	str	r2, [r4, #24]
   813ec:	e7e5      	b.n	813ba <setvbuf+0x4a>
   813ee:	f04f 30ff 	mov.w	r0, #4294967295
   813f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813f6:	4628      	mov	r0, r5
   813f8:	6921      	ldr	r1, [r4, #16]
   813fa:	f001 f953 	bl	826a4 <_free_r>
   813fe:	89a3      	ldrh	r3, [r4, #12]
   81400:	2e02      	cmp	r6, #2
   81402:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81406:	b29b      	uxth	r3, r3
   81408:	81a3      	strh	r3, [r4, #12]
   8140a:	d1d1      	bne.n	813b0 <setvbuf+0x40>
   8140c:	2000      	movs	r0, #0
   8140e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81412:	f043 0302 	orr.w	r3, r3, #2
   81416:	2500      	movs	r5, #0
   81418:	2101      	movs	r1, #1
   8141a:	81a3      	strh	r3, [r4, #12]
   8141c:	60a5      	str	r5, [r4, #8]
   8141e:	6022      	str	r2, [r4, #0]
   81420:	6122      	str	r2, [r4, #16]
   81422:	6161      	str	r1, [r4, #20]
   81424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81428:	4628      	mov	r0, r5
   8142a:	f000 fff7 	bl	8241c <__sinit>
   8142e:	e7ab      	b.n	81388 <setvbuf+0x18>
   81430:	2f00      	cmp	r7, #0
   81432:	bf08      	it	eq
   81434:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81438:	4638      	mov	r0, r7
   8143a:	f001 fc29 	bl	82c90 <malloc>
   8143e:	4680      	mov	r8, r0
   81440:	b128      	cbz	r0, 8144e <setvbuf+0xde>
   81442:	89a3      	ldrh	r3, [r4, #12]
   81444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81448:	b29b      	uxth	r3, r3
   8144a:	81a3      	strh	r3, [r4, #12]
   8144c:	e7b3      	b.n	813b6 <setvbuf+0x46>
   8144e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81452:	f001 fc1d 	bl	82c90 <malloc>
   81456:	4680      	mov	r8, r0
   81458:	b918      	cbnz	r0, 81462 <setvbuf+0xf2>
   8145a:	89a3      	ldrh	r3, [r4, #12]
   8145c:	f04f 30ff 	mov.w	r0, #4294967295
   81460:	e7d5      	b.n	8140e <setvbuf+0x9e>
   81462:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81466:	e7ec      	b.n	81442 <setvbuf+0xd2>
   81468:	20070568 	.word	0x20070568
   8146c:	00082411 	.word	0x00082411

00081470 <__sprint_r.part.0>:
   81470:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81472:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81476:	049c      	lsls	r4, r3, #18
   81478:	460e      	mov	r6, r1
   8147a:	4680      	mov	r8, r0
   8147c:	4691      	mov	r9, r2
   8147e:	d52a      	bpl.n	814d6 <__sprint_r.part.0+0x66>
   81480:	6893      	ldr	r3, [r2, #8]
   81482:	6812      	ldr	r2, [r2, #0]
   81484:	f102 0a08 	add.w	sl, r2, #8
   81488:	b31b      	cbz	r3, 814d2 <__sprint_r.part.0+0x62>
   8148a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8148e:	08bf      	lsrs	r7, r7, #2
   81490:	d017      	beq.n	814c2 <__sprint_r.part.0+0x52>
   81492:	3d04      	subs	r5, #4
   81494:	2400      	movs	r4, #0
   81496:	e001      	b.n	8149c <__sprint_r.part.0+0x2c>
   81498:	42a7      	cmp	r7, r4
   8149a:	d010      	beq.n	814be <__sprint_r.part.0+0x4e>
   8149c:	4640      	mov	r0, r8
   8149e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   814a2:	4632      	mov	r2, r6
   814a4:	f001 f850 	bl	82548 <_fputwc_r>
   814a8:	1c43      	adds	r3, r0, #1
   814aa:	f104 0401 	add.w	r4, r4, #1
   814ae:	d1f3      	bne.n	81498 <__sprint_r.part.0+0x28>
   814b0:	2300      	movs	r3, #0
   814b2:	f8c9 3008 	str.w	r3, [r9, #8]
   814b6:	f8c9 3004 	str.w	r3, [r9, #4]
   814ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   814be:	f8d9 3008 	ldr.w	r3, [r9, #8]
   814c2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   814c6:	f8c9 3008 	str.w	r3, [r9, #8]
   814ca:	f10a 0a08 	add.w	sl, sl, #8
   814ce:	2b00      	cmp	r3, #0
   814d0:	d1db      	bne.n	8148a <__sprint_r.part.0+0x1a>
   814d2:	2000      	movs	r0, #0
   814d4:	e7ec      	b.n	814b0 <__sprint_r.part.0+0x40>
   814d6:	f001 f9b1 	bl	8283c <__sfvwrite_r>
   814da:	2300      	movs	r3, #0
   814dc:	f8c9 3008 	str.w	r3, [r9, #8]
   814e0:	f8c9 3004 	str.w	r3, [r9, #4]
   814e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000814e8 <_vfiprintf_r>:
   814e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   814ec:	b0b1      	sub	sp, #196	; 0xc4
   814ee:	461c      	mov	r4, r3
   814f0:	9102      	str	r1, [sp, #8]
   814f2:	4690      	mov	r8, r2
   814f4:	9308      	str	r3, [sp, #32]
   814f6:	9006      	str	r0, [sp, #24]
   814f8:	b118      	cbz	r0, 81502 <_vfiprintf_r+0x1a>
   814fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   814fc:	2b00      	cmp	r3, #0
   814fe:	f000 80e8 	beq.w	816d2 <_vfiprintf_r+0x1ea>
   81502:	9d02      	ldr	r5, [sp, #8]
   81504:	89ab      	ldrh	r3, [r5, #12]
   81506:	b29a      	uxth	r2, r3
   81508:	0490      	lsls	r0, r2, #18
   8150a:	d407      	bmi.n	8151c <_vfiprintf_r+0x34>
   8150c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8150e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81512:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81516:	81ab      	strh	r3, [r5, #12]
   81518:	b29a      	uxth	r2, r3
   8151a:	6669      	str	r1, [r5, #100]	; 0x64
   8151c:	0711      	lsls	r1, r2, #28
   8151e:	f140 80b7 	bpl.w	81690 <_vfiprintf_r+0x1a8>
   81522:	f8dd b008 	ldr.w	fp, [sp, #8]
   81526:	f8db 3010 	ldr.w	r3, [fp, #16]
   8152a:	2b00      	cmp	r3, #0
   8152c:	f000 80b0 	beq.w	81690 <_vfiprintf_r+0x1a8>
   81530:	f002 021a 	and.w	r2, r2, #26
   81534:	2a0a      	cmp	r2, #10
   81536:	f000 80b7 	beq.w	816a8 <_vfiprintf_r+0x1c0>
   8153a:	2300      	movs	r3, #0
   8153c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81540:	930a      	str	r3, [sp, #40]	; 0x28
   81542:	9315      	str	r3, [sp, #84]	; 0x54
   81544:	9314      	str	r3, [sp, #80]	; 0x50
   81546:	9309      	str	r3, [sp, #36]	; 0x24
   81548:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8154c:	464e      	mov	r6, r9
   8154e:	f898 3000 	ldrb.w	r3, [r8]
   81552:	2b00      	cmp	r3, #0
   81554:	f000 84c8 	beq.w	81ee8 <_vfiprintf_r+0xa00>
   81558:	2b25      	cmp	r3, #37	; 0x25
   8155a:	f000 84c5 	beq.w	81ee8 <_vfiprintf_r+0xa00>
   8155e:	f108 0201 	add.w	r2, r8, #1
   81562:	e001      	b.n	81568 <_vfiprintf_r+0x80>
   81564:	2b25      	cmp	r3, #37	; 0x25
   81566:	d004      	beq.n	81572 <_vfiprintf_r+0x8a>
   81568:	7813      	ldrb	r3, [r2, #0]
   8156a:	4614      	mov	r4, r2
   8156c:	3201      	adds	r2, #1
   8156e:	2b00      	cmp	r3, #0
   81570:	d1f8      	bne.n	81564 <_vfiprintf_r+0x7c>
   81572:	ebc8 0504 	rsb	r5, r8, r4
   81576:	b195      	cbz	r5, 8159e <_vfiprintf_r+0xb6>
   81578:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8157a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8157c:	3301      	adds	r3, #1
   8157e:	442a      	add	r2, r5
   81580:	2b07      	cmp	r3, #7
   81582:	f8c6 8000 	str.w	r8, [r6]
   81586:	6075      	str	r5, [r6, #4]
   81588:	9215      	str	r2, [sp, #84]	; 0x54
   8158a:	9314      	str	r3, [sp, #80]	; 0x50
   8158c:	dd7b      	ble.n	81686 <_vfiprintf_r+0x19e>
   8158e:	2a00      	cmp	r2, #0
   81590:	f040 84d5 	bne.w	81f3e <_vfiprintf_r+0xa56>
   81594:	9809      	ldr	r0, [sp, #36]	; 0x24
   81596:	9214      	str	r2, [sp, #80]	; 0x50
   81598:	4428      	add	r0, r5
   8159a:	464e      	mov	r6, r9
   8159c:	9009      	str	r0, [sp, #36]	; 0x24
   8159e:	7823      	ldrb	r3, [r4, #0]
   815a0:	2b00      	cmp	r3, #0
   815a2:	f000 83ed 	beq.w	81d80 <_vfiprintf_r+0x898>
   815a6:	2100      	movs	r1, #0
   815a8:	f04f 0200 	mov.w	r2, #0
   815ac:	f04f 3cff 	mov.w	ip, #4294967295
   815b0:	7863      	ldrb	r3, [r4, #1]
   815b2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   815b6:	9104      	str	r1, [sp, #16]
   815b8:	468a      	mov	sl, r1
   815ba:	f104 0801 	add.w	r8, r4, #1
   815be:	4608      	mov	r0, r1
   815c0:	4665      	mov	r5, ip
   815c2:	f108 0801 	add.w	r8, r8, #1
   815c6:	f1a3 0220 	sub.w	r2, r3, #32
   815ca:	2a58      	cmp	r2, #88	; 0x58
   815cc:	f200 82d9 	bhi.w	81b82 <_vfiprintf_r+0x69a>
   815d0:	e8df f012 	tbh	[pc, r2, lsl #1]
   815d4:	02d702cb 	.word	0x02d702cb
   815d8:	02d202d7 	.word	0x02d202d7
   815dc:	02d702d7 	.word	0x02d702d7
   815e0:	02d702d7 	.word	0x02d702d7
   815e4:	02d702d7 	.word	0x02d702d7
   815e8:	028f0282 	.word	0x028f0282
   815ec:	008402d7 	.word	0x008402d7
   815f0:	02d70293 	.word	0x02d70293
   815f4:	0196012b 	.word	0x0196012b
   815f8:	01960196 	.word	0x01960196
   815fc:	01960196 	.word	0x01960196
   81600:	01960196 	.word	0x01960196
   81604:	01960196 	.word	0x01960196
   81608:	02d702d7 	.word	0x02d702d7
   8160c:	02d702d7 	.word	0x02d702d7
   81610:	02d702d7 	.word	0x02d702d7
   81614:	02d702d7 	.word	0x02d702d7
   81618:	02d702d7 	.word	0x02d702d7
   8161c:	02d70130 	.word	0x02d70130
   81620:	02d702d7 	.word	0x02d702d7
   81624:	02d702d7 	.word	0x02d702d7
   81628:	02d702d7 	.word	0x02d702d7
   8162c:	02d702d7 	.word	0x02d702d7
   81630:	017b02d7 	.word	0x017b02d7
   81634:	02d702d7 	.word	0x02d702d7
   81638:	02d702d7 	.word	0x02d702d7
   8163c:	01a402d7 	.word	0x01a402d7
   81640:	02d702d7 	.word	0x02d702d7
   81644:	02d701bf 	.word	0x02d701bf
   81648:	02d702d7 	.word	0x02d702d7
   8164c:	02d702d7 	.word	0x02d702d7
   81650:	02d702d7 	.word	0x02d702d7
   81654:	02d702d7 	.word	0x02d702d7
   81658:	01e402d7 	.word	0x01e402d7
   8165c:	02d701fa 	.word	0x02d701fa
   81660:	02d702d7 	.word	0x02d702d7
   81664:	01fa0216 	.word	0x01fa0216
   81668:	02d702d7 	.word	0x02d702d7
   8166c:	02d7021b 	.word	0x02d7021b
   81670:	00890228 	.word	0x00890228
   81674:	027d0266 	.word	0x027d0266
   81678:	023a02d7 	.word	0x023a02d7
   8167c:	011902d7 	.word	0x011902d7
   81680:	02d702d7 	.word	0x02d702d7
   81684:	02af      	.short	0x02af
   81686:	3608      	adds	r6, #8
   81688:	9809      	ldr	r0, [sp, #36]	; 0x24
   8168a:	4428      	add	r0, r5
   8168c:	9009      	str	r0, [sp, #36]	; 0x24
   8168e:	e786      	b.n	8159e <_vfiprintf_r+0xb6>
   81690:	9806      	ldr	r0, [sp, #24]
   81692:	9902      	ldr	r1, [sp, #8]
   81694:	f000 fd90 	bl	821b8 <__swsetup_r>
   81698:	b9b0      	cbnz	r0, 816c8 <_vfiprintf_r+0x1e0>
   8169a:	9d02      	ldr	r5, [sp, #8]
   8169c:	89aa      	ldrh	r2, [r5, #12]
   8169e:	f002 021a 	and.w	r2, r2, #26
   816a2:	2a0a      	cmp	r2, #10
   816a4:	f47f af49 	bne.w	8153a <_vfiprintf_r+0x52>
   816a8:	f8dd b008 	ldr.w	fp, [sp, #8]
   816ac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   816b0:	2b00      	cmp	r3, #0
   816b2:	f6ff af42 	blt.w	8153a <_vfiprintf_r+0x52>
   816b6:	9806      	ldr	r0, [sp, #24]
   816b8:	4659      	mov	r1, fp
   816ba:	4642      	mov	r2, r8
   816bc:	4623      	mov	r3, r4
   816be:	f000 fd3d 	bl	8213c <__sbprintf>
   816c2:	b031      	add	sp, #196	; 0xc4
   816c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   816c8:	f04f 30ff 	mov.w	r0, #4294967295
   816cc:	b031      	add	sp, #196	; 0xc4
   816ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   816d2:	f000 fea3 	bl	8241c <__sinit>
   816d6:	e714      	b.n	81502 <_vfiprintf_r+0x1a>
   816d8:	4240      	negs	r0, r0
   816da:	9308      	str	r3, [sp, #32]
   816dc:	f04a 0a04 	orr.w	sl, sl, #4
   816e0:	f898 3000 	ldrb.w	r3, [r8]
   816e4:	e76d      	b.n	815c2 <_vfiprintf_r+0xda>
   816e6:	f01a 0320 	ands.w	r3, sl, #32
   816ea:	9004      	str	r0, [sp, #16]
   816ec:	46ac      	mov	ip, r5
   816ee:	f000 80f4 	beq.w	818da <_vfiprintf_r+0x3f2>
   816f2:	f8dd b020 	ldr.w	fp, [sp, #32]
   816f6:	f10b 0307 	add.w	r3, fp, #7
   816fa:	f023 0307 	bic.w	r3, r3, #7
   816fe:	f103 0408 	add.w	r4, r3, #8
   81702:	9408      	str	r4, [sp, #32]
   81704:	e9d3 4500 	ldrd	r4, r5, [r3]
   81708:	2300      	movs	r3, #0
   8170a:	f04f 0000 	mov.w	r0, #0
   8170e:	2100      	movs	r1, #0
   81710:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81714:	f8cd c014 	str.w	ip, [sp, #20]
   81718:	9107      	str	r1, [sp, #28]
   8171a:	f1bc 0f00 	cmp.w	ip, #0
   8171e:	bfa8      	it	ge
   81720:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81724:	ea54 0205 	orrs.w	r2, r4, r5
   81728:	f040 80ad 	bne.w	81886 <_vfiprintf_r+0x39e>
   8172c:	f1bc 0f00 	cmp.w	ip, #0
   81730:	f040 80a9 	bne.w	81886 <_vfiprintf_r+0x39e>
   81734:	2b00      	cmp	r3, #0
   81736:	f040 83c0 	bne.w	81eba <_vfiprintf_r+0x9d2>
   8173a:	f01a 0f01 	tst.w	sl, #1
   8173e:	f000 83bc 	beq.w	81eba <_vfiprintf_r+0x9d2>
   81742:	2330      	movs	r3, #48	; 0x30
   81744:	af30      	add	r7, sp, #192	; 0xc0
   81746:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8174a:	ebc7 0409 	rsb	r4, r7, r9
   8174e:	9405      	str	r4, [sp, #20]
   81750:	f8dd b014 	ldr.w	fp, [sp, #20]
   81754:	9c07      	ldr	r4, [sp, #28]
   81756:	45e3      	cmp	fp, ip
   81758:	bfb8      	it	lt
   8175a:	46e3      	movlt	fp, ip
   8175c:	f8cd b00c 	str.w	fp, [sp, #12]
   81760:	b11c      	cbz	r4, 8176a <_vfiprintf_r+0x282>
   81762:	f10b 0b01 	add.w	fp, fp, #1
   81766:	f8cd b00c 	str.w	fp, [sp, #12]
   8176a:	f01a 0502 	ands.w	r5, sl, #2
   8176e:	9507      	str	r5, [sp, #28]
   81770:	d005      	beq.n	8177e <_vfiprintf_r+0x296>
   81772:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81776:	f10b 0b02 	add.w	fp, fp, #2
   8177a:	f8cd b00c 	str.w	fp, [sp, #12]
   8177e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81782:	930b      	str	r3, [sp, #44]	; 0x2c
   81784:	f040 821b 	bne.w	81bbe <_vfiprintf_r+0x6d6>
   81788:	9d04      	ldr	r5, [sp, #16]
   8178a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8178e:	ebcb 0405 	rsb	r4, fp, r5
   81792:	2c00      	cmp	r4, #0
   81794:	f340 8213 	ble.w	81bbe <_vfiprintf_r+0x6d6>
   81798:	2c10      	cmp	r4, #16
   8179a:	f340 8489 	ble.w	820b0 <_vfiprintf_r+0xbc8>
   8179e:	4dbe      	ldr	r5, [pc, #760]	; (81a98 <_vfiprintf_r+0x5b0>)
   817a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   817a2:	462b      	mov	r3, r5
   817a4:	9814      	ldr	r0, [sp, #80]	; 0x50
   817a6:	4625      	mov	r5, r4
   817a8:	f04f 0b10 	mov.w	fp, #16
   817ac:	4664      	mov	r4, ip
   817ae:	46b4      	mov	ip, r6
   817b0:	461e      	mov	r6, r3
   817b2:	e006      	b.n	817c2 <_vfiprintf_r+0x2da>
   817b4:	1c83      	adds	r3, r0, #2
   817b6:	f10c 0c08 	add.w	ip, ip, #8
   817ba:	4608      	mov	r0, r1
   817bc:	3d10      	subs	r5, #16
   817be:	2d10      	cmp	r5, #16
   817c0:	dd11      	ble.n	817e6 <_vfiprintf_r+0x2fe>
   817c2:	1c41      	adds	r1, r0, #1
   817c4:	3210      	adds	r2, #16
   817c6:	2907      	cmp	r1, #7
   817c8:	9215      	str	r2, [sp, #84]	; 0x54
   817ca:	e88c 0840 	stmia.w	ip, {r6, fp}
   817ce:	9114      	str	r1, [sp, #80]	; 0x50
   817d0:	ddf0      	ble.n	817b4 <_vfiprintf_r+0x2cc>
   817d2:	2a00      	cmp	r2, #0
   817d4:	f040 81e6 	bne.w	81ba4 <_vfiprintf_r+0x6bc>
   817d8:	3d10      	subs	r5, #16
   817da:	2d10      	cmp	r5, #16
   817dc:	f04f 0301 	mov.w	r3, #1
   817e0:	4610      	mov	r0, r2
   817e2:	46cc      	mov	ip, r9
   817e4:	dced      	bgt.n	817c2 <_vfiprintf_r+0x2da>
   817e6:	4631      	mov	r1, r6
   817e8:	4666      	mov	r6, ip
   817ea:	46a4      	mov	ip, r4
   817ec:	462c      	mov	r4, r5
   817ee:	460d      	mov	r5, r1
   817f0:	4422      	add	r2, r4
   817f2:	2b07      	cmp	r3, #7
   817f4:	9215      	str	r2, [sp, #84]	; 0x54
   817f6:	6035      	str	r5, [r6, #0]
   817f8:	6074      	str	r4, [r6, #4]
   817fa:	9314      	str	r3, [sp, #80]	; 0x50
   817fc:	f300 836d 	bgt.w	81eda <_vfiprintf_r+0x9f2>
   81800:	3608      	adds	r6, #8
   81802:	1c59      	adds	r1, r3, #1
   81804:	e1de      	b.n	81bc4 <_vfiprintf_r+0x6dc>
   81806:	f01a 0f20 	tst.w	sl, #32
   8180a:	9004      	str	r0, [sp, #16]
   8180c:	46ac      	mov	ip, r5
   8180e:	f000 808d 	beq.w	8192c <_vfiprintf_r+0x444>
   81812:	9d08      	ldr	r5, [sp, #32]
   81814:	1deb      	adds	r3, r5, #7
   81816:	f023 0307 	bic.w	r3, r3, #7
   8181a:	f103 0b08 	add.w	fp, r3, #8
   8181e:	e9d3 4500 	ldrd	r4, r5, [r3]
   81822:	f8cd b020 	str.w	fp, [sp, #32]
   81826:	2301      	movs	r3, #1
   81828:	e76f      	b.n	8170a <_vfiprintf_r+0x222>
   8182a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8182e:	f898 3000 	ldrb.w	r3, [r8]
   81832:	e6c6      	b.n	815c2 <_vfiprintf_r+0xda>
   81834:	f04a 0a10 	orr.w	sl, sl, #16
   81838:	f01a 0f20 	tst.w	sl, #32
   8183c:	9004      	str	r0, [sp, #16]
   8183e:	46ac      	mov	ip, r5
   81840:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81844:	f000 80c8 	beq.w	819d8 <_vfiprintf_r+0x4f0>
   81848:	9c08      	ldr	r4, [sp, #32]
   8184a:	1de1      	adds	r1, r4, #7
   8184c:	f021 0107 	bic.w	r1, r1, #7
   81850:	e9d1 2300 	ldrd	r2, r3, [r1]
   81854:	3108      	adds	r1, #8
   81856:	9108      	str	r1, [sp, #32]
   81858:	4614      	mov	r4, r2
   8185a:	461d      	mov	r5, r3
   8185c:	2a00      	cmp	r2, #0
   8185e:	f173 0b00 	sbcs.w	fp, r3, #0
   81862:	f2c0 83ce 	blt.w	82002 <_vfiprintf_r+0xb1a>
   81866:	f1bc 0f00 	cmp.w	ip, #0
   8186a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8186e:	bfa8      	it	ge
   81870:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81874:	ea54 0205 	orrs.w	r2, r4, r5
   81878:	9007      	str	r0, [sp, #28]
   8187a:	f8cd c014 	str.w	ip, [sp, #20]
   8187e:	f04f 0301 	mov.w	r3, #1
   81882:	f43f af53 	beq.w	8172c <_vfiprintf_r+0x244>
   81886:	2b01      	cmp	r3, #1
   81888:	f000 8319 	beq.w	81ebe <_vfiprintf_r+0x9d6>
   8188c:	2b02      	cmp	r3, #2
   8188e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81892:	f040 824c 	bne.w	81d2e <_vfiprintf_r+0x846>
   81896:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8189a:	4619      	mov	r1, r3
   8189c:	f004 000f 	and.w	r0, r4, #15
   818a0:	0922      	lsrs	r2, r4, #4
   818a2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   818a6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   818aa:	092b      	lsrs	r3, r5, #4
   818ac:	7008      	strb	r0, [r1, #0]
   818ae:	ea52 0003 	orrs.w	r0, r2, r3
   818b2:	460f      	mov	r7, r1
   818b4:	4614      	mov	r4, r2
   818b6:	461d      	mov	r5, r3
   818b8:	f101 31ff 	add.w	r1, r1, #4294967295
   818bc:	d1ee      	bne.n	8189c <_vfiprintf_r+0x3b4>
   818be:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   818c2:	ebc7 0309 	rsb	r3, r7, r9
   818c6:	9305      	str	r3, [sp, #20]
   818c8:	e742      	b.n	81750 <_vfiprintf_r+0x268>
   818ca:	f04a 0a10 	orr.w	sl, sl, #16
   818ce:	f01a 0320 	ands.w	r3, sl, #32
   818d2:	9004      	str	r0, [sp, #16]
   818d4:	46ac      	mov	ip, r5
   818d6:	f47f af0c 	bne.w	816f2 <_vfiprintf_r+0x20a>
   818da:	f01a 0210 	ands.w	r2, sl, #16
   818de:	f040 8311 	bne.w	81f04 <_vfiprintf_r+0xa1c>
   818e2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   818e6:	f000 830d 	beq.w	81f04 <_vfiprintf_r+0xa1c>
   818ea:	f8dd b020 	ldr.w	fp, [sp, #32]
   818ee:	4613      	mov	r3, r2
   818f0:	f8bb 4000 	ldrh.w	r4, [fp]
   818f4:	f10b 0b04 	add.w	fp, fp, #4
   818f8:	2500      	movs	r5, #0
   818fa:	f8cd b020 	str.w	fp, [sp, #32]
   818fe:	e704      	b.n	8170a <_vfiprintf_r+0x222>
   81900:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81904:	2000      	movs	r0, #0
   81906:	f818 3b01 	ldrb.w	r3, [r8], #1
   8190a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8190e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81912:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81916:	2a09      	cmp	r2, #9
   81918:	d9f5      	bls.n	81906 <_vfiprintf_r+0x41e>
   8191a:	e654      	b.n	815c6 <_vfiprintf_r+0xde>
   8191c:	f04a 0a10 	orr.w	sl, sl, #16
   81920:	f01a 0f20 	tst.w	sl, #32
   81924:	9004      	str	r0, [sp, #16]
   81926:	46ac      	mov	ip, r5
   81928:	f47f af73 	bne.w	81812 <_vfiprintf_r+0x32a>
   8192c:	f01a 0f10 	tst.w	sl, #16
   81930:	f040 82ef 	bne.w	81f12 <_vfiprintf_r+0xa2a>
   81934:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81938:	f000 82eb 	beq.w	81f12 <_vfiprintf_r+0xa2a>
   8193c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81940:	2500      	movs	r5, #0
   81942:	f8bb 4000 	ldrh.w	r4, [fp]
   81946:	f10b 0b04 	add.w	fp, fp, #4
   8194a:	2301      	movs	r3, #1
   8194c:	f8cd b020 	str.w	fp, [sp, #32]
   81950:	e6db      	b.n	8170a <_vfiprintf_r+0x222>
   81952:	46ac      	mov	ip, r5
   81954:	4d51      	ldr	r5, [pc, #324]	; (81a9c <_vfiprintf_r+0x5b4>)
   81956:	f01a 0f20 	tst.w	sl, #32
   8195a:	9004      	str	r0, [sp, #16]
   8195c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81960:	950a      	str	r5, [sp, #40]	; 0x28
   81962:	f000 80f0 	beq.w	81b46 <_vfiprintf_r+0x65e>
   81966:	9d08      	ldr	r5, [sp, #32]
   81968:	1dea      	adds	r2, r5, #7
   8196a:	f022 0207 	bic.w	r2, r2, #7
   8196e:	f102 0b08 	add.w	fp, r2, #8
   81972:	f8cd b020 	str.w	fp, [sp, #32]
   81976:	e9d2 4500 	ldrd	r4, r5, [r2]
   8197a:	f01a 0f01 	tst.w	sl, #1
   8197e:	f000 82aa 	beq.w	81ed6 <_vfiprintf_r+0x9ee>
   81982:	ea54 0b05 	orrs.w	fp, r4, r5
   81986:	f000 82a6 	beq.w	81ed6 <_vfiprintf_r+0x9ee>
   8198a:	2230      	movs	r2, #48	; 0x30
   8198c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81990:	f04a 0a02 	orr.w	sl, sl, #2
   81994:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81998:	2302      	movs	r3, #2
   8199a:	e6b6      	b.n	8170a <_vfiprintf_r+0x222>
   8199c:	9b08      	ldr	r3, [sp, #32]
   8199e:	f8dd b020 	ldr.w	fp, [sp, #32]
   819a2:	681b      	ldr	r3, [r3, #0]
   819a4:	2401      	movs	r4, #1
   819a6:	f04f 0500 	mov.w	r5, #0
   819aa:	f10b 0b04 	add.w	fp, fp, #4
   819ae:	9004      	str	r0, [sp, #16]
   819b0:	9403      	str	r4, [sp, #12]
   819b2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   819b6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   819ba:	f8cd b020 	str.w	fp, [sp, #32]
   819be:	9405      	str	r4, [sp, #20]
   819c0:	af16      	add	r7, sp, #88	; 0x58
   819c2:	f04f 0c00 	mov.w	ip, #0
   819c6:	e6d0      	b.n	8176a <_vfiprintf_r+0x282>
   819c8:	f01a 0f20 	tst.w	sl, #32
   819cc:	9004      	str	r0, [sp, #16]
   819ce:	46ac      	mov	ip, r5
   819d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   819d4:	f47f af38 	bne.w	81848 <_vfiprintf_r+0x360>
   819d8:	f01a 0f10 	tst.w	sl, #16
   819dc:	f040 82a7 	bne.w	81f2e <_vfiprintf_r+0xa46>
   819e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   819e4:	f000 82a3 	beq.w	81f2e <_vfiprintf_r+0xa46>
   819e8:	f8dd b020 	ldr.w	fp, [sp, #32]
   819ec:	f9bb 4000 	ldrsh.w	r4, [fp]
   819f0:	f10b 0b04 	add.w	fp, fp, #4
   819f4:	17e5      	asrs	r5, r4, #31
   819f6:	4622      	mov	r2, r4
   819f8:	462b      	mov	r3, r5
   819fa:	f8cd b020 	str.w	fp, [sp, #32]
   819fe:	e72d      	b.n	8185c <_vfiprintf_r+0x374>
   81a00:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81a04:	f898 3000 	ldrb.w	r3, [r8]
   81a08:	e5db      	b.n	815c2 <_vfiprintf_r+0xda>
   81a0a:	f898 3000 	ldrb.w	r3, [r8]
   81a0e:	4642      	mov	r2, r8
   81a10:	2b6c      	cmp	r3, #108	; 0x6c
   81a12:	bf03      	ittte	eq
   81a14:	f108 0801 	addeq.w	r8, r8, #1
   81a18:	f04a 0a20 	orreq.w	sl, sl, #32
   81a1c:	7853      	ldrbeq	r3, [r2, #1]
   81a1e:	f04a 0a10 	orrne.w	sl, sl, #16
   81a22:	e5ce      	b.n	815c2 <_vfiprintf_r+0xda>
   81a24:	f01a 0f20 	tst.w	sl, #32
   81a28:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81a2c:	f000 82f7 	beq.w	8201e <_vfiprintf_r+0xb36>
   81a30:	9c08      	ldr	r4, [sp, #32]
   81a32:	6821      	ldr	r1, [r4, #0]
   81a34:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a36:	17e5      	asrs	r5, r4, #31
   81a38:	462b      	mov	r3, r5
   81a3a:	9d08      	ldr	r5, [sp, #32]
   81a3c:	4622      	mov	r2, r4
   81a3e:	3504      	adds	r5, #4
   81a40:	9508      	str	r5, [sp, #32]
   81a42:	e9c1 2300 	strd	r2, r3, [r1]
   81a46:	e582      	b.n	8154e <_vfiprintf_r+0x66>
   81a48:	9c08      	ldr	r4, [sp, #32]
   81a4a:	46ac      	mov	ip, r5
   81a4c:	6827      	ldr	r7, [r4, #0]
   81a4e:	f04f 0500 	mov.w	r5, #0
   81a52:	9004      	str	r0, [sp, #16]
   81a54:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81a58:	3404      	adds	r4, #4
   81a5a:	2f00      	cmp	r7, #0
   81a5c:	f000 8332 	beq.w	820c4 <_vfiprintf_r+0xbdc>
   81a60:	f1bc 0f00 	cmp.w	ip, #0
   81a64:	4638      	mov	r0, r7
   81a66:	f2c0 8307 	blt.w	82078 <_vfiprintf_r+0xb90>
   81a6a:	4662      	mov	r2, ip
   81a6c:	2100      	movs	r1, #0
   81a6e:	f8cd c004 	str.w	ip, [sp, #4]
   81a72:	f001 fbb1 	bl	831d8 <memchr>
   81a76:	f8dd c004 	ldr.w	ip, [sp, #4]
   81a7a:	2800      	cmp	r0, #0
   81a7c:	f000 833a 	beq.w	820f4 <_vfiprintf_r+0xc0c>
   81a80:	1bc0      	subs	r0, r0, r7
   81a82:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81a86:	4560      	cmp	r0, ip
   81a88:	bfa8      	it	ge
   81a8a:	4660      	movge	r0, ip
   81a8c:	9005      	str	r0, [sp, #20]
   81a8e:	9408      	str	r4, [sp, #32]
   81a90:	9507      	str	r5, [sp, #28]
   81a92:	f04f 0c00 	mov.w	ip, #0
   81a96:	e65b      	b.n	81750 <_vfiprintf_r+0x268>
   81a98:	00084290 	.word	0x00084290
   81a9c:	00084250 	.word	0x00084250
   81aa0:	9b08      	ldr	r3, [sp, #32]
   81aa2:	f8dd b020 	ldr.w	fp, [sp, #32]
   81aa6:	9004      	str	r0, [sp, #16]
   81aa8:	48b2      	ldr	r0, [pc, #712]	; (81d74 <_vfiprintf_r+0x88c>)
   81aaa:	681c      	ldr	r4, [r3, #0]
   81aac:	2230      	movs	r2, #48	; 0x30
   81aae:	2378      	movs	r3, #120	; 0x78
   81ab0:	f10b 0b04 	add.w	fp, fp, #4
   81ab4:	46ac      	mov	ip, r5
   81ab6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81aba:	f04a 0a02 	orr.w	sl, sl, #2
   81abe:	f8cd b020 	str.w	fp, [sp, #32]
   81ac2:	2500      	movs	r5, #0
   81ac4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81ac8:	900a      	str	r0, [sp, #40]	; 0x28
   81aca:	2302      	movs	r3, #2
   81acc:	e61d      	b.n	8170a <_vfiprintf_r+0x222>
   81ace:	f04a 0a20 	orr.w	sl, sl, #32
   81ad2:	f898 3000 	ldrb.w	r3, [r8]
   81ad6:	e574      	b.n	815c2 <_vfiprintf_r+0xda>
   81ad8:	f8dd b020 	ldr.w	fp, [sp, #32]
   81adc:	f8db 0000 	ldr.w	r0, [fp]
   81ae0:	f10b 0304 	add.w	r3, fp, #4
   81ae4:	2800      	cmp	r0, #0
   81ae6:	f6ff adf7 	blt.w	816d8 <_vfiprintf_r+0x1f0>
   81aea:	9308      	str	r3, [sp, #32]
   81aec:	f898 3000 	ldrb.w	r3, [r8]
   81af0:	e567      	b.n	815c2 <_vfiprintf_r+0xda>
   81af2:	f898 3000 	ldrb.w	r3, [r8]
   81af6:	212b      	movs	r1, #43	; 0x2b
   81af8:	e563      	b.n	815c2 <_vfiprintf_r+0xda>
   81afa:	f898 3000 	ldrb.w	r3, [r8]
   81afe:	f108 0401 	add.w	r4, r8, #1
   81b02:	2b2a      	cmp	r3, #42	; 0x2a
   81b04:	f000 8305 	beq.w	82112 <_vfiprintf_r+0xc2a>
   81b08:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81b0c:	2a09      	cmp	r2, #9
   81b0e:	bf98      	it	ls
   81b10:	2500      	movls	r5, #0
   81b12:	f200 82fa 	bhi.w	8210a <_vfiprintf_r+0xc22>
   81b16:	f814 3b01 	ldrb.w	r3, [r4], #1
   81b1a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81b1e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81b22:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81b26:	2a09      	cmp	r2, #9
   81b28:	d9f5      	bls.n	81b16 <_vfiprintf_r+0x62e>
   81b2a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   81b2e:	46a0      	mov	r8, r4
   81b30:	e549      	b.n	815c6 <_vfiprintf_r+0xde>
   81b32:	4c90      	ldr	r4, [pc, #576]	; (81d74 <_vfiprintf_r+0x88c>)
   81b34:	f01a 0f20 	tst.w	sl, #32
   81b38:	9004      	str	r0, [sp, #16]
   81b3a:	46ac      	mov	ip, r5
   81b3c:	940a      	str	r4, [sp, #40]	; 0x28
   81b3e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81b42:	f47f af10 	bne.w	81966 <_vfiprintf_r+0x47e>
   81b46:	f01a 0f10 	tst.w	sl, #16
   81b4a:	f040 81ea 	bne.w	81f22 <_vfiprintf_r+0xa3a>
   81b4e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81b52:	f000 81e6 	beq.w	81f22 <_vfiprintf_r+0xa3a>
   81b56:	f8dd b020 	ldr.w	fp, [sp, #32]
   81b5a:	2500      	movs	r5, #0
   81b5c:	f8bb 4000 	ldrh.w	r4, [fp]
   81b60:	f10b 0b04 	add.w	fp, fp, #4
   81b64:	f8cd b020 	str.w	fp, [sp, #32]
   81b68:	e707      	b.n	8197a <_vfiprintf_r+0x492>
   81b6a:	f898 3000 	ldrb.w	r3, [r8]
   81b6e:	2900      	cmp	r1, #0
   81b70:	f47f ad27 	bne.w	815c2 <_vfiprintf_r+0xda>
   81b74:	2120      	movs	r1, #32
   81b76:	e524      	b.n	815c2 <_vfiprintf_r+0xda>
   81b78:	f04a 0a01 	orr.w	sl, sl, #1
   81b7c:	f898 3000 	ldrb.w	r3, [r8]
   81b80:	e51f      	b.n	815c2 <_vfiprintf_r+0xda>
   81b82:	9004      	str	r0, [sp, #16]
   81b84:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81b88:	2b00      	cmp	r3, #0
   81b8a:	f000 80f9 	beq.w	81d80 <_vfiprintf_r+0x898>
   81b8e:	2501      	movs	r5, #1
   81b90:	f04f 0b00 	mov.w	fp, #0
   81b94:	9503      	str	r5, [sp, #12]
   81b96:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81b9a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81b9e:	9505      	str	r5, [sp, #20]
   81ba0:	af16      	add	r7, sp, #88	; 0x58
   81ba2:	e70e      	b.n	819c2 <_vfiprintf_r+0x4da>
   81ba4:	9806      	ldr	r0, [sp, #24]
   81ba6:	9902      	ldr	r1, [sp, #8]
   81ba8:	aa13      	add	r2, sp, #76	; 0x4c
   81baa:	f7ff fc61 	bl	81470 <__sprint_r.part.0>
   81bae:	2800      	cmp	r0, #0
   81bb0:	f040 80ed 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81bb4:	9814      	ldr	r0, [sp, #80]	; 0x50
   81bb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81bb8:	1c43      	adds	r3, r0, #1
   81bba:	46cc      	mov	ip, r9
   81bbc:	e5fe      	b.n	817bc <_vfiprintf_r+0x2d4>
   81bbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81bc0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81bc2:	1c59      	adds	r1, r3, #1
   81bc4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81bc8:	b168      	cbz	r0, 81be6 <_vfiprintf_r+0x6fe>
   81bca:	3201      	adds	r2, #1
   81bcc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   81bd0:	2301      	movs	r3, #1
   81bd2:	2907      	cmp	r1, #7
   81bd4:	9215      	str	r2, [sp, #84]	; 0x54
   81bd6:	9114      	str	r1, [sp, #80]	; 0x50
   81bd8:	e886 0009 	stmia.w	r6, {r0, r3}
   81bdc:	f300 8160 	bgt.w	81ea0 <_vfiprintf_r+0x9b8>
   81be0:	460b      	mov	r3, r1
   81be2:	3608      	adds	r6, #8
   81be4:	3101      	adds	r1, #1
   81be6:	9c07      	ldr	r4, [sp, #28]
   81be8:	b164      	cbz	r4, 81c04 <_vfiprintf_r+0x71c>
   81bea:	3202      	adds	r2, #2
   81bec:	a812      	add	r0, sp, #72	; 0x48
   81bee:	2302      	movs	r3, #2
   81bf0:	2907      	cmp	r1, #7
   81bf2:	9215      	str	r2, [sp, #84]	; 0x54
   81bf4:	9114      	str	r1, [sp, #80]	; 0x50
   81bf6:	e886 0009 	stmia.w	r6, {r0, r3}
   81bfa:	f300 8157 	bgt.w	81eac <_vfiprintf_r+0x9c4>
   81bfe:	460b      	mov	r3, r1
   81c00:	3608      	adds	r6, #8
   81c02:	3101      	adds	r1, #1
   81c04:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81c06:	2d80      	cmp	r5, #128	; 0x80
   81c08:	f000 8101 	beq.w	81e0e <_vfiprintf_r+0x926>
   81c0c:	9d05      	ldr	r5, [sp, #20]
   81c0e:	ebc5 040c 	rsb	r4, r5, ip
   81c12:	2c00      	cmp	r4, #0
   81c14:	dd2f      	ble.n	81c76 <_vfiprintf_r+0x78e>
   81c16:	2c10      	cmp	r4, #16
   81c18:	4d57      	ldr	r5, [pc, #348]	; (81d78 <_vfiprintf_r+0x890>)
   81c1a:	dd22      	ble.n	81c62 <_vfiprintf_r+0x77a>
   81c1c:	4630      	mov	r0, r6
   81c1e:	f04f 0b10 	mov.w	fp, #16
   81c22:	462e      	mov	r6, r5
   81c24:	4625      	mov	r5, r4
   81c26:	9c06      	ldr	r4, [sp, #24]
   81c28:	e006      	b.n	81c38 <_vfiprintf_r+0x750>
   81c2a:	f103 0c02 	add.w	ip, r3, #2
   81c2e:	3008      	adds	r0, #8
   81c30:	460b      	mov	r3, r1
   81c32:	3d10      	subs	r5, #16
   81c34:	2d10      	cmp	r5, #16
   81c36:	dd10      	ble.n	81c5a <_vfiprintf_r+0x772>
   81c38:	1c59      	adds	r1, r3, #1
   81c3a:	3210      	adds	r2, #16
   81c3c:	2907      	cmp	r1, #7
   81c3e:	9215      	str	r2, [sp, #84]	; 0x54
   81c40:	e880 0840 	stmia.w	r0, {r6, fp}
   81c44:	9114      	str	r1, [sp, #80]	; 0x50
   81c46:	ddf0      	ble.n	81c2a <_vfiprintf_r+0x742>
   81c48:	2a00      	cmp	r2, #0
   81c4a:	d163      	bne.n	81d14 <_vfiprintf_r+0x82c>
   81c4c:	3d10      	subs	r5, #16
   81c4e:	2d10      	cmp	r5, #16
   81c50:	f04f 0c01 	mov.w	ip, #1
   81c54:	4613      	mov	r3, r2
   81c56:	4648      	mov	r0, r9
   81c58:	dcee      	bgt.n	81c38 <_vfiprintf_r+0x750>
   81c5a:	462c      	mov	r4, r5
   81c5c:	4661      	mov	r1, ip
   81c5e:	4635      	mov	r5, r6
   81c60:	4606      	mov	r6, r0
   81c62:	4422      	add	r2, r4
   81c64:	2907      	cmp	r1, #7
   81c66:	9215      	str	r2, [sp, #84]	; 0x54
   81c68:	6035      	str	r5, [r6, #0]
   81c6a:	6074      	str	r4, [r6, #4]
   81c6c:	9114      	str	r1, [sp, #80]	; 0x50
   81c6e:	f300 80c1 	bgt.w	81df4 <_vfiprintf_r+0x90c>
   81c72:	3608      	adds	r6, #8
   81c74:	3101      	adds	r1, #1
   81c76:	9d05      	ldr	r5, [sp, #20]
   81c78:	2907      	cmp	r1, #7
   81c7a:	442a      	add	r2, r5
   81c7c:	9215      	str	r2, [sp, #84]	; 0x54
   81c7e:	6037      	str	r7, [r6, #0]
   81c80:	6075      	str	r5, [r6, #4]
   81c82:	9114      	str	r1, [sp, #80]	; 0x50
   81c84:	f340 80c1 	ble.w	81e0a <_vfiprintf_r+0x922>
   81c88:	2a00      	cmp	r2, #0
   81c8a:	f040 8130 	bne.w	81eee <_vfiprintf_r+0xa06>
   81c8e:	9214      	str	r2, [sp, #80]	; 0x50
   81c90:	464e      	mov	r6, r9
   81c92:	f01a 0f04 	tst.w	sl, #4
   81c96:	f000 808b 	beq.w	81db0 <_vfiprintf_r+0x8c8>
   81c9a:	9d04      	ldr	r5, [sp, #16]
   81c9c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81ca0:	ebcb 0405 	rsb	r4, fp, r5
   81ca4:	2c00      	cmp	r4, #0
   81ca6:	f340 8083 	ble.w	81db0 <_vfiprintf_r+0x8c8>
   81caa:	2c10      	cmp	r4, #16
   81cac:	f340 821e 	ble.w	820ec <_vfiprintf_r+0xc04>
   81cb0:	9914      	ldr	r1, [sp, #80]	; 0x50
   81cb2:	4d32      	ldr	r5, [pc, #200]	; (81d7c <_vfiprintf_r+0x894>)
   81cb4:	2710      	movs	r7, #16
   81cb6:	f8dd a018 	ldr.w	sl, [sp, #24]
   81cba:	f8dd b008 	ldr.w	fp, [sp, #8]
   81cbe:	e005      	b.n	81ccc <_vfiprintf_r+0x7e4>
   81cc0:	1c88      	adds	r0, r1, #2
   81cc2:	3608      	adds	r6, #8
   81cc4:	4619      	mov	r1, r3
   81cc6:	3c10      	subs	r4, #16
   81cc8:	2c10      	cmp	r4, #16
   81cca:	dd10      	ble.n	81cee <_vfiprintf_r+0x806>
   81ccc:	1c4b      	adds	r3, r1, #1
   81cce:	3210      	adds	r2, #16
   81cd0:	2b07      	cmp	r3, #7
   81cd2:	9215      	str	r2, [sp, #84]	; 0x54
   81cd4:	e886 00a0 	stmia.w	r6, {r5, r7}
   81cd8:	9314      	str	r3, [sp, #80]	; 0x50
   81cda:	ddf1      	ble.n	81cc0 <_vfiprintf_r+0x7d8>
   81cdc:	2a00      	cmp	r2, #0
   81cde:	d17d      	bne.n	81ddc <_vfiprintf_r+0x8f4>
   81ce0:	3c10      	subs	r4, #16
   81ce2:	2c10      	cmp	r4, #16
   81ce4:	f04f 0001 	mov.w	r0, #1
   81ce8:	4611      	mov	r1, r2
   81cea:	464e      	mov	r6, r9
   81cec:	dcee      	bgt.n	81ccc <_vfiprintf_r+0x7e4>
   81cee:	4422      	add	r2, r4
   81cf0:	2807      	cmp	r0, #7
   81cf2:	9215      	str	r2, [sp, #84]	; 0x54
   81cf4:	6035      	str	r5, [r6, #0]
   81cf6:	6074      	str	r4, [r6, #4]
   81cf8:	9014      	str	r0, [sp, #80]	; 0x50
   81cfa:	dd59      	ble.n	81db0 <_vfiprintf_r+0x8c8>
   81cfc:	2a00      	cmp	r2, #0
   81cfe:	d14f      	bne.n	81da0 <_vfiprintf_r+0x8b8>
   81d00:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81d02:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81d06:	9d04      	ldr	r5, [sp, #16]
   81d08:	45ab      	cmp	fp, r5
   81d0a:	bfac      	ite	ge
   81d0c:	445c      	addge	r4, fp
   81d0e:	1964      	addlt	r4, r4, r5
   81d10:	9409      	str	r4, [sp, #36]	; 0x24
   81d12:	e05e      	b.n	81dd2 <_vfiprintf_r+0x8ea>
   81d14:	4620      	mov	r0, r4
   81d16:	9902      	ldr	r1, [sp, #8]
   81d18:	aa13      	add	r2, sp, #76	; 0x4c
   81d1a:	f7ff fba9 	bl	81470 <__sprint_r.part.0>
   81d1e:	2800      	cmp	r0, #0
   81d20:	d135      	bne.n	81d8e <_vfiprintf_r+0x8a6>
   81d22:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d24:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d26:	f103 0c01 	add.w	ip, r3, #1
   81d2a:	4648      	mov	r0, r9
   81d2c:	e781      	b.n	81c32 <_vfiprintf_r+0x74a>
   81d2e:	08e0      	lsrs	r0, r4, #3
   81d30:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81d34:	f004 0207 	and.w	r2, r4, #7
   81d38:	08e9      	lsrs	r1, r5, #3
   81d3a:	3230      	adds	r2, #48	; 0x30
   81d3c:	ea50 0b01 	orrs.w	fp, r0, r1
   81d40:	461f      	mov	r7, r3
   81d42:	701a      	strb	r2, [r3, #0]
   81d44:	4604      	mov	r4, r0
   81d46:	460d      	mov	r5, r1
   81d48:	f103 33ff 	add.w	r3, r3, #4294967295
   81d4c:	d1ef      	bne.n	81d2e <_vfiprintf_r+0x846>
   81d4e:	f01a 0f01 	tst.w	sl, #1
   81d52:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81d56:	4639      	mov	r1, r7
   81d58:	f000 80b9 	beq.w	81ece <_vfiprintf_r+0x9e6>
   81d5c:	2a30      	cmp	r2, #48	; 0x30
   81d5e:	f43f acf4 	beq.w	8174a <_vfiprintf_r+0x262>
   81d62:	461f      	mov	r7, r3
   81d64:	ebc7 0509 	rsb	r5, r7, r9
   81d68:	2330      	movs	r3, #48	; 0x30
   81d6a:	9505      	str	r5, [sp, #20]
   81d6c:	f801 3c01 	strb.w	r3, [r1, #-1]
   81d70:	e4ee      	b.n	81750 <_vfiprintf_r+0x268>
   81d72:	bf00      	nop
   81d74:	00084264 	.word	0x00084264
   81d78:	00084280 	.word	0x00084280
   81d7c:	00084290 	.word	0x00084290
   81d80:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81d82:	b123      	cbz	r3, 81d8e <_vfiprintf_r+0x8a6>
   81d84:	9806      	ldr	r0, [sp, #24]
   81d86:	9902      	ldr	r1, [sp, #8]
   81d88:	aa13      	add	r2, sp, #76	; 0x4c
   81d8a:	f7ff fb71 	bl	81470 <__sprint_r.part.0>
   81d8e:	9c02      	ldr	r4, [sp, #8]
   81d90:	89a3      	ldrh	r3, [r4, #12]
   81d92:	065b      	lsls	r3, r3, #25
   81d94:	f53f ac98 	bmi.w	816c8 <_vfiprintf_r+0x1e0>
   81d98:	9809      	ldr	r0, [sp, #36]	; 0x24
   81d9a:	b031      	add	sp, #196	; 0xc4
   81d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81da0:	9806      	ldr	r0, [sp, #24]
   81da2:	9902      	ldr	r1, [sp, #8]
   81da4:	aa13      	add	r2, sp, #76	; 0x4c
   81da6:	f7ff fb63 	bl	81470 <__sprint_r.part.0>
   81daa:	2800      	cmp	r0, #0
   81dac:	d1ef      	bne.n	81d8e <_vfiprintf_r+0x8a6>
   81dae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81db0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81db2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81db6:	9d04      	ldr	r5, [sp, #16]
   81db8:	45ab      	cmp	fp, r5
   81dba:	bfac      	ite	ge
   81dbc:	445c      	addge	r4, fp
   81dbe:	1964      	addlt	r4, r4, r5
   81dc0:	9409      	str	r4, [sp, #36]	; 0x24
   81dc2:	b132      	cbz	r2, 81dd2 <_vfiprintf_r+0x8ea>
   81dc4:	9806      	ldr	r0, [sp, #24]
   81dc6:	9902      	ldr	r1, [sp, #8]
   81dc8:	aa13      	add	r2, sp, #76	; 0x4c
   81dca:	f7ff fb51 	bl	81470 <__sprint_r.part.0>
   81dce:	2800      	cmp	r0, #0
   81dd0:	d1dd      	bne.n	81d8e <_vfiprintf_r+0x8a6>
   81dd2:	2000      	movs	r0, #0
   81dd4:	9014      	str	r0, [sp, #80]	; 0x50
   81dd6:	464e      	mov	r6, r9
   81dd8:	f7ff bbb9 	b.w	8154e <_vfiprintf_r+0x66>
   81ddc:	4650      	mov	r0, sl
   81dde:	4659      	mov	r1, fp
   81de0:	aa13      	add	r2, sp, #76	; 0x4c
   81de2:	f7ff fb45 	bl	81470 <__sprint_r.part.0>
   81de6:	2800      	cmp	r0, #0
   81de8:	d1d1      	bne.n	81d8e <_vfiprintf_r+0x8a6>
   81dea:	9914      	ldr	r1, [sp, #80]	; 0x50
   81dec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81dee:	1c48      	adds	r0, r1, #1
   81df0:	464e      	mov	r6, r9
   81df2:	e768      	b.n	81cc6 <_vfiprintf_r+0x7de>
   81df4:	2a00      	cmp	r2, #0
   81df6:	f040 80f7 	bne.w	81fe8 <_vfiprintf_r+0xb00>
   81dfa:	9c05      	ldr	r4, [sp, #20]
   81dfc:	2301      	movs	r3, #1
   81dfe:	9720      	str	r7, [sp, #128]	; 0x80
   81e00:	9421      	str	r4, [sp, #132]	; 0x84
   81e02:	9415      	str	r4, [sp, #84]	; 0x54
   81e04:	4622      	mov	r2, r4
   81e06:	9314      	str	r3, [sp, #80]	; 0x50
   81e08:	464e      	mov	r6, r9
   81e0a:	3608      	adds	r6, #8
   81e0c:	e741      	b.n	81c92 <_vfiprintf_r+0x7aa>
   81e0e:	9d04      	ldr	r5, [sp, #16]
   81e10:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81e14:	ebcb 0405 	rsb	r4, fp, r5
   81e18:	2c00      	cmp	r4, #0
   81e1a:	f77f aef7 	ble.w	81c0c <_vfiprintf_r+0x724>
   81e1e:	2c10      	cmp	r4, #16
   81e20:	4da6      	ldr	r5, [pc, #664]	; (820bc <_vfiprintf_r+0xbd4>)
   81e22:	f340 8170 	ble.w	82106 <_vfiprintf_r+0xc1e>
   81e26:	4629      	mov	r1, r5
   81e28:	f04f 0b10 	mov.w	fp, #16
   81e2c:	4625      	mov	r5, r4
   81e2e:	4664      	mov	r4, ip
   81e30:	46b4      	mov	ip, r6
   81e32:	460e      	mov	r6, r1
   81e34:	e006      	b.n	81e44 <_vfiprintf_r+0x95c>
   81e36:	1c98      	adds	r0, r3, #2
   81e38:	f10c 0c08 	add.w	ip, ip, #8
   81e3c:	460b      	mov	r3, r1
   81e3e:	3d10      	subs	r5, #16
   81e40:	2d10      	cmp	r5, #16
   81e42:	dd0f      	ble.n	81e64 <_vfiprintf_r+0x97c>
   81e44:	1c59      	adds	r1, r3, #1
   81e46:	3210      	adds	r2, #16
   81e48:	2907      	cmp	r1, #7
   81e4a:	9215      	str	r2, [sp, #84]	; 0x54
   81e4c:	e88c 0840 	stmia.w	ip, {r6, fp}
   81e50:	9114      	str	r1, [sp, #80]	; 0x50
   81e52:	ddf0      	ble.n	81e36 <_vfiprintf_r+0x94e>
   81e54:	b9ba      	cbnz	r2, 81e86 <_vfiprintf_r+0x99e>
   81e56:	3d10      	subs	r5, #16
   81e58:	2d10      	cmp	r5, #16
   81e5a:	f04f 0001 	mov.w	r0, #1
   81e5e:	4613      	mov	r3, r2
   81e60:	46cc      	mov	ip, r9
   81e62:	dcef      	bgt.n	81e44 <_vfiprintf_r+0x95c>
   81e64:	4633      	mov	r3, r6
   81e66:	4666      	mov	r6, ip
   81e68:	46a4      	mov	ip, r4
   81e6a:	462c      	mov	r4, r5
   81e6c:	461d      	mov	r5, r3
   81e6e:	4422      	add	r2, r4
   81e70:	2807      	cmp	r0, #7
   81e72:	9215      	str	r2, [sp, #84]	; 0x54
   81e74:	6035      	str	r5, [r6, #0]
   81e76:	6074      	str	r4, [r6, #4]
   81e78:	9014      	str	r0, [sp, #80]	; 0x50
   81e7a:	f300 80af 	bgt.w	81fdc <_vfiprintf_r+0xaf4>
   81e7e:	3608      	adds	r6, #8
   81e80:	1c41      	adds	r1, r0, #1
   81e82:	4603      	mov	r3, r0
   81e84:	e6c2      	b.n	81c0c <_vfiprintf_r+0x724>
   81e86:	9806      	ldr	r0, [sp, #24]
   81e88:	9902      	ldr	r1, [sp, #8]
   81e8a:	aa13      	add	r2, sp, #76	; 0x4c
   81e8c:	f7ff faf0 	bl	81470 <__sprint_r.part.0>
   81e90:	2800      	cmp	r0, #0
   81e92:	f47f af7c 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81e96:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81e98:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81e9a:	1c58      	adds	r0, r3, #1
   81e9c:	46cc      	mov	ip, r9
   81e9e:	e7ce      	b.n	81e3e <_vfiprintf_r+0x956>
   81ea0:	2a00      	cmp	r2, #0
   81ea2:	d179      	bne.n	81f98 <_vfiprintf_r+0xab0>
   81ea4:	4619      	mov	r1, r3
   81ea6:	464e      	mov	r6, r9
   81ea8:	4613      	mov	r3, r2
   81eaa:	e69c      	b.n	81be6 <_vfiprintf_r+0x6fe>
   81eac:	2a00      	cmp	r2, #0
   81eae:	f040 8084 	bne.w	81fba <_vfiprintf_r+0xad2>
   81eb2:	2101      	movs	r1, #1
   81eb4:	4613      	mov	r3, r2
   81eb6:	464e      	mov	r6, r9
   81eb8:	e6a4      	b.n	81c04 <_vfiprintf_r+0x71c>
   81eba:	464f      	mov	r7, r9
   81ebc:	e448      	b.n	81750 <_vfiprintf_r+0x268>
   81ebe:	2d00      	cmp	r5, #0
   81ec0:	bf08      	it	eq
   81ec2:	2c0a      	cmpeq	r4, #10
   81ec4:	d246      	bcs.n	81f54 <_vfiprintf_r+0xa6c>
   81ec6:	3430      	adds	r4, #48	; 0x30
   81ec8:	af30      	add	r7, sp, #192	; 0xc0
   81eca:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81ece:	ebc7 0309 	rsb	r3, r7, r9
   81ed2:	9305      	str	r3, [sp, #20]
   81ed4:	e43c      	b.n	81750 <_vfiprintf_r+0x268>
   81ed6:	2302      	movs	r3, #2
   81ed8:	e417      	b.n	8170a <_vfiprintf_r+0x222>
   81eda:	2a00      	cmp	r2, #0
   81edc:	f040 80af 	bne.w	8203e <_vfiprintf_r+0xb56>
   81ee0:	4613      	mov	r3, r2
   81ee2:	2101      	movs	r1, #1
   81ee4:	464e      	mov	r6, r9
   81ee6:	e66d      	b.n	81bc4 <_vfiprintf_r+0x6dc>
   81ee8:	4644      	mov	r4, r8
   81eea:	f7ff bb58 	b.w	8159e <_vfiprintf_r+0xb6>
   81eee:	9806      	ldr	r0, [sp, #24]
   81ef0:	9902      	ldr	r1, [sp, #8]
   81ef2:	aa13      	add	r2, sp, #76	; 0x4c
   81ef4:	f7ff fabc 	bl	81470 <__sprint_r.part.0>
   81ef8:	2800      	cmp	r0, #0
   81efa:	f47f af48 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81efe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81f00:	464e      	mov	r6, r9
   81f02:	e6c6      	b.n	81c92 <_vfiprintf_r+0x7aa>
   81f04:	9d08      	ldr	r5, [sp, #32]
   81f06:	682c      	ldr	r4, [r5, #0]
   81f08:	3504      	adds	r5, #4
   81f0a:	9508      	str	r5, [sp, #32]
   81f0c:	2500      	movs	r5, #0
   81f0e:	f7ff bbfc 	b.w	8170a <_vfiprintf_r+0x222>
   81f12:	9d08      	ldr	r5, [sp, #32]
   81f14:	2301      	movs	r3, #1
   81f16:	682c      	ldr	r4, [r5, #0]
   81f18:	3504      	adds	r5, #4
   81f1a:	9508      	str	r5, [sp, #32]
   81f1c:	2500      	movs	r5, #0
   81f1e:	f7ff bbf4 	b.w	8170a <_vfiprintf_r+0x222>
   81f22:	9d08      	ldr	r5, [sp, #32]
   81f24:	682c      	ldr	r4, [r5, #0]
   81f26:	3504      	adds	r5, #4
   81f28:	9508      	str	r5, [sp, #32]
   81f2a:	2500      	movs	r5, #0
   81f2c:	e525      	b.n	8197a <_vfiprintf_r+0x492>
   81f2e:	9d08      	ldr	r5, [sp, #32]
   81f30:	682c      	ldr	r4, [r5, #0]
   81f32:	3504      	adds	r5, #4
   81f34:	9508      	str	r5, [sp, #32]
   81f36:	17e5      	asrs	r5, r4, #31
   81f38:	4622      	mov	r2, r4
   81f3a:	462b      	mov	r3, r5
   81f3c:	e48e      	b.n	8185c <_vfiprintf_r+0x374>
   81f3e:	9806      	ldr	r0, [sp, #24]
   81f40:	9902      	ldr	r1, [sp, #8]
   81f42:	aa13      	add	r2, sp, #76	; 0x4c
   81f44:	f7ff fa94 	bl	81470 <__sprint_r.part.0>
   81f48:	2800      	cmp	r0, #0
   81f4a:	f47f af20 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81f4e:	464e      	mov	r6, r9
   81f50:	f7ff bb9a 	b.w	81688 <_vfiprintf_r+0x1a0>
   81f54:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81f58:	9603      	str	r6, [sp, #12]
   81f5a:	465e      	mov	r6, fp
   81f5c:	46e3      	mov	fp, ip
   81f5e:	4620      	mov	r0, r4
   81f60:	4629      	mov	r1, r5
   81f62:	220a      	movs	r2, #10
   81f64:	2300      	movs	r3, #0
   81f66:	f001 fe5f 	bl	83c28 <__aeabi_uldivmod>
   81f6a:	3230      	adds	r2, #48	; 0x30
   81f6c:	7032      	strb	r2, [r6, #0]
   81f6e:	4620      	mov	r0, r4
   81f70:	4629      	mov	r1, r5
   81f72:	220a      	movs	r2, #10
   81f74:	2300      	movs	r3, #0
   81f76:	f001 fe57 	bl	83c28 <__aeabi_uldivmod>
   81f7a:	4604      	mov	r4, r0
   81f7c:	460d      	mov	r5, r1
   81f7e:	ea54 0005 	orrs.w	r0, r4, r5
   81f82:	4637      	mov	r7, r6
   81f84:	f106 36ff 	add.w	r6, r6, #4294967295
   81f88:	d1e9      	bne.n	81f5e <_vfiprintf_r+0xa76>
   81f8a:	ebc7 0309 	rsb	r3, r7, r9
   81f8e:	46dc      	mov	ip, fp
   81f90:	9e03      	ldr	r6, [sp, #12]
   81f92:	9305      	str	r3, [sp, #20]
   81f94:	f7ff bbdc 	b.w	81750 <_vfiprintf_r+0x268>
   81f98:	9806      	ldr	r0, [sp, #24]
   81f9a:	9902      	ldr	r1, [sp, #8]
   81f9c:	aa13      	add	r2, sp, #76	; 0x4c
   81f9e:	f8cd c004 	str.w	ip, [sp, #4]
   81fa2:	f7ff fa65 	bl	81470 <__sprint_r.part.0>
   81fa6:	f8dd c004 	ldr.w	ip, [sp, #4]
   81faa:	2800      	cmp	r0, #0
   81fac:	f47f aeef 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81fb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81fb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81fb4:	1c59      	adds	r1, r3, #1
   81fb6:	464e      	mov	r6, r9
   81fb8:	e615      	b.n	81be6 <_vfiprintf_r+0x6fe>
   81fba:	9806      	ldr	r0, [sp, #24]
   81fbc:	9902      	ldr	r1, [sp, #8]
   81fbe:	aa13      	add	r2, sp, #76	; 0x4c
   81fc0:	f8cd c004 	str.w	ip, [sp, #4]
   81fc4:	f7ff fa54 	bl	81470 <__sprint_r.part.0>
   81fc8:	f8dd c004 	ldr.w	ip, [sp, #4]
   81fcc:	2800      	cmp	r0, #0
   81fce:	f47f aede 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81fd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81fd4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81fd6:	1c59      	adds	r1, r3, #1
   81fd8:	464e      	mov	r6, r9
   81fda:	e613      	b.n	81c04 <_vfiprintf_r+0x71c>
   81fdc:	2a00      	cmp	r2, #0
   81fde:	d156      	bne.n	8208e <_vfiprintf_r+0xba6>
   81fe0:	2101      	movs	r1, #1
   81fe2:	4613      	mov	r3, r2
   81fe4:	464e      	mov	r6, r9
   81fe6:	e611      	b.n	81c0c <_vfiprintf_r+0x724>
   81fe8:	9806      	ldr	r0, [sp, #24]
   81fea:	9902      	ldr	r1, [sp, #8]
   81fec:	aa13      	add	r2, sp, #76	; 0x4c
   81fee:	f7ff fa3f 	bl	81470 <__sprint_r.part.0>
   81ff2:	2800      	cmp	r0, #0
   81ff4:	f47f aecb 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   81ff8:	9914      	ldr	r1, [sp, #80]	; 0x50
   81ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ffc:	3101      	adds	r1, #1
   81ffe:	464e      	mov	r6, r9
   82000:	e639      	b.n	81c76 <_vfiprintf_r+0x78e>
   82002:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   82006:	4264      	negs	r4, r4
   82008:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8200c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82010:	f8cd b01c 	str.w	fp, [sp, #28]
   82014:	f8cd c014 	str.w	ip, [sp, #20]
   82018:	2301      	movs	r3, #1
   8201a:	f7ff bb7e 	b.w	8171a <_vfiprintf_r+0x232>
   8201e:	f01a 0f10 	tst.w	sl, #16
   82022:	d11d      	bne.n	82060 <_vfiprintf_r+0xb78>
   82024:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82028:	d058      	beq.n	820dc <_vfiprintf_r+0xbf4>
   8202a:	9d08      	ldr	r5, [sp, #32]
   8202c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82030:	682b      	ldr	r3, [r5, #0]
   82032:	3504      	adds	r5, #4
   82034:	9508      	str	r5, [sp, #32]
   82036:	f8a3 b000 	strh.w	fp, [r3]
   8203a:	f7ff ba88 	b.w	8154e <_vfiprintf_r+0x66>
   8203e:	9806      	ldr	r0, [sp, #24]
   82040:	9902      	ldr	r1, [sp, #8]
   82042:	aa13      	add	r2, sp, #76	; 0x4c
   82044:	f8cd c004 	str.w	ip, [sp, #4]
   82048:	f7ff fa12 	bl	81470 <__sprint_r.part.0>
   8204c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82050:	2800      	cmp	r0, #0
   82052:	f47f ae9c 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   82056:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82058:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8205a:	1c59      	adds	r1, r3, #1
   8205c:	464e      	mov	r6, r9
   8205e:	e5b1      	b.n	81bc4 <_vfiprintf_r+0x6dc>
   82060:	f8dd b020 	ldr.w	fp, [sp, #32]
   82064:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82066:	f8db 3000 	ldr.w	r3, [fp]
   8206a:	f10b 0b04 	add.w	fp, fp, #4
   8206e:	f8cd b020 	str.w	fp, [sp, #32]
   82072:	601c      	str	r4, [r3, #0]
   82074:	f7ff ba6b 	b.w	8154e <_vfiprintf_r+0x66>
   82078:	9408      	str	r4, [sp, #32]
   8207a:	f001 fc0b 	bl	83894 <strlen>
   8207e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82082:	9005      	str	r0, [sp, #20]
   82084:	9407      	str	r4, [sp, #28]
   82086:	f04f 0c00 	mov.w	ip, #0
   8208a:	f7ff bb61 	b.w	81750 <_vfiprintf_r+0x268>
   8208e:	9806      	ldr	r0, [sp, #24]
   82090:	9902      	ldr	r1, [sp, #8]
   82092:	aa13      	add	r2, sp, #76	; 0x4c
   82094:	f8cd c004 	str.w	ip, [sp, #4]
   82098:	f7ff f9ea 	bl	81470 <__sprint_r.part.0>
   8209c:	f8dd c004 	ldr.w	ip, [sp, #4]
   820a0:	2800      	cmp	r0, #0
   820a2:	f47f ae74 	bne.w	81d8e <_vfiprintf_r+0x8a6>
   820a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   820a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   820aa:	1c59      	adds	r1, r3, #1
   820ac:	464e      	mov	r6, r9
   820ae:	e5ad      	b.n	81c0c <_vfiprintf_r+0x724>
   820b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   820b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   820b4:	3301      	adds	r3, #1
   820b6:	4d02      	ldr	r5, [pc, #8]	; (820c0 <_vfiprintf_r+0xbd8>)
   820b8:	f7ff bb9a 	b.w	817f0 <_vfiprintf_r+0x308>
   820bc:	00084280 	.word	0x00084280
   820c0:	00084290 	.word	0x00084290
   820c4:	f1bc 0f06 	cmp.w	ip, #6
   820c8:	bf34      	ite	cc
   820ca:	4663      	movcc	r3, ip
   820cc:	2306      	movcs	r3, #6
   820ce:	9408      	str	r4, [sp, #32]
   820d0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   820d4:	9305      	str	r3, [sp, #20]
   820d6:	9403      	str	r4, [sp, #12]
   820d8:	4f16      	ldr	r7, [pc, #88]	; (82134 <_vfiprintf_r+0xc4c>)
   820da:	e472      	b.n	819c2 <_vfiprintf_r+0x4da>
   820dc:	9c08      	ldr	r4, [sp, #32]
   820de:	9d09      	ldr	r5, [sp, #36]	; 0x24
   820e0:	6823      	ldr	r3, [r4, #0]
   820e2:	3404      	adds	r4, #4
   820e4:	9408      	str	r4, [sp, #32]
   820e6:	601d      	str	r5, [r3, #0]
   820e8:	f7ff ba31 	b.w	8154e <_vfiprintf_r+0x66>
   820ec:	9814      	ldr	r0, [sp, #80]	; 0x50
   820ee:	4d12      	ldr	r5, [pc, #72]	; (82138 <_vfiprintf_r+0xc50>)
   820f0:	3001      	adds	r0, #1
   820f2:	e5fc      	b.n	81cee <_vfiprintf_r+0x806>
   820f4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   820f8:	f8cd c014 	str.w	ip, [sp, #20]
   820fc:	9507      	str	r5, [sp, #28]
   820fe:	9408      	str	r4, [sp, #32]
   82100:	4684      	mov	ip, r0
   82102:	f7ff bb25 	b.w	81750 <_vfiprintf_r+0x268>
   82106:	4608      	mov	r0, r1
   82108:	e6b1      	b.n	81e6e <_vfiprintf_r+0x986>
   8210a:	46a0      	mov	r8, r4
   8210c:	2500      	movs	r5, #0
   8210e:	f7ff ba5a 	b.w	815c6 <_vfiprintf_r+0xde>
   82112:	f8dd b020 	ldr.w	fp, [sp, #32]
   82116:	f898 3001 	ldrb.w	r3, [r8, #1]
   8211a:	f8db 5000 	ldr.w	r5, [fp]
   8211e:	f10b 0204 	add.w	r2, fp, #4
   82122:	2d00      	cmp	r5, #0
   82124:	9208      	str	r2, [sp, #32]
   82126:	46a0      	mov	r8, r4
   82128:	f6bf aa4b 	bge.w	815c2 <_vfiprintf_r+0xda>
   8212c:	f04f 35ff 	mov.w	r5, #4294967295
   82130:	f7ff ba47 	b.w	815c2 <_vfiprintf_r+0xda>
   82134:	00084278 	.word	0x00084278
   82138:	00084290 	.word	0x00084290

0008213c <__sbprintf>:
   8213c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82140:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82142:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82146:	4688      	mov	r8, r1
   82148:	9719      	str	r7, [sp, #100]	; 0x64
   8214a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8214e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82152:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82156:	9707      	str	r7, [sp, #28]
   82158:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   8215c:	ac1a      	add	r4, sp, #104	; 0x68
   8215e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82162:	f02a 0a02 	bic.w	sl, sl, #2
   82166:	2600      	movs	r6, #0
   82168:	4669      	mov	r1, sp
   8216a:	9400      	str	r4, [sp, #0]
   8216c:	9404      	str	r4, [sp, #16]
   8216e:	9502      	str	r5, [sp, #8]
   82170:	9505      	str	r5, [sp, #20]
   82172:	f8ad a00c 	strh.w	sl, [sp, #12]
   82176:	f8ad 900e 	strh.w	r9, [sp, #14]
   8217a:	9709      	str	r7, [sp, #36]	; 0x24
   8217c:	9606      	str	r6, [sp, #24]
   8217e:	4605      	mov	r5, r0
   82180:	f7ff f9b2 	bl	814e8 <_vfiprintf_r>
   82184:	1e04      	subs	r4, r0, #0
   82186:	db07      	blt.n	82198 <__sbprintf+0x5c>
   82188:	4628      	mov	r0, r5
   8218a:	4669      	mov	r1, sp
   8218c:	f000 f92a 	bl	823e4 <_fflush_r>
   82190:	42b0      	cmp	r0, r6
   82192:	bf18      	it	ne
   82194:	f04f 34ff 	movne.w	r4, #4294967295
   82198:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8219c:	065b      	lsls	r3, r3, #25
   8219e:	d505      	bpl.n	821ac <__sbprintf+0x70>
   821a0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   821a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   821a8:	f8a8 300c 	strh.w	r3, [r8, #12]
   821ac:	4620      	mov	r0, r4
   821ae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   821b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   821b6:	bf00      	nop

000821b8 <__swsetup_r>:
   821b8:	4b2f      	ldr	r3, [pc, #188]	; (82278 <__swsetup_r+0xc0>)
   821ba:	b570      	push	{r4, r5, r6, lr}
   821bc:	4606      	mov	r6, r0
   821be:	6818      	ldr	r0, [r3, #0]
   821c0:	460c      	mov	r4, r1
   821c2:	b110      	cbz	r0, 821ca <__swsetup_r+0x12>
   821c4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   821c6:	2a00      	cmp	r2, #0
   821c8:	d036      	beq.n	82238 <__swsetup_r+0x80>
   821ca:	89a5      	ldrh	r5, [r4, #12]
   821cc:	b2ab      	uxth	r3, r5
   821ce:	0719      	lsls	r1, r3, #28
   821d0:	d50c      	bpl.n	821ec <__swsetup_r+0x34>
   821d2:	6922      	ldr	r2, [r4, #16]
   821d4:	b1aa      	cbz	r2, 82202 <__swsetup_r+0x4a>
   821d6:	f013 0101 	ands.w	r1, r3, #1
   821da:	d01e      	beq.n	8221a <__swsetup_r+0x62>
   821dc:	6963      	ldr	r3, [r4, #20]
   821de:	2100      	movs	r1, #0
   821e0:	425b      	negs	r3, r3
   821e2:	61a3      	str	r3, [r4, #24]
   821e4:	60a1      	str	r1, [r4, #8]
   821e6:	b1f2      	cbz	r2, 82226 <__swsetup_r+0x6e>
   821e8:	2000      	movs	r0, #0
   821ea:	bd70      	pop	{r4, r5, r6, pc}
   821ec:	06da      	lsls	r2, r3, #27
   821ee:	d53a      	bpl.n	82266 <__swsetup_r+0xae>
   821f0:	075b      	lsls	r3, r3, #29
   821f2:	d424      	bmi.n	8223e <__swsetup_r+0x86>
   821f4:	6922      	ldr	r2, [r4, #16]
   821f6:	f045 0308 	orr.w	r3, r5, #8
   821fa:	81a3      	strh	r3, [r4, #12]
   821fc:	b29b      	uxth	r3, r3
   821fe:	2a00      	cmp	r2, #0
   82200:	d1e9      	bne.n	821d6 <__swsetup_r+0x1e>
   82202:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82206:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8220a:	d0e4      	beq.n	821d6 <__swsetup_r+0x1e>
   8220c:	4630      	mov	r0, r6
   8220e:	4621      	mov	r1, r4
   82210:	f000 fcce 	bl	82bb0 <__smakebuf_r>
   82214:	89a3      	ldrh	r3, [r4, #12]
   82216:	6922      	ldr	r2, [r4, #16]
   82218:	e7dd      	b.n	821d6 <__swsetup_r+0x1e>
   8221a:	0798      	lsls	r0, r3, #30
   8221c:	bf58      	it	pl
   8221e:	6961      	ldrpl	r1, [r4, #20]
   82220:	60a1      	str	r1, [r4, #8]
   82222:	2a00      	cmp	r2, #0
   82224:	d1e0      	bne.n	821e8 <__swsetup_r+0x30>
   82226:	89a3      	ldrh	r3, [r4, #12]
   82228:	061a      	lsls	r2, r3, #24
   8222a:	d5dd      	bpl.n	821e8 <__swsetup_r+0x30>
   8222c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82230:	81a3      	strh	r3, [r4, #12]
   82232:	f04f 30ff 	mov.w	r0, #4294967295
   82236:	bd70      	pop	{r4, r5, r6, pc}
   82238:	f000 f8f0 	bl	8241c <__sinit>
   8223c:	e7c5      	b.n	821ca <__swsetup_r+0x12>
   8223e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82240:	b149      	cbz	r1, 82256 <__swsetup_r+0x9e>
   82242:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82246:	4299      	cmp	r1, r3
   82248:	d003      	beq.n	82252 <__swsetup_r+0x9a>
   8224a:	4630      	mov	r0, r6
   8224c:	f000 fa2a 	bl	826a4 <_free_r>
   82250:	89a5      	ldrh	r5, [r4, #12]
   82252:	2300      	movs	r3, #0
   82254:	6323      	str	r3, [r4, #48]	; 0x30
   82256:	6922      	ldr	r2, [r4, #16]
   82258:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   8225c:	2100      	movs	r1, #0
   8225e:	b2ad      	uxth	r5, r5
   82260:	6022      	str	r2, [r4, #0]
   82262:	6061      	str	r1, [r4, #4]
   82264:	e7c7      	b.n	821f6 <__swsetup_r+0x3e>
   82266:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8226a:	2309      	movs	r3, #9
   8226c:	6033      	str	r3, [r6, #0]
   8226e:	f04f 30ff 	mov.w	r0, #4294967295
   82272:	81a5      	strh	r5, [r4, #12]
   82274:	bd70      	pop	{r4, r5, r6, pc}
   82276:	bf00      	nop
   82278:	20070568 	.word	0x20070568

0008227c <register_fini>:
   8227c:	4b02      	ldr	r3, [pc, #8]	; (82288 <register_fini+0xc>)
   8227e:	b113      	cbz	r3, 82286 <register_fini+0xa>
   82280:	4802      	ldr	r0, [pc, #8]	; (8228c <register_fini+0x10>)
   82282:	f000 b805 	b.w	82290 <atexit>
   82286:	4770      	bx	lr
   82288:	00000000 	.word	0x00000000
   8228c:	00082519 	.word	0x00082519

00082290 <atexit>:
   82290:	4601      	mov	r1, r0
   82292:	2000      	movs	r0, #0
   82294:	4602      	mov	r2, r0
   82296:	4603      	mov	r3, r0
   82298:	f001 bbca 	b.w	83a30 <__register_exitproc>

0008229c <__sflush_r>:
   8229c:	898b      	ldrh	r3, [r1, #12]
   8229e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822a2:	b29a      	uxth	r2, r3
   822a4:	460d      	mov	r5, r1
   822a6:	0711      	lsls	r1, r2, #28
   822a8:	4680      	mov	r8, r0
   822aa:	d43c      	bmi.n	82326 <__sflush_r+0x8a>
   822ac:	686a      	ldr	r2, [r5, #4]
   822ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   822b2:	2a00      	cmp	r2, #0
   822b4:	81ab      	strh	r3, [r5, #12]
   822b6:	dd59      	ble.n	8236c <__sflush_r+0xd0>
   822b8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   822ba:	2c00      	cmp	r4, #0
   822bc:	d04b      	beq.n	82356 <__sflush_r+0xba>
   822be:	b29b      	uxth	r3, r3
   822c0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   822c4:	2100      	movs	r1, #0
   822c6:	b292      	uxth	r2, r2
   822c8:	f8d8 6000 	ldr.w	r6, [r8]
   822cc:	f8c8 1000 	str.w	r1, [r8]
   822d0:	2a00      	cmp	r2, #0
   822d2:	d04f      	beq.n	82374 <__sflush_r+0xd8>
   822d4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   822d6:	075f      	lsls	r7, r3, #29
   822d8:	d505      	bpl.n	822e6 <__sflush_r+0x4a>
   822da:	6869      	ldr	r1, [r5, #4]
   822dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   822de:	1a52      	subs	r2, r2, r1
   822e0:	b10b      	cbz	r3, 822e6 <__sflush_r+0x4a>
   822e2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   822e4:	1ad2      	subs	r2, r2, r3
   822e6:	4640      	mov	r0, r8
   822e8:	69e9      	ldr	r1, [r5, #28]
   822ea:	2300      	movs	r3, #0
   822ec:	47a0      	blx	r4
   822ee:	1c44      	adds	r4, r0, #1
   822f0:	d04a      	beq.n	82388 <__sflush_r+0xec>
   822f2:	89ab      	ldrh	r3, [r5, #12]
   822f4:	692a      	ldr	r2, [r5, #16]
   822f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   822fa:	b29b      	uxth	r3, r3
   822fc:	2100      	movs	r1, #0
   822fe:	602a      	str	r2, [r5, #0]
   82300:	04da      	lsls	r2, r3, #19
   82302:	81ab      	strh	r3, [r5, #12]
   82304:	6069      	str	r1, [r5, #4]
   82306:	d44c      	bmi.n	823a2 <__sflush_r+0x106>
   82308:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8230a:	f8c8 6000 	str.w	r6, [r8]
   8230e:	b311      	cbz	r1, 82356 <__sflush_r+0xba>
   82310:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82314:	4299      	cmp	r1, r3
   82316:	d002      	beq.n	8231e <__sflush_r+0x82>
   82318:	4640      	mov	r0, r8
   8231a:	f000 f9c3 	bl	826a4 <_free_r>
   8231e:	2000      	movs	r0, #0
   82320:	6328      	str	r0, [r5, #48]	; 0x30
   82322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82326:	692e      	ldr	r6, [r5, #16]
   82328:	b1ae      	cbz	r6, 82356 <__sflush_r+0xba>
   8232a:	0791      	lsls	r1, r2, #30
   8232c:	682c      	ldr	r4, [r5, #0]
   8232e:	bf0c      	ite	eq
   82330:	696b      	ldreq	r3, [r5, #20]
   82332:	2300      	movne	r3, #0
   82334:	602e      	str	r6, [r5, #0]
   82336:	1ba4      	subs	r4, r4, r6
   82338:	60ab      	str	r3, [r5, #8]
   8233a:	e00a      	b.n	82352 <__sflush_r+0xb6>
   8233c:	4632      	mov	r2, r6
   8233e:	4623      	mov	r3, r4
   82340:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82342:	4640      	mov	r0, r8
   82344:	69e9      	ldr	r1, [r5, #28]
   82346:	47b8      	blx	r7
   82348:	2800      	cmp	r0, #0
   8234a:	ebc0 0404 	rsb	r4, r0, r4
   8234e:	4406      	add	r6, r0
   82350:	dd04      	ble.n	8235c <__sflush_r+0xc0>
   82352:	2c00      	cmp	r4, #0
   82354:	dcf2      	bgt.n	8233c <__sflush_r+0xa0>
   82356:	2000      	movs	r0, #0
   82358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8235c:	89ab      	ldrh	r3, [r5, #12]
   8235e:	f04f 30ff 	mov.w	r0, #4294967295
   82362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82366:	81ab      	strh	r3, [r5, #12]
   82368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8236c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8236e:	2a00      	cmp	r2, #0
   82370:	dca2      	bgt.n	822b8 <__sflush_r+0x1c>
   82372:	e7f0      	b.n	82356 <__sflush_r+0xba>
   82374:	2301      	movs	r3, #1
   82376:	4640      	mov	r0, r8
   82378:	69e9      	ldr	r1, [r5, #28]
   8237a:	47a0      	blx	r4
   8237c:	1c43      	adds	r3, r0, #1
   8237e:	4602      	mov	r2, r0
   82380:	d01e      	beq.n	823c0 <__sflush_r+0x124>
   82382:	89ab      	ldrh	r3, [r5, #12]
   82384:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82386:	e7a6      	b.n	822d6 <__sflush_r+0x3a>
   82388:	f8d8 3000 	ldr.w	r3, [r8]
   8238c:	b95b      	cbnz	r3, 823a6 <__sflush_r+0x10a>
   8238e:	89aa      	ldrh	r2, [r5, #12]
   82390:	6929      	ldr	r1, [r5, #16]
   82392:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82396:	b292      	uxth	r2, r2
   82398:	606b      	str	r3, [r5, #4]
   8239a:	04d3      	lsls	r3, r2, #19
   8239c:	81aa      	strh	r2, [r5, #12]
   8239e:	6029      	str	r1, [r5, #0]
   823a0:	d5b2      	bpl.n	82308 <__sflush_r+0x6c>
   823a2:	6528      	str	r0, [r5, #80]	; 0x50
   823a4:	e7b0      	b.n	82308 <__sflush_r+0x6c>
   823a6:	2b1d      	cmp	r3, #29
   823a8:	d001      	beq.n	823ae <__sflush_r+0x112>
   823aa:	2b16      	cmp	r3, #22
   823ac:	d113      	bne.n	823d6 <__sflush_r+0x13a>
   823ae:	89a9      	ldrh	r1, [r5, #12]
   823b0:	692b      	ldr	r3, [r5, #16]
   823b2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   823b6:	2200      	movs	r2, #0
   823b8:	81a9      	strh	r1, [r5, #12]
   823ba:	602b      	str	r3, [r5, #0]
   823bc:	606a      	str	r2, [r5, #4]
   823be:	e7a3      	b.n	82308 <__sflush_r+0x6c>
   823c0:	f8d8 3000 	ldr.w	r3, [r8]
   823c4:	2b00      	cmp	r3, #0
   823c6:	d0dc      	beq.n	82382 <__sflush_r+0xe6>
   823c8:	2b1d      	cmp	r3, #29
   823ca:	d001      	beq.n	823d0 <__sflush_r+0x134>
   823cc:	2b16      	cmp	r3, #22
   823ce:	d1c5      	bne.n	8235c <__sflush_r+0xc0>
   823d0:	f8c8 6000 	str.w	r6, [r8]
   823d4:	e7bf      	b.n	82356 <__sflush_r+0xba>
   823d6:	89ab      	ldrh	r3, [r5, #12]
   823d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   823dc:	81ab      	strh	r3, [r5, #12]
   823de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   823e2:	bf00      	nop

000823e4 <_fflush_r>:
   823e4:	b510      	push	{r4, lr}
   823e6:	4604      	mov	r4, r0
   823e8:	b082      	sub	sp, #8
   823ea:	b108      	cbz	r0, 823f0 <_fflush_r+0xc>
   823ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
   823ee:	b153      	cbz	r3, 82406 <_fflush_r+0x22>
   823f0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   823f4:	b908      	cbnz	r0, 823fa <_fflush_r+0x16>
   823f6:	b002      	add	sp, #8
   823f8:	bd10      	pop	{r4, pc}
   823fa:	4620      	mov	r0, r4
   823fc:	b002      	add	sp, #8
   823fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82402:	f7ff bf4b 	b.w	8229c <__sflush_r>
   82406:	9101      	str	r1, [sp, #4]
   82408:	f000 f808 	bl	8241c <__sinit>
   8240c:	9901      	ldr	r1, [sp, #4]
   8240e:	e7ef      	b.n	823f0 <_fflush_r+0xc>

00082410 <_cleanup_r>:
   82410:	4901      	ldr	r1, [pc, #4]	; (82418 <_cleanup_r+0x8>)
   82412:	f000 bb9f 	b.w	82b54 <_fwalk>
   82416:	bf00      	nop
   82418:	00083b7d 	.word	0x00083b7d

0008241c <__sinit>:
   8241c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82420:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82422:	b083      	sub	sp, #12
   82424:	4607      	mov	r7, r0
   82426:	2c00      	cmp	r4, #0
   82428:	d165      	bne.n	824f6 <__sinit+0xda>
   8242a:	687d      	ldr	r5, [r7, #4]
   8242c:	4833      	ldr	r0, [pc, #204]	; (824fc <__sinit+0xe0>)
   8242e:	2304      	movs	r3, #4
   82430:	2103      	movs	r1, #3
   82432:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82436:	63f8      	str	r0, [r7, #60]	; 0x3c
   82438:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8243c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82440:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82444:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82448:	81ab      	strh	r3, [r5, #12]
   8244a:	602c      	str	r4, [r5, #0]
   8244c:	606c      	str	r4, [r5, #4]
   8244e:	60ac      	str	r4, [r5, #8]
   82450:	666c      	str	r4, [r5, #100]	; 0x64
   82452:	81ec      	strh	r4, [r5, #14]
   82454:	612c      	str	r4, [r5, #16]
   82456:	616c      	str	r4, [r5, #20]
   82458:	61ac      	str	r4, [r5, #24]
   8245a:	4621      	mov	r1, r4
   8245c:	2208      	movs	r2, #8
   8245e:	f7fe ff35 	bl	812cc <memset>
   82462:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82500 <__sinit+0xe4>
   82466:	68be      	ldr	r6, [r7, #8]
   82468:	f8df a098 	ldr.w	sl, [pc, #152]	; 82504 <__sinit+0xe8>
   8246c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82508 <__sinit+0xec>
   82470:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8250c <__sinit+0xf0>
   82474:	2301      	movs	r3, #1
   82476:	2209      	movs	r2, #9
   82478:	61ed      	str	r5, [r5, #28]
   8247a:	f8c5 b020 	str.w	fp, [r5, #32]
   8247e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82482:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82486:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8248a:	4621      	mov	r1, r4
   8248c:	81f3      	strh	r3, [r6, #14]
   8248e:	81b2      	strh	r2, [r6, #12]
   82490:	6034      	str	r4, [r6, #0]
   82492:	6074      	str	r4, [r6, #4]
   82494:	60b4      	str	r4, [r6, #8]
   82496:	6674      	str	r4, [r6, #100]	; 0x64
   82498:	6134      	str	r4, [r6, #16]
   8249a:	6174      	str	r4, [r6, #20]
   8249c:	61b4      	str	r4, [r6, #24]
   8249e:	2208      	movs	r2, #8
   824a0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   824a4:	9301      	str	r3, [sp, #4]
   824a6:	f7fe ff11 	bl	812cc <memset>
   824aa:	68fd      	ldr	r5, [r7, #12]
   824ac:	2012      	movs	r0, #18
   824ae:	2202      	movs	r2, #2
   824b0:	61f6      	str	r6, [r6, #28]
   824b2:	f8c6 b020 	str.w	fp, [r6, #32]
   824b6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   824ba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   824be:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   824c2:	4621      	mov	r1, r4
   824c4:	81a8      	strh	r0, [r5, #12]
   824c6:	81ea      	strh	r2, [r5, #14]
   824c8:	602c      	str	r4, [r5, #0]
   824ca:	606c      	str	r4, [r5, #4]
   824cc:	60ac      	str	r4, [r5, #8]
   824ce:	666c      	str	r4, [r5, #100]	; 0x64
   824d0:	612c      	str	r4, [r5, #16]
   824d2:	616c      	str	r4, [r5, #20]
   824d4:	61ac      	str	r4, [r5, #24]
   824d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   824da:	2208      	movs	r2, #8
   824dc:	f7fe fef6 	bl	812cc <memset>
   824e0:	9b01      	ldr	r3, [sp, #4]
   824e2:	61ed      	str	r5, [r5, #28]
   824e4:	f8c5 b020 	str.w	fp, [r5, #32]
   824e8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   824ec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   824f0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   824f4:	63bb      	str	r3, [r7, #56]	; 0x38
   824f6:	b003      	add	sp, #12
   824f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824fc:	00082411 	.word	0x00082411
   82500:	00083811 	.word	0x00083811
   82504:	00083835 	.word	0x00083835
   82508:	0008386d 	.word	0x0008386d
   8250c:	0008388d 	.word	0x0008388d

00082510 <__sfp_lock_acquire>:
   82510:	4770      	bx	lr
   82512:	bf00      	nop

00082514 <__sfp_lock_release>:
   82514:	4770      	bx	lr
   82516:	bf00      	nop

00082518 <__libc_fini_array>:
   82518:	b538      	push	{r3, r4, r5, lr}
   8251a:	4d09      	ldr	r5, [pc, #36]	; (82540 <__libc_fini_array+0x28>)
   8251c:	4c09      	ldr	r4, [pc, #36]	; (82544 <__libc_fini_array+0x2c>)
   8251e:	1b64      	subs	r4, r4, r5
   82520:	10a4      	asrs	r4, r4, #2
   82522:	bf18      	it	ne
   82524:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82528:	d005      	beq.n	82536 <__libc_fini_array+0x1e>
   8252a:	3c01      	subs	r4, #1
   8252c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82530:	4798      	blx	r3
   82532:	2c00      	cmp	r4, #0
   82534:	d1f9      	bne.n	8252a <__libc_fini_array+0x12>
   82536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8253a:	f001 bebb 	b.w	842b4 <_fini>
   8253e:	bf00      	nop
   82540:	000842c0 	.word	0x000842c0
   82544:	000842c4 	.word	0x000842c4

00082548 <_fputwc_r>:
   82548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8254c:	8993      	ldrh	r3, [r2, #12]
   8254e:	460f      	mov	r7, r1
   82550:	0499      	lsls	r1, r3, #18
   82552:	b082      	sub	sp, #8
   82554:	4614      	mov	r4, r2
   82556:	4680      	mov	r8, r0
   82558:	d406      	bmi.n	82568 <_fputwc_r+0x20>
   8255a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8255c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82564:	81a3      	strh	r3, [r4, #12]
   82566:	6662      	str	r2, [r4, #100]	; 0x64
   82568:	f000 fb1c 	bl	82ba4 <__locale_mb_cur_max>
   8256c:	2801      	cmp	r0, #1
   8256e:	d03e      	beq.n	825ee <_fputwc_r+0xa6>
   82570:	463a      	mov	r2, r7
   82572:	4640      	mov	r0, r8
   82574:	a901      	add	r1, sp, #4
   82576:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8257a:	f001 fa0f 	bl	8399c <_wcrtomb_r>
   8257e:	1c42      	adds	r2, r0, #1
   82580:	4606      	mov	r6, r0
   82582:	d02d      	beq.n	825e0 <_fputwc_r+0x98>
   82584:	2800      	cmp	r0, #0
   82586:	d03a      	beq.n	825fe <_fputwc_r+0xb6>
   82588:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8258c:	2500      	movs	r5, #0
   8258e:	e009      	b.n	825a4 <_fputwc_r+0x5c>
   82590:	6823      	ldr	r3, [r4, #0]
   82592:	7019      	strb	r1, [r3, #0]
   82594:	6823      	ldr	r3, [r4, #0]
   82596:	3301      	adds	r3, #1
   82598:	6023      	str	r3, [r4, #0]
   8259a:	3501      	adds	r5, #1
   8259c:	42b5      	cmp	r5, r6
   8259e:	d22e      	bcs.n	825fe <_fputwc_r+0xb6>
   825a0:	ab01      	add	r3, sp, #4
   825a2:	5ce9      	ldrb	r1, [r5, r3]
   825a4:	68a3      	ldr	r3, [r4, #8]
   825a6:	3b01      	subs	r3, #1
   825a8:	2b00      	cmp	r3, #0
   825aa:	60a3      	str	r3, [r4, #8]
   825ac:	daf0      	bge.n	82590 <_fputwc_r+0x48>
   825ae:	69a2      	ldr	r2, [r4, #24]
   825b0:	4293      	cmp	r3, r2
   825b2:	db06      	blt.n	825c2 <_fputwc_r+0x7a>
   825b4:	6823      	ldr	r3, [r4, #0]
   825b6:	7019      	strb	r1, [r3, #0]
   825b8:	6823      	ldr	r3, [r4, #0]
   825ba:	7819      	ldrb	r1, [r3, #0]
   825bc:	3301      	adds	r3, #1
   825be:	290a      	cmp	r1, #10
   825c0:	d1ea      	bne.n	82598 <_fputwc_r+0x50>
   825c2:	4640      	mov	r0, r8
   825c4:	4622      	mov	r2, r4
   825c6:	f001 f995 	bl	838f4 <__swbuf_r>
   825ca:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   825ce:	4258      	negs	r0, r3
   825d0:	4158      	adcs	r0, r3
   825d2:	2800      	cmp	r0, #0
   825d4:	d0e1      	beq.n	8259a <_fputwc_r+0x52>
   825d6:	f04f 30ff 	mov.w	r0, #4294967295
   825da:	b002      	add	sp, #8
   825dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   825e0:	89a3      	ldrh	r3, [r4, #12]
   825e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   825e6:	81a3      	strh	r3, [r4, #12]
   825e8:	b002      	add	sp, #8
   825ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   825ee:	1e7b      	subs	r3, r7, #1
   825f0:	2bfe      	cmp	r3, #254	; 0xfe
   825f2:	d8bd      	bhi.n	82570 <_fputwc_r+0x28>
   825f4:	b2f9      	uxtb	r1, r7
   825f6:	4606      	mov	r6, r0
   825f8:	f88d 1004 	strb.w	r1, [sp, #4]
   825fc:	e7c6      	b.n	8258c <_fputwc_r+0x44>
   825fe:	4638      	mov	r0, r7
   82600:	b002      	add	sp, #8
   82602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82606:	bf00      	nop

00082608 <_malloc_trim_r>:
   82608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8260a:	4d23      	ldr	r5, [pc, #140]	; (82698 <_malloc_trim_r+0x90>)
   8260c:	460f      	mov	r7, r1
   8260e:	4604      	mov	r4, r0
   82610:	f000 ff08 	bl	83424 <__malloc_lock>
   82614:	68ab      	ldr	r3, [r5, #8]
   82616:	685e      	ldr	r6, [r3, #4]
   82618:	f026 0603 	bic.w	r6, r6, #3
   8261c:	1bf1      	subs	r1, r6, r7
   8261e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82622:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82626:	f021 010f 	bic.w	r1, r1, #15
   8262a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8262e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82632:	db07      	blt.n	82644 <_malloc_trim_r+0x3c>
   82634:	4620      	mov	r0, r4
   82636:	2100      	movs	r1, #0
   82638:	f001 f8d8 	bl	837ec <_sbrk_r>
   8263c:	68ab      	ldr	r3, [r5, #8]
   8263e:	4433      	add	r3, r6
   82640:	4298      	cmp	r0, r3
   82642:	d004      	beq.n	8264e <_malloc_trim_r+0x46>
   82644:	4620      	mov	r0, r4
   82646:	f000 feef 	bl	83428 <__malloc_unlock>
   8264a:	2000      	movs	r0, #0
   8264c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8264e:	4620      	mov	r0, r4
   82650:	4279      	negs	r1, r7
   82652:	f001 f8cb 	bl	837ec <_sbrk_r>
   82656:	3001      	adds	r0, #1
   82658:	d00d      	beq.n	82676 <_malloc_trim_r+0x6e>
   8265a:	4b10      	ldr	r3, [pc, #64]	; (8269c <_malloc_trim_r+0x94>)
   8265c:	68aa      	ldr	r2, [r5, #8]
   8265e:	6819      	ldr	r1, [r3, #0]
   82660:	1bf6      	subs	r6, r6, r7
   82662:	f046 0601 	orr.w	r6, r6, #1
   82666:	4620      	mov	r0, r4
   82668:	1bc9      	subs	r1, r1, r7
   8266a:	6056      	str	r6, [r2, #4]
   8266c:	6019      	str	r1, [r3, #0]
   8266e:	f000 fedb 	bl	83428 <__malloc_unlock>
   82672:	2001      	movs	r0, #1
   82674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82676:	4620      	mov	r0, r4
   82678:	2100      	movs	r1, #0
   8267a:	f001 f8b7 	bl	837ec <_sbrk_r>
   8267e:	68ab      	ldr	r3, [r5, #8]
   82680:	1ac2      	subs	r2, r0, r3
   82682:	2a0f      	cmp	r2, #15
   82684:	ddde      	ble.n	82644 <_malloc_trim_r+0x3c>
   82686:	4d06      	ldr	r5, [pc, #24]	; (826a0 <_malloc_trim_r+0x98>)
   82688:	4904      	ldr	r1, [pc, #16]	; (8269c <_malloc_trim_r+0x94>)
   8268a:	682d      	ldr	r5, [r5, #0]
   8268c:	f042 0201 	orr.w	r2, r2, #1
   82690:	1b40      	subs	r0, r0, r5
   82692:	605a      	str	r2, [r3, #4]
   82694:	6008      	str	r0, [r1, #0]
   82696:	e7d5      	b.n	82644 <_malloc_trim_r+0x3c>
   82698:	20070590 	.word	0x20070590
   8269c:	20070ae0 	.word	0x20070ae0
   826a0:	2007099c 	.word	0x2007099c

000826a4 <_free_r>:
   826a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   826a8:	460d      	mov	r5, r1
   826aa:	4606      	mov	r6, r0
   826ac:	2900      	cmp	r1, #0
   826ae:	d055      	beq.n	8275c <_free_r+0xb8>
   826b0:	f000 feb8 	bl	83424 <__malloc_lock>
   826b4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   826b8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8282c <_free_r+0x188>
   826bc:	f1a5 0408 	sub.w	r4, r5, #8
   826c0:	f021 0301 	bic.w	r3, r1, #1
   826c4:	18e2      	adds	r2, r4, r3
   826c6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   826ca:	6857      	ldr	r7, [r2, #4]
   826cc:	4290      	cmp	r0, r2
   826ce:	f027 0703 	bic.w	r7, r7, #3
   826d2:	d068      	beq.n	827a6 <_free_r+0x102>
   826d4:	f011 0101 	ands.w	r1, r1, #1
   826d8:	6057      	str	r7, [r2, #4]
   826da:	d032      	beq.n	82742 <_free_r+0x9e>
   826dc:	2100      	movs	r1, #0
   826de:	19d0      	adds	r0, r2, r7
   826e0:	6840      	ldr	r0, [r0, #4]
   826e2:	07c0      	lsls	r0, r0, #31
   826e4:	d406      	bmi.n	826f4 <_free_r+0x50>
   826e6:	443b      	add	r3, r7
   826e8:	6890      	ldr	r0, [r2, #8]
   826ea:	2900      	cmp	r1, #0
   826ec:	d04d      	beq.n	8278a <_free_r+0xe6>
   826ee:	68d2      	ldr	r2, [r2, #12]
   826f0:	60c2      	str	r2, [r0, #12]
   826f2:	6090      	str	r0, [r2, #8]
   826f4:	f043 0201 	orr.w	r2, r3, #1
   826f8:	6062      	str	r2, [r4, #4]
   826fa:	50e3      	str	r3, [r4, r3]
   826fc:	b9e1      	cbnz	r1, 82738 <_free_r+0x94>
   826fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82702:	d32d      	bcc.n	82760 <_free_r+0xbc>
   82704:	0a5a      	lsrs	r2, r3, #9
   82706:	2a04      	cmp	r2, #4
   82708:	d869      	bhi.n	827de <_free_r+0x13a>
   8270a:	0998      	lsrs	r0, r3, #6
   8270c:	3038      	adds	r0, #56	; 0x38
   8270e:	0041      	lsls	r1, r0, #1
   82710:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82714:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82718:	4944      	ldr	r1, [pc, #272]	; (8282c <_free_r+0x188>)
   8271a:	4562      	cmp	r2, ip
   8271c:	d065      	beq.n	827ea <_free_r+0x146>
   8271e:	6851      	ldr	r1, [r2, #4]
   82720:	f021 0103 	bic.w	r1, r1, #3
   82724:	428b      	cmp	r3, r1
   82726:	d202      	bcs.n	8272e <_free_r+0x8a>
   82728:	6892      	ldr	r2, [r2, #8]
   8272a:	4594      	cmp	ip, r2
   8272c:	d1f7      	bne.n	8271e <_free_r+0x7a>
   8272e:	68d3      	ldr	r3, [r2, #12]
   82730:	60e3      	str	r3, [r4, #12]
   82732:	60a2      	str	r2, [r4, #8]
   82734:	609c      	str	r4, [r3, #8]
   82736:	60d4      	str	r4, [r2, #12]
   82738:	4630      	mov	r0, r6
   8273a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8273e:	f000 be73 	b.w	83428 <__malloc_unlock>
   82742:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82746:	f10c 0808 	add.w	r8, ip, #8
   8274a:	1b64      	subs	r4, r4, r5
   8274c:	68a0      	ldr	r0, [r4, #8]
   8274e:	442b      	add	r3, r5
   82750:	4540      	cmp	r0, r8
   82752:	d042      	beq.n	827da <_free_r+0x136>
   82754:	68e5      	ldr	r5, [r4, #12]
   82756:	60c5      	str	r5, [r0, #12]
   82758:	60a8      	str	r0, [r5, #8]
   8275a:	e7c0      	b.n	826de <_free_r+0x3a>
   8275c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82760:	08db      	lsrs	r3, r3, #3
   82762:	109a      	asrs	r2, r3, #2
   82764:	2001      	movs	r0, #1
   82766:	4090      	lsls	r0, r2
   82768:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8276c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82770:	689a      	ldr	r2, [r3, #8]
   82772:	4301      	orrs	r1, r0
   82774:	60a2      	str	r2, [r4, #8]
   82776:	60e3      	str	r3, [r4, #12]
   82778:	f8cc 1004 	str.w	r1, [ip, #4]
   8277c:	4630      	mov	r0, r6
   8277e:	609c      	str	r4, [r3, #8]
   82780:	60d4      	str	r4, [r2, #12]
   82782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82786:	f000 be4f 	b.w	83428 <__malloc_unlock>
   8278a:	4d29      	ldr	r5, [pc, #164]	; (82830 <_free_r+0x18c>)
   8278c:	42a8      	cmp	r0, r5
   8278e:	d1ae      	bne.n	826ee <_free_r+0x4a>
   82790:	f043 0201 	orr.w	r2, r3, #1
   82794:	f8cc 4014 	str.w	r4, [ip, #20]
   82798:	f8cc 4010 	str.w	r4, [ip, #16]
   8279c:	60e0      	str	r0, [r4, #12]
   8279e:	60a0      	str	r0, [r4, #8]
   827a0:	6062      	str	r2, [r4, #4]
   827a2:	50e3      	str	r3, [r4, r3]
   827a4:	e7c8      	b.n	82738 <_free_r+0x94>
   827a6:	441f      	add	r7, r3
   827a8:	07cb      	lsls	r3, r1, #31
   827aa:	d407      	bmi.n	827bc <_free_r+0x118>
   827ac:	f855 1c08 	ldr.w	r1, [r5, #-8]
   827b0:	1a64      	subs	r4, r4, r1
   827b2:	68e3      	ldr	r3, [r4, #12]
   827b4:	68a2      	ldr	r2, [r4, #8]
   827b6:	440f      	add	r7, r1
   827b8:	60d3      	str	r3, [r2, #12]
   827ba:	609a      	str	r2, [r3, #8]
   827bc:	4b1d      	ldr	r3, [pc, #116]	; (82834 <_free_r+0x190>)
   827be:	f047 0201 	orr.w	r2, r7, #1
   827c2:	681b      	ldr	r3, [r3, #0]
   827c4:	6062      	str	r2, [r4, #4]
   827c6:	429f      	cmp	r7, r3
   827c8:	f8cc 4008 	str.w	r4, [ip, #8]
   827cc:	d3b4      	bcc.n	82738 <_free_r+0x94>
   827ce:	4b1a      	ldr	r3, [pc, #104]	; (82838 <_free_r+0x194>)
   827d0:	4630      	mov	r0, r6
   827d2:	6819      	ldr	r1, [r3, #0]
   827d4:	f7ff ff18 	bl	82608 <_malloc_trim_r>
   827d8:	e7ae      	b.n	82738 <_free_r+0x94>
   827da:	2101      	movs	r1, #1
   827dc:	e77f      	b.n	826de <_free_r+0x3a>
   827de:	2a14      	cmp	r2, #20
   827e0:	d80b      	bhi.n	827fa <_free_r+0x156>
   827e2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   827e6:	0041      	lsls	r1, r0, #1
   827e8:	e792      	b.n	82710 <_free_r+0x6c>
   827ea:	1080      	asrs	r0, r0, #2
   827ec:	2501      	movs	r5, #1
   827ee:	4085      	lsls	r5, r0
   827f0:	6848      	ldr	r0, [r1, #4]
   827f2:	4613      	mov	r3, r2
   827f4:	4328      	orrs	r0, r5
   827f6:	6048      	str	r0, [r1, #4]
   827f8:	e79a      	b.n	82730 <_free_r+0x8c>
   827fa:	2a54      	cmp	r2, #84	; 0x54
   827fc:	d803      	bhi.n	82806 <_free_r+0x162>
   827fe:	0b18      	lsrs	r0, r3, #12
   82800:	306e      	adds	r0, #110	; 0x6e
   82802:	0041      	lsls	r1, r0, #1
   82804:	e784      	b.n	82710 <_free_r+0x6c>
   82806:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8280a:	d803      	bhi.n	82814 <_free_r+0x170>
   8280c:	0bd8      	lsrs	r0, r3, #15
   8280e:	3077      	adds	r0, #119	; 0x77
   82810:	0041      	lsls	r1, r0, #1
   82812:	e77d      	b.n	82710 <_free_r+0x6c>
   82814:	f240 5154 	movw	r1, #1364	; 0x554
   82818:	428a      	cmp	r2, r1
   8281a:	d803      	bhi.n	82824 <_free_r+0x180>
   8281c:	0c98      	lsrs	r0, r3, #18
   8281e:	307c      	adds	r0, #124	; 0x7c
   82820:	0041      	lsls	r1, r0, #1
   82822:	e775      	b.n	82710 <_free_r+0x6c>
   82824:	21fc      	movs	r1, #252	; 0xfc
   82826:	207e      	movs	r0, #126	; 0x7e
   82828:	e772      	b.n	82710 <_free_r+0x6c>
   8282a:	bf00      	nop
   8282c:	20070590 	.word	0x20070590
   82830:	20070598 	.word	0x20070598
   82834:	20070998 	.word	0x20070998
   82838:	20070adc 	.word	0x20070adc

0008283c <__sfvwrite_r>:
   8283c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82840:	6893      	ldr	r3, [r2, #8]
   82842:	b083      	sub	sp, #12
   82844:	4616      	mov	r6, r2
   82846:	4681      	mov	r9, r0
   82848:	460c      	mov	r4, r1
   8284a:	b32b      	cbz	r3, 82898 <__sfvwrite_r+0x5c>
   8284c:	898b      	ldrh	r3, [r1, #12]
   8284e:	0719      	lsls	r1, r3, #28
   82850:	d526      	bpl.n	828a0 <__sfvwrite_r+0x64>
   82852:	6922      	ldr	r2, [r4, #16]
   82854:	b322      	cbz	r2, 828a0 <__sfvwrite_r+0x64>
   82856:	f003 0202 	and.w	r2, r3, #2
   8285a:	b292      	uxth	r2, r2
   8285c:	6835      	ldr	r5, [r6, #0]
   8285e:	2a00      	cmp	r2, #0
   82860:	d02c      	beq.n	828bc <__sfvwrite_r+0x80>
   82862:	f04f 0a00 	mov.w	sl, #0
   82866:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 82b50 <__sfvwrite_r+0x314>
   8286a:	46d0      	mov	r8, sl
   8286c:	45d8      	cmp	r8, fp
   8286e:	bf34      	ite	cc
   82870:	4643      	movcc	r3, r8
   82872:	465b      	movcs	r3, fp
   82874:	4652      	mov	r2, sl
   82876:	4648      	mov	r0, r9
   82878:	f1b8 0f00 	cmp.w	r8, #0
   8287c:	d04f      	beq.n	8291e <__sfvwrite_r+0xe2>
   8287e:	69e1      	ldr	r1, [r4, #28]
   82880:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82882:	47b8      	blx	r7
   82884:	2800      	cmp	r0, #0
   82886:	dd56      	ble.n	82936 <__sfvwrite_r+0xfa>
   82888:	68b3      	ldr	r3, [r6, #8]
   8288a:	4482      	add	sl, r0
   8288c:	1a1b      	subs	r3, r3, r0
   8288e:	ebc0 0808 	rsb	r8, r0, r8
   82892:	60b3      	str	r3, [r6, #8]
   82894:	2b00      	cmp	r3, #0
   82896:	d1e9      	bne.n	8286c <__sfvwrite_r+0x30>
   82898:	2000      	movs	r0, #0
   8289a:	b003      	add	sp, #12
   8289c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   828a0:	4648      	mov	r0, r9
   828a2:	4621      	mov	r1, r4
   828a4:	f7ff fc88 	bl	821b8 <__swsetup_r>
   828a8:	2800      	cmp	r0, #0
   828aa:	f040 8148 	bne.w	82b3e <__sfvwrite_r+0x302>
   828ae:	89a3      	ldrh	r3, [r4, #12]
   828b0:	6835      	ldr	r5, [r6, #0]
   828b2:	f003 0202 	and.w	r2, r3, #2
   828b6:	b292      	uxth	r2, r2
   828b8:	2a00      	cmp	r2, #0
   828ba:	d1d2      	bne.n	82862 <__sfvwrite_r+0x26>
   828bc:	f013 0a01 	ands.w	sl, r3, #1
   828c0:	d142      	bne.n	82948 <__sfvwrite_r+0x10c>
   828c2:	46d0      	mov	r8, sl
   828c4:	f1b8 0f00 	cmp.w	r8, #0
   828c8:	d023      	beq.n	82912 <__sfvwrite_r+0xd6>
   828ca:	059a      	lsls	r2, r3, #22
   828cc:	68a7      	ldr	r7, [r4, #8]
   828ce:	d576      	bpl.n	829be <__sfvwrite_r+0x182>
   828d0:	45b8      	cmp	r8, r7
   828d2:	f0c0 80a4 	bcc.w	82a1e <__sfvwrite_r+0x1e2>
   828d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   828da:	f040 80b2 	bne.w	82a42 <__sfvwrite_r+0x206>
   828de:	6820      	ldr	r0, [r4, #0]
   828e0:	46bb      	mov	fp, r7
   828e2:	4651      	mov	r1, sl
   828e4:	465a      	mov	r2, fp
   828e6:	f000 fd37 	bl	83358 <memmove>
   828ea:	68a2      	ldr	r2, [r4, #8]
   828ec:	6821      	ldr	r1, [r4, #0]
   828ee:	1bd2      	subs	r2, r2, r7
   828f0:	eb01 030b 	add.w	r3, r1, fp
   828f4:	60a2      	str	r2, [r4, #8]
   828f6:	6023      	str	r3, [r4, #0]
   828f8:	4642      	mov	r2, r8
   828fa:	68b3      	ldr	r3, [r6, #8]
   828fc:	4492      	add	sl, r2
   828fe:	1a9b      	subs	r3, r3, r2
   82900:	ebc2 0808 	rsb	r8, r2, r8
   82904:	60b3      	str	r3, [r6, #8]
   82906:	2b00      	cmp	r3, #0
   82908:	d0c6      	beq.n	82898 <__sfvwrite_r+0x5c>
   8290a:	89a3      	ldrh	r3, [r4, #12]
   8290c:	f1b8 0f00 	cmp.w	r8, #0
   82910:	d1db      	bne.n	828ca <__sfvwrite_r+0x8e>
   82912:	f8d5 a000 	ldr.w	sl, [r5]
   82916:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8291a:	3508      	adds	r5, #8
   8291c:	e7d2      	b.n	828c4 <__sfvwrite_r+0x88>
   8291e:	f8d5 a000 	ldr.w	sl, [r5]
   82922:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82926:	3508      	adds	r5, #8
   82928:	e7a0      	b.n	8286c <__sfvwrite_r+0x30>
   8292a:	4648      	mov	r0, r9
   8292c:	4621      	mov	r1, r4
   8292e:	f7ff fd59 	bl	823e4 <_fflush_r>
   82932:	2800      	cmp	r0, #0
   82934:	d059      	beq.n	829ea <__sfvwrite_r+0x1ae>
   82936:	89a3      	ldrh	r3, [r4, #12]
   82938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8293c:	f04f 30ff 	mov.w	r0, #4294967295
   82940:	81a3      	strh	r3, [r4, #12]
   82942:	b003      	add	sp, #12
   82944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82948:	4692      	mov	sl, r2
   8294a:	9201      	str	r2, [sp, #4]
   8294c:	4693      	mov	fp, r2
   8294e:	4690      	mov	r8, r2
   82950:	f1b8 0f00 	cmp.w	r8, #0
   82954:	d02b      	beq.n	829ae <__sfvwrite_r+0x172>
   82956:	9f01      	ldr	r7, [sp, #4]
   82958:	2f00      	cmp	r7, #0
   8295a:	d064      	beq.n	82a26 <__sfvwrite_r+0x1ea>
   8295c:	6820      	ldr	r0, [r4, #0]
   8295e:	6921      	ldr	r1, [r4, #16]
   82960:	45c2      	cmp	sl, r8
   82962:	bf34      	ite	cc
   82964:	4653      	movcc	r3, sl
   82966:	4643      	movcs	r3, r8
   82968:	4288      	cmp	r0, r1
   8296a:	461f      	mov	r7, r3
   8296c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   82970:	6962      	ldr	r2, [r4, #20]
   82972:	d903      	bls.n	8297c <__sfvwrite_r+0x140>
   82974:	4494      	add	ip, r2
   82976:	4563      	cmp	r3, ip
   82978:	f300 80ae 	bgt.w	82ad8 <__sfvwrite_r+0x29c>
   8297c:	4293      	cmp	r3, r2
   8297e:	db36      	blt.n	829ee <__sfvwrite_r+0x1b2>
   82980:	4613      	mov	r3, r2
   82982:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82984:	4648      	mov	r0, r9
   82986:	69e1      	ldr	r1, [r4, #28]
   82988:	465a      	mov	r2, fp
   8298a:	47b8      	blx	r7
   8298c:	1e07      	subs	r7, r0, #0
   8298e:	ddd2      	ble.n	82936 <__sfvwrite_r+0xfa>
   82990:	ebba 0a07 	subs.w	sl, sl, r7
   82994:	d03a      	beq.n	82a0c <__sfvwrite_r+0x1d0>
   82996:	68b3      	ldr	r3, [r6, #8]
   82998:	44bb      	add	fp, r7
   8299a:	1bdb      	subs	r3, r3, r7
   8299c:	ebc7 0808 	rsb	r8, r7, r8
   829a0:	60b3      	str	r3, [r6, #8]
   829a2:	2b00      	cmp	r3, #0
   829a4:	f43f af78 	beq.w	82898 <__sfvwrite_r+0x5c>
   829a8:	f1b8 0f00 	cmp.w	r8, #0
   829ac:	d1d3      	bne.n	82956 <__sfvwrite_r+0x11a>
   829ae:	2700      	movs	r7, #0
   829b0:	f8d5 b000 	ldr.w	fp, [r5]
   829b4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   829b8:	9701      	str	r7, [sp, #4]
   829ba:	3508      	adds	r5, #8
   829bc:	e7c8      	b.n	82950 <__sfvwrite_r+0x114>
   829be:	6820      	ldr	r0, [r4, #0]
   829c0:	6923      	ldr	r3, [r4, #16]
   829c2:	4298      	cmp	r0, r3
   829c4:	d802      	bhi.n	829cc <__sfvwrite_r+0x190>
   829c6:	6963      	ldr	r3, [r4, #20]
   829c8:	4598      	cmp	r8, r3
   829ca:	d272      	bcs.n	82ab2 <__sfvwrite_r+0x276>
   829cc:	45b8      	cmp	r8, r7
   829ce:	bf38      	it	cc
   829d0:	4647      	movcc	r7, r8
   829d2:	463a      	mov	r2, r7
   829d4:	4651      	mov	r1, sl
   829d6:	f000 fcbf 	bl	83358 <memmove>
   829da:	68a3      	ldr	r3, [r4, #8]
   829dc:	6822      	ldr	r2, [r4, #0]
   829de:	1bdb      	subs	r3, r3, r7
   829e0:	443a      	add	r2, r7
   829e2:	60a3      	str	r3, [r4, #8]
   829e4:	6022      	str	r2, [r4, #0]
   829e6:	2b00      	cmp	r3, #0
   829e8:	d09f      	beq.n	8292a <__sfvwrite_r+0xee>
   829ea:	463a      	mov	r2, r7
   829ec:	e785      	b.n	828fa <__sfvwrite_r+0xbe>
   829ee:	461a      	mov	r2, r3
   829f0:	4659      	mov	r1, fp
   829f2:	9300      	str	r3, [sp, #0]
   829f4:	f000 fcb0 	bl	83358 <memmove>
   829f8:	9b00      	ldr	r3, [sp, #0]
   829fa:	68a1      	ldr	r1, [r4, #8]
   829fc:	6822      	ldr	r2, [r4, #0]
   829fe:	1ac9      	subs	r1, r1, r3
   82a00:	ebba 0a07 	subs.w	sl, sl, r7
   82a04:	4413      	add	r3, r2
   82a06:	60a1      	str	r1, [r4, #8]
   82a08:	6023      	str	r3, [r4, #0]
   82a0a:	d1c4      	bne.n	82996 <__sfvwrite_r+0x15a>
   82a0c:	4648      	mov	r0, r9
   82a0e:	4621      	mov	r1, r4
   82a10:	f7ff fce8 	bl	823e4 <_fflush_r>
   82a14:	2800      	cmp	r0, #0
   82a16:	d18e      	bne.n	82936 <__sfvwrite_r+0xfa>
   82a18:	f8cd a004 	str.w	sl, [sp, #4]
   82a1c:	e7bb      	b.n	82996 <__sfvwrite_r+0x15a>
   82a1e:	6820      	ldr	r0, [r4, #0]
   82a20:	4647      	mov	r7, r8
   82a22:	46c3      	mov	fp, r8
   82a24:	e75d      	b.n	828e2 <__sfvwrite_r+0xa6>
   82a26:	4658      	mov	r0, fp
   82a28:	210a      	movs	r1, #10
   82a2a:	4642      	mov	r2, r8
   82a2c:	f000 fbd4 	bl	831d8 <memchr>
   82a30:	2800      	cmp	r0, #0
   82a32:	d07f      	beq.n	82b34 <__sfvwrite_r+0x2f8>
   82a34:	f100 0a01 	add.w	sl, r0, #1
   82a38:	2701      	movs	r7, #1
   82a3a:	ebcb 0a0a 	rsb	sl, fp, sl
   82a3e:	9701      	str	r7, [sp, #4]
   82a40:	e78c      	b.n	8295c <__sfvwrite_r+0x120>
   82a42:	6822      	ldr	r2, [r4, #0]
   82a44:	6921      	ldr	r1, [r4, #16]
   82a46:	6967      	ldr	r7, [r4, #20]
   82a48:	ebc1 0c02 	rsb	ip, r1, r2
   82a4c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82a50:	f10c 0201 	add.w	r2, ip, #1
   82a54:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82a58:	4442      	add	r2, r8
   82a5a:	107f      	asrs	r7, r7, #1
   82a5c:	4297      	cmp	r7, r2
   82a5e:	bf34      	ite	cc
   82a60:	4617      	movcc	r7, r2
   82a62:	463a      	movcs	r2, r7
   82a64:	055b      	lsls	r3, r3, #21
   82a66:	d54f      	bpl.n	82b08 <__sfvwrite_r+0x2cc>
   82a68:	4611      	mov	r1, r2
   82a6a:	4648      	mov	r0, r9
   82a6c:	f8cd c000 	str.w	ip, [sp]
   82a70:	f000 f916 	bl	82ca0 <_malloc_r>
   82a74:	f8dd c000 	ldr.w	ip, [sp]
   82a78:	4683      	mov	fp, r0
   82a7a:	2800      	cmp	r0, #0
   82a7c:	d062      	beq.n	82b44 <__sfvwrite_r+0x308>
   82a7e:	4662      	mov	r2, ip
   82a80:	6921      	ldr	r1, [r4, #16]
   82a82:	f8cd c000 	str.w	ip, [sp]
   82a86:	f000 fbf1 	bl	8326c <memcpy>
   82a8a:	89a2      	ldrh	r2, [r4, #12]
   82a8c:	f8dd c000 	ldr.w	ip, [sp]
   82a90:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82a94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82a98:	81a2      	strh	r2, [r4, #12]
   82a9a:	eb0b 000c 	add.w	r0, fp, ip
   82a9e:	ebcc 0207 	rsb	r2, ip, r7
   82aa2:	f8c4 b010 	str.w	fp, [r4, #16]
   82aa6:	6167      	str	r7, [r4, #20]
   82aa8:	6020      	str	r0, [r4, #0]
   82aaa:	60a2      	str	r2, [r4, #8]
   82aac:	4647      	mov	r7, r8
   82aae:	46c3      	mov	fp, r8
   82ab0:	e717      	b.n	828e2 <__sfvwrite_r+0xa6>
   82ab2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82ab6:	4590      	cmp	r8, r2
   82ab8:	bf38      	it	cc
   82aba:	4642      	movcc	r2, r8
   82abc:	fb92 f2f3 	sdiv	r2, r2, r3
   82ac0:	fb02 f303 	mul.w	r3, r2, r3
   82ac4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82ac6:	4648      	mov	r0, r9
   82ac8:	69e1      	ldr	r1, [r4, #28]
   82aca:	4652      	mov	r2, sl
   82acc:	47b8      	blx	r7
   82ace:	2800      	cmp	r0, #0
   82ad0:	f77f af31 	ble.w	82936 <__sfvwrite_r+0xfa>
   82ad4:	4602      	mov	r2, r0
   82ad6:	e710      	b.n	828fa <__sfvwrite_r+0xbe>
   82ad8:	4662      	mov	r2, ip
   82ada:	4659      	mov	r1, fp
   82adc:	f8cd c000 	str.w	ip, [sp]
   82ae0:	f000 fc3a 	bl	83358 <memmove>
   82ae4:	f8dd c000 	ldr.w	ip, [sp]
   82ae8:	6823      	ldr	r3, [r4, #0]
   82aea:	4648      	mov	r0, r9
   82aec:	4463      	add	r3, ip
   82aee:	6023      	str	r3, [r4, #0]
   82af0:	4621      	mov	r1, r4
   82af2:	f8cd c000 	str.w	ip, [sp]
   82af6:	f7ff fc75 	bl	823e4 <_fflush_r>
   82afa:	f8dd c000 	ldr.w	ip, [sp]
   82afe:	2800      	cmp	r0, #0
   82b00:	f47f af19 	bne.w	82936 <__sfvwrite_r+0xfa>
   82b04:	4667      	mov	r7, ip
   82b06:	e743      	b.n	82990 <__sfvwrite_r+0x154>
   82b08:	4648      	mov	r0, r9
   82b0a:	f8cd c000 	str.w	ip, [sp]
   82b0e:	f000 fc8d 	bl	8342c <_realloc_r>
   82b12:	f8dd c000 	ldr.w	ip, [sp]
   82b16:	4683      	mov	fp, r0
   82b18:	2800      	cmp	r0, #0
   82b1a:	d1be      	bne.n	82a9a <__sfvwrite_r+0x25e>
   82b1c:	4648      	mov	r0, r9
   82b1e:	6921      	ldr	r1, [r4, #16]
   82b20:	f7ff fdc0 	bl	826a4 <_free_r>
   82b24:	89a3      	ldrh	r3, [r4, #12]
   82b26:	220c      	movs	r2, #12
   82b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82b2c:	b29b      	uxth	r3, r3
   82b2e:	f8c9 2000 	str.w	r2, [r9]
   82b32:	e701      	b.n	82938 <__sfvwrite_r+0xfc>
   82b34:	2701      	movs	r7, #1
   82b36:	f108 0a01 	add.w	sl, r8, #1
   82b3a:	9701      	str	r7, [sp, #4]
   82b3c:	e70e      	b.n	8295c <__sfvwrite_r+0x120>
   82b3e:	f04f 30ff 	mov.w	r0, #4294967295
   82b42:	e6aa      	b.n	8289a <__sfvwrite_r+0x5e>
   82b44:	230c      	movs	r3, #12
   82b46:	f8c9 3000 	str.w	r3, [r9]
   82b4a:	89a3      	ldrh	r3, [r4, #12]
   82b4c:	e6f4      	b.n	82938 <__sfvwrite_r+0xfc>
   82b4e:	bf00      	nop
   82b50:	7ffffc00 	.word	0x7ffffc00

00082b54 <_fwalk>:
   82b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82b58:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   82b5c:	4688      	mov	r8, r1
   82b5e:	d019      	beq.n	82b94 <_fwalk+0x40>
   82b60:	2600      	movs	r6, #0
   82b62:	687d      	ldr	r5, [r7, #4]
   82b64:	68bc      	ldr	r4, [r7, #8]
   82b66:	3d01      	subs	r5, #1
   82b68:	d40e      	bmi.n	82b88 <_fwalk+0x34>
   82b6a:	89a3      	ldrh	r3, [r4, #12]
   82b6c:	3d01      	subs	r5, #1
   82b6e:	2b01      	cmp	r3, #1
   82b70:	d906      	bls.n	82b80 <_fwalk+0x2c>
   82b72:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82b76:	4620      	mov	r0, r4
   82b78:	3301      	adds	r3, #1
   82b7a:	d001      	beq.n	82b80 <_fwalk+0x2c>
   82b7c:	47c0      	blx	r8
   82b7e:	4306      	orrs	r6, r0
   82b80:	1c6b      	adds	r3, r5, #1
   82b82:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82b86:	d1f0      	bne.n	82b6a <_fwalk+0x16>
   82b88:	683f      	ldr	r7, [r7, #0]
   82b8a:	2f00      	cmp	r7, #0
   82b8c:	d1e9      	bne.n	82b62 <_fwalk+0xe>
   82b8e:	4630      	mov	r0, r6
   82b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b94:	463e      	mov	r6, r7
   82b96:	4630      	mov	r0, r6
   82b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082b9c <__locale_charset>:
   82b9c:	4800      	ldr	r0, [pc, #0]	; (82ba0 <__locale_charset+0x4>)
   82b9e:	4770      	bx	lr
   82ba0:	2007056c 	.word	0x2007056c

00082ba4 <__locale_mb_cur_max>:
   82ba4:	4b01      	ldr	r3, [pc, #4]	; (82bac <__locale_mb_cur_max+0x8>)
   82ba6:	6818      	ldr	r0, [r3, #0]
   82ba8:	4770      	bx	lr
   82baa:	bf00      	nop
   82bac:	2007058c 	.word	0x2007058c

00082bb0 <__smakebuf_r>:
   82bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
   82bb2:	898b      	ldrh	r3, [r1, #12]
   82bb4:	b091      	sub	sp, #68	; 0x44
   82bb6:	b29a      	uxth	r2, r3
   82bb8:	0796      	lsls	r6, r2, #30
   82bba:	460c      	mov	r4, r1
   82bbc:	4605      	mov	r5, r0
   82bbe:	d437      	bmi.n	82c30 <__smakebuf_r+0x80>
   82bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82bc4:	2900      	cmp	r1, #0
   82bc6:	db17      	blt.n	82bf8 <__smakebuf_r+0x48>
   82bc8:	aa01      	add	r2, sp, #4
   82bca:	f000 ffdf 	bl	83b8c <_fstat_r>
   82bce:	2800      	cmp	r0, #0
   82bd0:	db10      	blt.n	82bf4 <__smakebuf_r+0x44>
   82bd2:	9b02      	ldr	r3, [sp, #8]
   82bd4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82bd8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   82bdc:	424f      	negs	r7, r1
   82bde:	414f      	adcs	r7, r1
   82be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82be4:	d02c      	beq.n	82c40 <__smakebuf_r+0x90>
   82be6:	89a3      	ldrh	r3, [r4, #12]
   82be8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82bec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82bf0:	81a3      	strh	r3, [r4, #12]
   82bf2:	e00b      	b.n	82c0c <__smakebuf_r+0x5c>
   82bf4:	89a3      	ldrh	r3, [r4, #12]
   82bf6:	b29a      	uxth	r2, r3
   82bf8:	f012 0f80 	tst.w	r2, #128	; 0x80
   82bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82c00:	81a3      	strh	r3, [r4, #12]
   82c02:	bf14      	ite	ne
   82c04:	2640      	movne	r6, #64	; 0x40
   82c06:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   82c0a:	2700      	movs	r7, #0
   82c0c:	4628      	mov	r0, r5
   82c0e:	4631      	mov	r1, r6
   82c10:	f000 f846 	bl	82ca0 <_malloc_r>
   82c14:	89a3      	ldrh	r3, [r4, #12]
   82c16:	2800      	cmp	r0, #0
   82c18:	d029      	beq.n	82c6e <__smakebuf_r+0xbe>
   82c1a:	4a1b      	ldr	r2, [pc, #108]	; (82c88 <__smakebuf_r+0xd8>)
   82c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82c20:	63ea      	str	r2, [r5, #60]	; 0x3c
   82c22:	81a3      	strh	r3, [r4, #12]
   82c24:	6020      	str	r0, [r4, #0]
   82c26:	6120      	str	r0, [r4, #16]
   82c28:	6166      	str	r6, [r4, #20]
   82c2a:	b9a7      	cbnz	r7, 82c56 <__smakebuf_r+0xa6>
   82c2c:	b011      	add	sp, #68	; 0x44
   82c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82c30:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82c34:	2201      	movs	r2, #1
   82c36:	600b      	str	r3, [r1, #0]
   82c38:	610b      	str	r3, [r1, #16]
   82c3a:	614a      	str	r2, [r1, #20]
   82c3c:	b011      	add	sp, #68	; 0x44
   82c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82c40:	4a12      	ldr	r2, [pc, #72]	; (82c8c <__smakebuf_r+0xdc>)
   82c42:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82c44:	4293      	cmp	r3, r2
   82c46:	d1ce      	bne.n	82be6 <__smakebuf_r+0x36>
   82c48:	89a3      	ldrh	r3, [r4, #12]
   82c4a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82c4e:	4333      	orrs	r3, r6
   82c50:	81a3      	strh	r3, [r4, #12]
   82c52:	64e6      	str	r6, [r4, #76]	; 0x4c
   82c54:	e7da      	b.n	82c0c <__smakebuf_r+0x5c>
   82c56:	4628      	mov	r0, r5
   82c58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82c5c:	f000 ffaa 	bl	83bb4 <_isatty_r>
   82c60:	2800      	cmp	r0, #0
   82c62:	d0e3      	beq.n	82c2c <__smakebuf_r+0x7c>
   82c64:	89a3      	ldrh	r3, [r4, #12]
   82c66:	f043 0301 	orr.w	r3, r3, #1
   82c6a:	81a3      	strh	r3, [r4, #12]
   82c6c:	e7de      	b.n	82c2c <__smakebuf_r+0x7c>
   82c6e:	059a      	lsls	r2, r3, #22
   82c70:	d4dc      	bmi.n	82c2c <__smakebuf_r+0x7c>
   82c72:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82c76:	f043 0302 	orr.w	r3, r3, #2
   82c7a:	2101      	movs	r1, #1
   82c7c:	81a3      	strh	r3, [r4, #12]
   82c7e:	6022      	str	r2, [r4, #0]
   82c80:	6122      	str	r2, [r4, #16]
   82c82:	6161      	str	r1, [r4, #20]
   82c84:	e7d2      	b.n	82c2c <__smakebuf_r+0x7c>
   82c86:	bf00      	nop
   82c88:	00082411 	.word	0x00082411
   82c8c:	0008386d 	.word	0x0008386d

00082c90 <malloc>:
   82c90:	4b02      	ldr	r3, [pc, #8]	; (82c9c <malloc+0xc>)
   82c92:	4601      	mov	r1, r0
   82c94:	6818      	ldr	r0, [r3, #0]
   82c96:	f000 b803 	b.w	82ca0 <_malloc_r>
   82c9a:	bf00      	nop
   82c9c:	20070568 	.word	0x20070568

00082ca0 <_malloc_r>:
   82ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82ca4:	f101 050b 	add.w	r5, r1, #11
   82ca8:	2d16      	cmp	r5, #22
   82caa:	b083      	sub	sp, #12
   82cac:	4606      	mov	r6, r0
   82cae:	d927      	bls.n	82d00 <_malloc_r+0x60>
   82cb0:	f035 0507 	bics.w	r5, r5, #7
   82cb4:	d427      	bmi.n	82d06 <_malloc_r+0x66>
   82cb6:	42a9      	cmp	r1, r5
   82cb8:	d825      	bhi.n	82d06 <_malloc_r+0x66>
   82cba:	4630      	mov	r0, r6
   82cbc:	f000 fbb2 	bl	83424 <__malloc_lock>
   82cc0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82cc4:	d226      	bcs.n	82d14 <_malloc_r+0x74>
   82cc6:	4fc1      	ldr	r7, [pc, #772]	; (82fcc <_malloc_r+0x32c>)
   82cc8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82ccc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82cd0:	68dc      	ldr	r4, [r3, #12]
   82cd2:	429c      	cmp	r4, r3
   82cd4:	f000 81d2 	beq.w	8307c <_malloc_r+0x3dc>
   82cd8:	6863      	ldr	r3, [r4, #4]
   82cda:	68e2      	ldr	r2, [r4, #12]
   82cdc:	f023 0303 	bic.w	r3, r3, #3
   82ce0:	4423      	add	r3, r4
   82ce2:	6858      	ldr	r0, [r3, #4]
   82ce4:	68a1      	ldr	r1, [r4, #8]
   82ce6:	f040 0501 	orr.w	r5, r0, #1
   82cea:	60ca      	str	r2, [r1, #12]
   82cec:	4630      	mov	r0, r6
   82cee:	6091      	str	r1, [r2, #8]
   82cf0:	605d      	str	r5, [r3, #4]
   82cf2:	f000 fb99 	bl	83428 <__malloc_unlock>
   82cf6:	3408      	adds	r4, #8
   82cf8:	4620      	mov	r0, r4
   82cfa:	b003      	add	sp, #12
   82cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d00:	2510      	movs	r5, #16
   82d02:	42a9      	cmp	r1, r5
   82d04:	d9d9      	bls.n	82cba <_malloc_r+0x1a>
   82d06:	2400      	movs	r4, #0
   82d08:	230c      	movs	r3, #12
   82d0a:	4620      	mov	r0, r4
   82d0c:	6033      	str	r3, [r6, #0]
   82d0e:	b003      	add	sp, #12
   82d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d14:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82d18:	f000 8089 	beq.w	82e2e <_malloc_r+0x18e>
   82d1c:	f1bc 0f04 	cmp.w	ip, #4
   82d20:	f200 8160 	bhi.w	82fe4 <_malloc_r+0x344>
   82d24:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82d28:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82d2c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d30:	4fa6      	ldr	r7, [pc, #664]	; (82fcc <_malloc_r+0x32c>)
   82d32:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82d36:	68cc      	ldr	r4, [r1, #12]
   82d38:	42a1      	cmp	r1, r4
   82d3a:	d105      	bne.n	82d48 <_malloc_r+0xa8>
   82d3c:	e00c      	b.n	82d58 <_malloc_r+0xb8>
   82d3e:	2b00      	cmp	r3, #0
   82d40:	da79      	bge.n	82e36 <_malloc_r+0x196>
   82d42:	68e4      	ldr	r4, [r4, #12]
   82d44:	42a1      	cmp	r1, r4
   82d46:	d007      	beq.n	82d58 <_malloc_r+0xb8>
   82d48:	6862      	ldr	r2, [r4, #4]
   82d4a:	f022 0203 	bic.w	r2, r2, #3
   82d4e:	1b53      	subs	r3, r2, r5
   82d50:	2b0f      	cmp	r3, #15
   82d52:	ddf4      	ble.n	82d3e <_malloc_r+0x9e>
   82d54:	f10c 3cff 	add.w	ip, ip, #4294967295
   82d58:	f10c 0c01 	add.w	ip, ip, #1
   82d5c:	4b9b      	ldr	r3, [pc, #620]	; (82fcc <_malloc_r+0x32c>)
   82d5e:	693c      	ldr	r4, [r7, #16]
   82d60:	f103 0e08 	add.w	lr, r3, #8
   82d64:	4574      	cmp	r4, lr
   82d66:	f000 817e 	beq.w	83066 <_malloc_r+0x3c6>
   82d6a:	6861      	ldr	r1, [r4, #4]
   82d6c:	f021 0103 	bic.w	r1, r1, #3
   82d70:	1b4a      	subs	r2, r1, r5
   82d72:	2a0f      	cmp	r2, #15
   82d74:	f300 8164 	bgt.w	83040 <_malloc_r+0x3a0>
   82d78:	2a00      	cmp	r2, #0
   82d7a:	f8c3 e014 	str.w	lr, [r3, #20]
   82d7e:	f8c3 e010 	str.w	lr, [r3, #16]
   82d82:	da69      	bge.n	82e58 <_malloc_r+0x1b8>
   82d84:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82d88:	f080 813a 	bcs.w	83000 <_malloc_r+0x360>
   82d8c:	08c9      	lsrs	r1, r1, #3
   82d8e:	108a      	asrs	r2, r1, #2
   82d90:	f04f 0801 	mov.w	r8, #1
   82d94:	fa08 f802 	lsl.w	r8, r8, r2
   82d98:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82d9c:	685a      	ldr	r2, [r3, #4]
   82d9e:	6888      	ldr	r0, [r1, #8]
   82da0:	ea48 0202 	orr.w	r2, r8, r2
   82da4:	60a0      	str	r0, [r4, #8]
   82da6:	60e1      	str	r1, [r4, #12]
   82da8:	605a      	str	r2, [r3, #4]
   82daa:	608c      	str	r4, [r1, #8]
   82dac:	60c4      	str	r4, [r0, #12]
   82dae:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82db2:	2001      	movs	r0, #1
   82db4:	4098      	lsls	r0, r3
   82db6:	4290      	cmp	r0, r2
   82db8:	d85b      	bhi.n	82e72 <_malloc_r+0x1d2>
   82dba:	4202      	tst	r2, r0
   82dbc:	d106      	bne.n	82dcc <_malloc_r+0x12c>
   82dbe:	f02c 0c03 	bic.w	ip, ip, #3
   82dc2:	0040      	lsls	r0, r0, #1
   82dc4:	4202      	tst	r2, r0
   82dc6:	f10c 0c04 	add.w	ip, ip, #4
   82dca:	d0fa      	beq.n	82dc2 <_malloc_r+0x122>
   82dcc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82dd0:	4644      	mov	r4, r8
   82dd2:	46e1      	mov	r9, ip
   82dd4:	68e3      	ldr	r3, [r4, #12]
   82dd6:	429c      	cmp	r4, r3
   82dd8:	d107      	bne.n	82dea <_malloc_r+0x14a>
   82dda:	e146      	b.n	8306a <_malloc_r+0x3ca>
   82ddc:	2a00      	cmp	r2, #0
   82dde:	f280 8157 	bge.w	83090 <_malloc_r+0x3f0>
   82de2:	68db      	ldr	r3, [r3, #12]
   82de4:	429c      	cmp	r4, r3
   82de6:	f000 8140 	beq.w	8306a <_malloc_r+0x3ca>
   82dea:	6859      	ldr	r1, [r3, #4]
   82dec:	f021 0103 	bic.w	r1, r1, #3
   82df0:	1b4a      	subs	r2, r1, r5
   82df2:	2a0f      	cmp	r2, #15
   82df4:	ddf2      	ble.n	82ddc <_malloc_r+0x13c>
   82df6:	461c      	mov	r4, r3
   82df8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82dfc:	68d9      	ldr	r1, [r3, #12]
   82dfe:	f045 0901 	orr.w	r9, r5, #1
   82e02:	f042 0801 	orr.w	r8, r2, #1
   82e06:	441d      	add	r5, r3
   82e08:	f8c3 9004 	str.w	r9, [r3, #4]
   82e0c:	4630      	mov	r0, r6
   82e0e:	f8cc 100c 	str.w	r1, [ip, #12]
   82e12:	f8c1 c008 	str.w	ip, [r1, #8]
   82e16:	617d      	str	r5, [r7, #20]
   82e18:	613d      	str	r5, [r7, #16]
   82e1a:	f8c5 e00c 	str.w	lr, [r5, #12]
   82e1e:	f8c5 e008 	str.w	lr, [r5, #8]
   82e22:	f8c5 8004 	str.w	r8, [r5, #4]
   82e26:	50aa      	str	r2, [r5, r2]
   82e28:	f000 fafe 	bl	83428 <__malloc_unlock>
   82e2c:	e764      	b.n	82cf8 <_malloc_r+0x58>
   82e2e:	217e      	movs	r1, #126	; 0x7e
   82e30:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82e34:	e77c      	b.n	82d30 <_malloc_r+0x90>
   82e36:	4422      	add	r2, r4
   82e38:	6850      	ldr	r0, [r2, #4]
   82e3a:	68e3      	ldr	r3, [r4, #12]
   82e3c:	68a1      	ldr	r1, [r4, #8]
   82e3e:	f040 0501 	orr.w	r5, r0, #1
   82e42:	60cb      	str	r3, [r1, #12]
   82e44:	4630      	mov	r0, r6
   82e46:	6099      	str	r1, [r3, #8]
   82e48:	6055      	str	r5, [r2, #4]
   82e4a:	f000 faed 	bl	83428 <__malloc_unlock>
   82e4e:	3408      	adds	r4, #8
   82e50:	4620      	mov	r0, r4
   82e52:	b003      	add	sp, #12
   82e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e58:	4421      	add	r1, r4
   82e5a:	684b      	ldr	r3, [r1, #4]
   82e5c:	4630      	mov	r0, r6
   82e5e:	f043 0301 	orr.w	r3, r3, #1
   82e62:	604b      	str	r3, [r1, #4]
   82e64:	f000 fae0 	bl	83428 <__malloc_unlock>
   82e68:	3408      	adds	r4, #8
   82e6a:	4620      	mov	r0, r4
   82e6c:	b003      	add	sp, #12
   82e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e72:	68bc      	ldr	r4, [r7, #8]
   82e74:	6863      	ldr	r3, [r4, #4]
   82e76:	f023 0903 	bic.w	r9, r3, #3
   82e7a:	45a9      	cmp	r9, r5
   82e7c:	d304      	bcc.n	82e88 <_malloc_r+0x1e8>
   82e7e:	ebc5 0309 	rsb	r3, r5, r9
   82e82:	2b0f      	cmp	r3, #15
   82e84:	f300 8091 	bgt.w	82faa <_malloc_r+0x30a>
   82e88:	4b51      	ldr	r3, [pc, #324]	; (82fd0 <_malloc_r+0x330>)
   82e8a:	4a52      	ldr	r2, [pc, #328]	; (82fd4 <_malloc_r+0x334>)
   82e8c:	6819      	ldr	r1, [r3, #0]
   82e8e:	6813      	ldr	r3, [r2, #0]
   82e90:	eb05 0a01 	add.w	sl, r5, r1
   82e94:	3301      	adds	r3, #1
   82e96:	eb04 0b09 	add.w	fp, r4, r9
   82e9a:	f000 8161 	beq.w	83160 <_malloc_r+0x4c0>
   82e9e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82ea2:	f10a 0a0f 	add.w	sl, sl, #15
   82ea6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82eaa:	f02a 0a0f 	bic.w	sl, sl, #15
   82eae:	4630      	mov	r0, r6
   82eb0:	4651      	mov	r1, sl
   82eb2:	9201      	str	r2, [sp, #4]
   82eb4:	f000 fc9a 	bl	837ec <_sbrk_r>
   82eb8:	f1b0 3fff 	cmp.w	r0, #4294967295
   82ebc:	4680      	mov	r8, r0
   82ebe:	9a01      	ldr	r2, [sp, #4]
   82ec0:	f000 8101 	beq.w	830c6 <_malloc_r+0x426>
   82ec4:	4583      	cmp	fp, r0
   82ec6:	f200 80fb 	bhi.w	830c0 <_malloc_r+0x420>
   82eca:	f8df c114 	ldr.w	ip, [pc, #276]	; 82fe0 <_malloc_r+0x340>
   82ece:	45c3      	cmp	fp, r8
   82ed0:	f8dc 3000 	ldr.w	r3, [ip]
   82ed4:	4453      	add	r3, sl
   82ed6:	f8cc 3000 	str.w	r3, [ip]
   82eda:	f000 814a 	beq.w	83172 <_malloc_r+0x4d2>
   82ede:	6812      	ldr	r2, [r2, #0]
   82ee0:	493c      	ldr	r1, [pc, #240]	; (82fd4 <_malloc_r+0x334>)
   82ee2:	3201      	adds	r2, #1
   82ee4:	bf1b      	ittet	ne
   82ee6:	ebcb 0b08 	rsbne	fp, fp, r8
   82eea:	445b      	addne	r3, fp
   82eec:	f8c1 8000 	streq.w	r8, [r1]
   82ef0:	f8cc 3000 	strne.w	r3, [ip]
   82ef4:	f018 0307 	ands.w	r3, r8, #7
   82ef8:	f000 8114 	beq.w	83124 <_malloc_r+0x484>
   82efc:	f1c3 0208 	rsb	r2, r3, #8
   82f00:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82f04:	4490      	add	r8, r2
   82f06:	3308      	adds	r3, #8
   82f08:	44c2      	add	sl, r8
   82f0a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82f0e:	ebca 0a03 	rsb	sl, sl, r3
   82f12:	4651      	mov	r1, sl
   82f14:	4630      	mov	r0, r6
   82f16:	f8cd c004 	str.w	ip, [sp, #4]
   82f1a:	f000 fc67 	bl	837ec <_sbrk_r>
   82f1e:	1c43      	adds	r3, r0, #1
   82f20:	f8dd c004 	ldr.w	ip, [sp, #4]
   82f24:	f000 8135 	beq.w	83192 <_malloc_r+0x4f2>
   82f28:	ebc8 0200 	rsb	r2, r8, r0
   82f2c:	4452      	add	r2, sl
   82f2e:	f042 0201 	orr.w	r2, r2, #1
   82f32:	f8dc 3000 	ldr.w	r3, [ip]
   82f36:	42bc      	cmp	r4, r7
   82f38:	4453      	add	r3, sl
   82f3a:	f8c7 8008 	str.w	r8, [r7, #8]
   82f3e:	f8cc 3000 	str.w	r3, [ip]
   82f42:	f8c8 2004 	str.w	r2, [r8, #4]
   82f46:	f8df a098 	ldr.w	sl, [pc, #152]	; 82fe0 <_malloc_r+0x340>
   82f4a:	d015      	beq.n	82f78 <_malloc_r+0x2d8>
   82f4c:	f1b9 0f0f 	cmp.w	r9, #15
   82f50:	f240 80eb 	bls.w	8312a <_malloc_r+0x48a>
   82f54:	6861      	ldr	r1, [r4, #4]
   82f56:	f1a9 020c 	sub.w	r2, r9, #12
   82f5a:	f022 0207 	bic.w	r2, r2, #7
   82f5e:	f001 0101 	and.w	r1, r1, #1
   82f62:	ea42 0e01 	orr.w	lr, r2, r1
   82f66:	2005      	movs	r0, #5
   82f68:	18a1      	adds	r1, r4, r2
   82f6a:	2a0f      	cmp	r2, #15
   82f6c:	f8c4 e004 	str.w	lr, [r4, #4]
   82f70:	6048      	str	r0, [r1, #4]
   82f72:	6088      	str	r0, [r1, #8]
   82f74:	f200 8111 	bhi.w	8319a <_malloc_r+0x4fa>
   82f78:	4a17      	ldr	r2, [pc, #92]	; (82fd8 <_malloc_r+0x338>)
   82f7a:	68bc      	ldr	r4, [r7, #8]
   82f7c:	6811      	ldr	r1, [r2, #0]
   82f7e:	428b      	cmp	r3, r1
   82f80:	bf88      	it	hi
   82f82:	6013      	strhi	r3, [r2, #0]
   82f84:	4a15      	ldr	r2, [pc, #84]	; (82fdc <_malloc_r+0x33c>)
   82f86:	6811      	ldr	r1, [r2, #0]
   82f88:	428b      	cmp	r3, r1
   82f8a:	bf88      	it	hi
   82f8c:	6013      	strhi	r3, [r2, #0]
   82f8e:	6862      	ldr	r2, [r4, #4]
   82f90:	f022 0203 	bic.w	r2, r2, #3
   82f94:	4295      	cmp	r5, r2
   82f96:	ebc5 0302 	rsb	r3, r5, r2
   82f9a:	d801      	bhi.n	82fa0 <_malloc_r+0x300>
   82f9c:	2b0f      	cmp	r3, #15
   82f9e:	dc04      	bgt.n	82faa <_malloc_r+0x30a>
   82fa0:	4630      	mov	r0, r6
   82fa2:	f000 fa41 	bl	83428 <__malloc_unlock>
   82fa6:	2400      	movs	r4, #0
   82fa8:	e6a6      	b.n	82cf8 <_malloc_r+0x58>
   82faa:	f045 0201 	orr.w	r2, r5, #1
   82fae:	f043 0301 	orr.w	r3, r3, #1
   82fb2:	4425      	add	r5, r4
   82fb4:	6062      	str	r2, [r4, #4]
   82fb6:	4630      	mov	r0, r6
   82fb8:	60bd      	str	r5, [r7, #8]
   82fba:	606b      	str	r3, [r5, #4]
   82fbc:	f000 fa34 	bl	83428 <__malloc_unlock>
   82fc0:	3408      	adds	r4, #8
   82fc2:	4620      	mov	r0, r4
   82fc4:	b003      	add	sp, #12
   82fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82fca:	bf00      	nop
   82fcc:	20070590 	.word	0x20070590
   82fd0:	20070adc 	.word	0x20070adc
   82fd4:	2007099c 	.word	0x2007099c
   82fd8:	20070ad8 	.word	0x20070ad8
   82fdc:	20070ad4 	.word	0x20070ad4
   82fe0:	20070ae0 	.word	0x20070ae0
   82fe4:	f1bc 0f14 	cmp.w	ip, #20
   82fe8:	d961      	bls.n	830ae <_malloc_r+0x40e>
   82fea:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82fee:	f200 808f 	bhi.w	83110 <_malloc_r+0x470>
   82ff2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82ff6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82ffa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82ffe:	e697      	b.n	82d30 <_malloc_r+0x90>
   83000:	0a4b      	lsrs	r3, r1, #9
   83002:	2b04      	cmp	r3, #4
   83004:	d958      	bls.n	830b8 <_malloc_r+0x418>
   83006:	2b14      	cmp	r3, #20
   83008:	f200 80ad 	bhi.w	83166 <_malloc_r+0x4c6>
   8300c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83010:	0050      	lsls	r0, r2, #1
   83012:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83016:	6883      	ldr	r3, [r0, #8]
   83018:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 831d4 <_malloc_r+0x534>
   8301c:	4283      	cmp	r3, r0
   8301e:	f000 808a 	beq.w	83136 <_malloc_r+0x496>
   83022:	685a      	ldr	r2, [r3, #4]
   83024:	f022 0203 	bic.w	r2, r2, #3
   83028:	4291      	cmp	r1, r2
   8302a:	d202      	bcs.n	83032 <_malloc_r+0x392>
   8302c:	689b      	ldr	r3, [r3, #8]
   8302e:	4298      	cmp	r0, r3
   83030:	d1f7      	bne.n	83022 <_malloc_r+0x382>
   83032:	68d9      	ldr	r1, [r3, #12]
   83034:	687a      	ldr	r2, [r7, #4]
   83036:	60e1      	str	r1, [r4, #12]
   83038:	60a3      	str	r3, [r4, #8]
   8303a:	608c      	str	r4, [r1, #8]
   8303c:	60dc      	str	r4, [r3, #12]
   8303e:	e6b6      	b.n	82dae <_malloc_r+0x10e>
   83040:	f045 0701 	orr.w	r7, r5, #1
   83044:	f042 0101 	orr.w	r1, r2, #1
   83048:	4425      	add	r5, r4
   8304a:	6067      	str	r7, [r4, #4]
   8304c:	4630      	mov	r0, r6
   8304e:	615d      	str	r5, [r3, #20]
   83050:	611d      	str	r5, [r3, #16]
   83052:	f8c5 e00c 	str.w	lr, [r5, #12]
   83056:	f8c5 e008 	str.w	lr, [r5, #8]
   8305a:	6069      	str	r1, [r5, #4]
   8305c:	50aa      	str	r2, [r5, r2]
   8305e:	3408      	adds	r4, #8
   83060:	f000 f9e2 	bl	83428 <__malloc_unlock>
   83064:	e648      	b.n	82cf8 <_malloc_r+0x58>
   83066:	685a      	ldr	r2, [r3, #4]
   83068:	e6a1      	b.n	82dae <_malloc_r+0x10e>
   8306a:	f109 0901 	add.w	r9, r9, #1
   8306e:	f019 0f03 	tst.w	r9, #3
   83072:	f104 0408 	add.w	r4, r4, #8
   83076:	f47f aead 	bne.w	82dd4 <_malloc_r+0x134>
   8307a:	e02d      	b.n	830d8 <_malloc_r+0x438>
   8307c:	f104 0308 	add.w	r3, r4, #8
   83080:	6964      	ldr	r4, [r4, #20]
   83082:	42a3      	cmp	r3, r4
   83084:	bf08      	it	eq
   83086:	f10c 0c02 	addeq.w	ip, ip, #2
   8308a:	f43f ae67 	beq.w	82d5c <_malloc_r+0xbc>
   8308e:	e623      	b.n	82cd8 <_malloc_r+0x38>
   83090:	4419      	add	r1, r3
   83092:	6848      	ldr	r0, [r1, #4]
   83094:	461c      	mov	r4, r3
   83096:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8309a:	68db      	ldr	r3, [r3, #12]
   8309c:	f040 0501 	orr.w	r5, r0, #1
   830a0:	604d      	str	r5, [r1, #4]
   830a2:	4630      	mov	r0, r6
   830a4:	60d3      	str	r3, [r2, #12]
   830a6:	609a      	str	r2, [r3, #8]
   830a8:	f000 f9be 	bl	83428 <__malloc_unlock>
   830ac:	e624      	b.n	82cf8 <_malloc_r+0x58>
   830ae:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   830b2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   830b6:	e63b      	b.n	82d30 <_malloc_r+0x90>
   830b8:	098a      	lsrs	r2, r1, #6
   830ba:	3238      	adds	r2, #56	; 0x38
   830bc:	0050      	lsls	r0, r2, #1
   830be:	e7a8      	b.n	83012 <_malloc_r+0x372>
   830c0:	42bc      	cmp	r4, r7
   830c2:	f43f af02 	beq.w	82eca <_malloc_r+0x22a>
   830c6:	68bc      	ldr	r4, [r7, #8]
   830c8:	6862      	ldr	r2, [r4, #4]
   830ca:	f022 0203 	bic.w	r2, r2, #3
   830ce:	e761      	b.n	82f94 <_malloc_r+0x2f4>
   830d0:	f8d8 8000 	ldr.w	r8, [r8]
   830d4:	4598      	cmp	r8, r3
   830d6:	d17a      	bne.n	831ce <_malloc_r+0x52e>
   830d8:	f01c 0f03 	tst.w	ip, #3
   830dc:	f1a8 0308 	sub.w	r3, r8, #8
   830e0:	f10c 3cff 	add.w	ip, ip, #4294967295
   830e4:	d1f4      	bne.n	830d0 <_malloc_r+0x430>
   830e6:	687b      	ldr	r3, [r7, #4]
   830e8:	ea23 0300 	bic.w	r3, r3, r0
   830ec:	607b      	str	r3, [r7, #4]
   830ee:	0040      	lsls	r0, r0, #1
   830f0:	4298      	cmp	r0, r3
   830f2:	f63f aebe 	bhi.w	82e72 <_malloc_r+0x1d2>
   830f6:	2800      	cmp	r0, #0
   830f8:	f43f aebb 	beq.w	82e72 <_malloc_r+0x1d2>
   830fc:	4203      	tst	r3, r0
   830fe:	46cc      	mov	ip, r9
   83100:	f47f ae64 	bne.w	82dcc <_malloc_r+0x12c>
   83104:	0040      	lsls	r0, r0, #1
   83106:	4203      	tst	r3, r0
   83108:	f10c 0c04 	add.w	ip, ip, #4
   8310c:	d0fa      	beq.n	83104 <_malloc_r+0x464>
   8310e:	e65d      	b.n	82dcc <_malloc_r+0x12c>
   83110:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83114:	d819      	bhi.n	8314a <_malloc_r+0x4aa>
   83116:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8311a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8311e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83122:	e605      	b.n	82d30 <_malloc_r+0x90>
   83124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83128:	e6ee      	b.n	82f08 <_malloc_r+0x268>
   8312a:	2301      	movs	r3, #1
   8312c:	f8c8 3004 	str.w	r3, [r8, #4]
   83130:	4644      	mov	r4, r8
   83132:	2200      	movs	r2, #0
   83134:	e72e      	b.n	82f94 <_malloc_r+0x2f4>
   83136:	1092      	asrs	r2, r2, #2
   83138:	2001      	movs	r0, #1
   8313a:	4090      	lsls	r0, r2
   8313c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83140:	4619      	mov	r1, r3
   83142:	4302      	orrs	r2, r0
   83144:	f8c8 2004 	str.w	r2, [r8, #4]
   83148:	e775      	b.n	83036 <_malloc_r+0x396>
   8314a:	f240 5354 	movw	r3, #1364	; 0x554
   8314e:	459c      	cmp	ip, r3
   83150:	d81b      	bhi.n	8318a <_malloc_r+0x4ea>
   83152:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83156:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8315a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8315e:	e5e7      	b.n	82d30 <_malloc_r+0x90>
   83160:	f10a 0a10 	add.w	sl, sl, #16
   83164:	e6a3      	b.n	82eae <_malloc_r+0x20e>
   83166:	2b54      	cmp	r3, #84	; 0x54
   83168:	d81f      	bhi.n	831aa <_malloc_r+0x50a>
   8316a:	0b0a      	lsrs	r2, r1, #12
   8316c:	326e      	adds	r2, #110	; 0x6e
   8316e:	0050      	lsls	r0, r2, #1
   83170:	e74f      	b.n	83012 <_malloc_r+0x372>
   83172:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83176:	2900      	cmp	r1, #0
   83178:	f47f aeb1 	bne.w	82ede <_malloc_r+0x23e>
   8317c:	eb0a 0109 	add.w	r1, sl, r9
   83180:	68ba      	ldr	r2, [r7, #8]
   83182:	f041 0101 	orr.w	r1, r1, #1
   83186:	6051      	str	r1, [r2, #4]
   83188:	e6f6      	b.n	82f78 <_malloc_r+0x2d8>
   8318a:	21fc      	movs	r1, #252	; 0xfc
   8318c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83190:	e5ce      	b.n	82d30 <_malloc_r+0x90>
   83192:	2201      	movs	r2, #1
   83194:	f04f 0a00 	mov.w	sl, #0
   83198:	e6cb      	b.n	82f32 <_malloc_r+0x292>
   8319a:	f104 0108 	add.w	r1, r4, #8
   8319e:	4630      	mov	r0, r6
   831a0:	f7ff fa80 	bl	826a4 <_free_r>
   831a4:	f8da 3000 	ldr.w	r3, [sl]
   831a8:	e6e6      	b.n	82f78 <_malloc_r+0x2d8>
   831aa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   831ae:	d803      	bhi.n	831b8 <_malloc_r+0x518>
   831b0:	0bca      	lsrs	r2, r1, #15
   831b2:	3277      	adds	r2, #119	; 0x77
   831b4:	0050      	lsls	r0, r2, #1
   831b6:	e72c      	b.n	83012 <_malloc_r+0x372>
   831b8:	f240 5254 	movw	r2, #1364	; 0x554
   831bc:	4293      	cmp	r3, r2
   831be:	d803      	bhi.n	831c8 <_malloc_r+0x528>
   831c0:	0c8a      	lsrs	r2, r1, #18
   831c2:	327c      	adds	r2, #124	; 0x7c
   831c4:	0050      	lsls	r0, r2, #1
   831c6:	e724      	b.n	83012 <_malloc_r+0x372>
   831c8:	20fc      	movs	r0, #252	; 0xfc
   831ca:	227e      	movs	r2, #126	; 0x7e
   831cc:	e721      	b.n	83012 <_malloc_r+0x372>
   831ce:	687b      	ldr	r3, [r7, #4]
   831d0:	e78d      	b.n	830ee <_malloc_r+0x44e>
   831d2:	bf00      	nop
   831d4:	20070590 	.word	0x20070590

000831d8 <memchr>:
   831d8:	0783      	lsls	r3, r0, #30
   831da:	b470      	push	{r4, r5, r6}
   831dc:	b2c9      	uxtb	r1, r1
   831de:	d040      	beq.n	83262 <memchr+0x8a>
   831e0:	1e54      	subs	r4, r2, #1
   831e2:	b32a      	cbz	r2, 83230 <memchr+0x58>
   831e4:	7803      	ldrb	r3, [r0, #0]
   831e6:	428b      	cmp	r3, r1
   831e8:	d023      	beq.n	83232 <memchr+0x5a>
   831ea:	1c43      	adds	r3, r0, #1
   831ec:	e004      	b.n	831f8 <memchr+0x20>
   831ee:	b1fc      	cbz	r4, 83230 <memchr+0x58>
   831f0:	7805      	ldrb	r5, [r0, #0]
   831f2:	4614      	mov	r4, r2
   831f4:	428d      	cmp	r5, r1
   831f6:	d01c      	beq.n	83232 <memchr+0x5a>
   831f8:	f013 0f03 	tst.w	r3, #3
   831fc:	4618      	mov	r0, r3
   831fe:	f104 32ff 	add.w	r2, r4, #4294967295
   83202:	f103 0301 	add.w	r3, r3, #1
   83206:	d1f2      	bne.n	831ee <memchr+0x16>
   83208:	2c03      	cmp	r4, #3
   8320a:	d814      	bhi.n	83236 <memchr+0x5e>
   8320c:	1e65      	subs	r5, r4, #1
   8320e:	b354      	cbz	r4, 83266 <memchr+0x8e>
   83210:	7803      	ldrb	r3, [r0, #0]
   83212:	428b      	cmp	r3, r1
   83214:	d00d      	beq.n	83232 <memchr+0x5a>
   83216:	1c42      	adds	r2, r0, #1
   83218:	2300      	movs	r3, #0
   8321a:	e002      	b.n	83222 <memchr+0x4a>
   8321c:	7804      	ldrb	r4, [r0, #0]
   8321e:	428c      	cmp	r4, r1
   83220:	d007      	beq.n	83232 <memchr+0x5a>
   83222:	42ab      	cmp	r3, r5
   83224:	4610      	mov	r0, r2
   83226:	f103 0301 	add.w	r3, r3, #1
   8322a:	f102 0201 	add.w	r2, r2, #1
   8322e:	d1f5      	bne.n	8321c <memchr+0x44>
   83230:	2000      	movs	r0, #0
   83232:	bc70      	pop	{r4, r5, r6}
   83234:	4770      	bx	lr
   83236:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8323a:	4603      	mov	r3, r0
   8323c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83240:	681a      	ldr	r2, [r3, #0]
   83242:	4618      	mov	r0, r3
   83244:	4072      	eors	r2, r6
   83246:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8324a:	ea25 0202 	bic.w	r2, r5, r2
   8324e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83252:	f103 0304 	add.w	r3, r3, #4
   83256:	d1d9      	bne.n	8320c <memchr+0x34>
   83258:	3c04      	subs	r4, #4
   8325a:	2c03      	cmp	r4, #3
   8325c:	4618      	mov	r0, r3
   8325e:	d8ef      	bhi.n	83240 <memchr+0x68>
   83260:	e7d4      	b.n	8320c <memchr+0x34>
   83262:	4614      	mov	r4, r2
   83264:	e7d0      	b.n	83208 <memchr+0x30>
   83266:	4620      	mov	r0, r4
   83268:	e7e3      	b.n	83232 <memchr+0x5a>
   8326a:	bf00      	nop

0008326c <memcpy>:
   8326c:	4684      	mov	ip, r0
   8326e:	ea41 0300 	orr.w	r3, r1, r0
   83272:	f013 0303 	ands.w	r3, r3, #3
   83276:	d149      	bne.n	8330c <memcpy+0xa0>
   83278:	3a40      	subs	r2, #64	; 0x40
   8327a:	d323      	bcc.n	832c4 <memcpy+0x58>
   8327c:	680b      	ldr	r3, [r1, #0]
   8327e:	6003      	str	r3, [r0, #0]
   83280:	684b      	ldr	r3, [r1, #4]
   83282:	6043      	str	r3, [r0, #4]
   83284:	688b      	ldr	r3, [r1, #8]
   83286:	6083      	str	r3, [r0, #8]
   83288:	68cb      	ldr	r3, [r1, #12]
   8328a:	60c3      	str	r3, [r0, #12]
   8328c:	690b      	ldr	r3, [r1, #16]
   8328e:	6103      	str	r3, [r0, #16]
   83290:	694b      	ldr	r3, [r1, #20]
   83292:	6143      	str	r3, [r0, #20]
   83294:	698b      	ldr	r3, [r1, #24]
   83296:	6183      	str	r3, [r0, #24]
   83298:	69cb      	ldr	r3, [r1, #28]
   8329a:	61c3      	str	r3, [r0, #28]
   8329c:	6a0b      	ldr	r3, [r1, #32]
   8329e:	6203      	str	r3, [r0, #32]
   832a0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   832a2:	6243      	str	r3, [r0, #36]	; 0x24
   832a4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   832a6:	6283      	str	r3, [r0, #40]	; 0x28
   832a8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   832aa:	62c3      	str	r3, [r0, #44]	; 0x2c
   832ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   832ae:	6303      	str	r3, [r0, #48]	; 0x30
   832b0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   832b2:	6343      	str	r3, [r0, #52]	; 0x34
   832b4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   832b6:	6383      	str	r3, [r0, #56]	; 0x38
   832b8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   832ba:	63c3      	str	r3, [r0, #60]	; 0x3c
   832bc:	3040      	adds	r0, #64	; 0x40
   832be:	3140      	adds	r1, #64	; 0x40
   832c0:	3a40      	subs	r2, #64	; 0x40
   832c2:	d2db      	bcs.n	8327c <memcpy+0x10>
   832c4:	3230      	adds	r2, #48	; 0x30
   832c6:	d30b      	bcc.n	832e0 <memcpy+0x74>
   832c8:	680b      	ldr	r3, [r1, #0]
   832ca:	6003      	str	r3, [r0, #0]
   832cc:	684b      	ldr	r3, [r1, #4]
   832ce:	6043      	str	r3, [r0, #4]
   832d0:	688b      	ldr	r3, [r1, #8]
   832d2:	6083      	str	r3, [r0, #8]
   832d4:	68cb      	ldr	r3, [r1, #12]
   832d6:	60c3      	str	r3, [r0, #12]
   832d8:	3010      	adds	r0, #16
   832da:	3110      	adds	r1, #16
   832dc:	3a10      	subs	r2, #16
   832de:	d2f3      	bcs.n	832c8 <memcpy+0x5c>
   832e0:	320c      	adds	r2, #12
   832e2:	d305      	bcc.n	832f0 <memcpy+0x84>
   832e4:	f851 3b04 	ldr.w	r3, [r1], #4
   832e8:	f840 3b04 	str.w	r3, [r0], #4
   832ec:	3a04      	subs	r2, #4
   832ee:	d2f9      	bcs.n	832e4 <memcpy+0x78>
   832f0:	3204      	adds	r2, #4
   832f2:	d008      	beq.n	83306 <memcpy+0x9a>
   832f4:	07d2      	lsls	r2, r2, #31
   832f6:	bf1c      	itt	ne
   832f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   832fc:	f800 3b01 	strbne.w	r3, [r0], #1
   83300:	d301      	bcc.n	83306 <memcpy+0x9a>
   83302:	880b      	ldrh	r3, [r1, #0]
   83304:	8003      	strh	r3, [r0, #0]
   83306:	4660      	mov	r0, ip
   83308:	4770      	bx	lr
   8330a:	bf00      	nop
   8330c:	2a08      	cmp	r2, #8
   8330e:	d313      	bcc.n	83338 <memcpy+0xcc>
   83310:	078b      	lsls	r3, r1, #30
   83312:	d0b1      	beq.n	83278 <memcpy+0xc>
   83314:	f010 0303 	ands.w	r3, r0, #3
   83318:	d0ae      	beq.n	83278 <memcpy+0xc>
   8331a:	f1c3 0304 	rsb	r3, r3, #4
   8331e:	1ad2      	subs	r2, r2, r3
   83320:	07db      	lsls	r3, r3, #31
   83322:	bf1c      	itt	ne
   83324:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83328:	f800 3b01 	strbne.w	r3, [r0], #1
   8332c:	d3a4      	bcc.n	83278 <memcpy+0xc>
   8332e:	f831 3b02 	ldrh.w	r3, [r1], #2
   83332:	f820 3b02 	strh.w	r3, [r0], #2
   83336:	e79f      	b.n	83278 <memcpy+0xc>
   83338:	3a04      	subs	r2, #4
   8333a:	d3d9      	bcc.n	832f0 <memcpy+0x84>
   8333c:	3a01      	subs	r2, #1
   8333e:	f811 3b01 	ldrb.w	r3, [r1], #1
   83342:	f800 3b01 	strb.w	r3, [r0], #1
   83346:	d2f9      	bcs.n	8333c <memcpy+0xd0>
   83348:	780b      	ldrb	r3, [r1, #0]
   8334a:	7003      	strb	r3, [r0, #0]
   8334c:	784b      	ldrb	r3, [r1, #1]
   8334e:	7043      	strb	r3, [r0, #1]
   83350:	788b      	ldrb	r3, [r1, #2]
   83352:	7083      	strb	r3, [r0, #2]
   83354:	4660      	mov	r0, ip
   83356:	4770      	bx	lr

00083358 <memmove>:
   83358:	4288      	cmp	r0, r1
   8335a:	b4f0      	push	{r4, r5, r6, r7}
   8335c:	d910      	bls.n	83380 <memmove+0x28>
   8335e:	188c      	adds	r4, r1, r2
   83360:	42a0      	cmp	r0, r4
   83362:	d20d      	bcs.n	83380 <memmove+0x28>
   83364:	1885      	adds	r5, r0, r2
   83366:	1e53      	subs	r3, r2, #1
   83368:	b142      	cbz	r2, 8337c <memmove+0x24>
   8336a:	4621      	mov	r1, r4
   8336c:	462a      	mov	r2, r5
   8336e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83372:	3b01      	subs	r3, #1
   83374:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83378:	1c5c      	adds	r4, r3, #1
   8337a:	d1f8      	bne.n	8336e <memmove+0x16>
   8337c:	bcf0      	pop	{r4, r5, r6, r7}
   8337e:	4770      	bx	lr
   83380:	2a0f      	cmp	r2, #15
   83382:	d944      	bls.n	8340e <memmove+0xb6>
   83384:	ea40 0301 	orr.w	r3, r0, r1
   83388:	079b      	lsls	r3, r3, #30
   8338a:	d144      	bne.n	83416 <memmove+0xbe>
   8338c:	f1a2 0710 	sub.w	r7, r2, #16
   83390:	093f      	lsrs	r7, r7, #4
   83392:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83396:	3610      	adds	r6, #16
   83398:	460c      	mov	r4, r1
   8339a:	4603      	mov	r3, r0
   8339c:	6825      	ldr	r5, [r4, #0]
   8339e:	3310      	adds	r3, #16
   833a0:	f843 5c10 	str.w	r5, [r3, #-16]
   833a4:	6865      	ldr	r5, [r4, #4]
   833a6:	3410      	adds	r4, #16
   833a8:	f843 5c0c 	str.w	r5, [r3, #-12]
   833ac:	f854 5c08 	ldr.w	r5, [r4, #-8]
   833b0:	f843 5c08 	str.w	r5, [r3, #-8]
   833b4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   833b8:	f843 5c04 	str.w	r5, [r3, #-4]
   833bc:	42b3      	cmp	r3, r6
   833be:	d1ed      	bne.n	8339c <memmove+0x44>
   833c0:	1c7b      	adds	r3, r7, #1
   833c2:	f002 0c0f 	and.w	ip, r2, #15
   833c6:	011b      	lsls	r3, r3, #4
   833c8:	f1bc 0f03 	cmp.w	ip, #3
   833cc:	4419      	add	r1, r3
   833ce:	4403      	add	r3, r0
   833d0:	d923      	bls.n	8341a <memmove+0xc2>
   833d2:	460e      	mov	r6, r1
   833d4:	461d      	mov	r5, r3
   833d6:	4664      	mov	r4, ip
   833d8:	f856 7b04 	ldr.w	r7, [r6], #4
   833dc:	3c04      	subs	r4, #4
   833de:	2c03      	cmp	r4, #3
   833e0:	f845 7b04 	str.w	r7, [r5], #4
   833e4:	d8f8      	bhi.n	833d8 <memmove+0x80>
   833e6:	f1ac 0404 	sub.w	r4, ip, #4
   833ea:	f024 0403 	bic.w	r4, r4, #3
   833ee:	3404      	adds	r4, #4
   833f0:	f002 0203 	and.w	r2, r2, #3
   833f4:	4423      	add	r3, r4
   833f6:	4421      	add	r1, r4
   833f8:	2a00      	cmp	r2, #0
   833fa:	d0bf      	beq.n	8337c <memmove+0x24>
   833fc:	441a      	add	r2, r3
   833fe:	f811 4b01 	ldrb.w	r4, [r1], #1
   83402:	f803 4b01 	strb.w	r4, [r3], #1
   83406:	4293      	cmp	r3, r2
   83408:	d1f9      	bne.n	833fe <memmove+0xa6>
   8340a:	bcf0      	pop	{r4, r5, r6, r7}
   8340c:	4770      	bx	lr
   8340e:	4603      	mov	r3, r0
   83410:	2a00      	cmp	r2, #0
   83412:	d1f3      	bne.n	833fc <memmove+0xa4>
   83414:	e7b2      	b.n	8337c <memmove+0x24>
   83416:	4603      	mov	r3, r0
   83418:	e7f0      	b.n	833fc <memmove+0xa4>
   8341a:	4662      	mov	r2, ip
   8341c:	2a00      	cmp	r2, #0
   8341e:	d1ed      	bne.n	833fc <memmove+0xa4>
   83420:	e7ac      	b.n	8337c <memmove+0x24>
   83422:	bf00      	nop

00083424 <__malloc_lock>:
   83424:	4770      	bx	lr
   83426:	bf00      	nop

00083428 <__malloc_unlock>:
   83428:	4770      	bx	lr
   8342a:	bf00      	nop

0008342c <_realloc_r>:
   8342c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83430:	460c      	mov	r4, r1
   83432:	b083      	sub	sp, #12
   83434:	4690      	mov	r8, r2
   83436:	4681      	mov	r9, r0
   83438:	2900      	cmp	r1, #0
   8343a:	f000 80ba 	beq.w	835b2 <_realloc_r+0x186>
   8343e:	f7ff fff1 	bl	83424 <__malloc_lock>
   83442:	f108 060b 	add.w	r6, r8, #11
   83446:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8344a:	2e16      	cmp	r6, #22
   8344c:	f023 0503 	bic.w	r5, r3, #3
   83450:	f1a4 0708 	sub.w	r7, r4, #8
   83454:	d84b      	bhi.n	834ee <_realloc_r+0xc2>
   83456:	2110      	movs	r1, #16
   83458:	460e      	mov	r6, r1
   8345a:	45b0      	cmp	r8, r6
   8345c:	d84c      	bhi.n	834f8 <_realloc_r+0xcc>
   8345e:	428d      	cmp	r5, r1
   83460:	da51      	bge.n	83506 <_realloc_r+0xda>
   83462:	f8df b384 	ldr.w	fp, [pc, #900]	; 837e8 <_realloc_r+0x3bc>
   83466:	1978      	adds	r0, r7, r5
   83468:	f8db e008 	ldr.w	lr, [fp, #8]
   8346c:	4586      	cmp	lr, r0
   8346e:	f000 80a6 	beq.w	835be <_realloc_r+0x192>
   83472:	6842      	ldr	r2, [r0, #4]
   83474:	f022 0c01 	bic.w	ip, r2, #1
   83478:	4484      	add	ip, r0
   8347a:	f8dc c004 	ldr.w	ip, [ip, #4]
   8347e:	f01c 0f01 	tst.w	ip, #1
   83482:	d054      	beq.n	8352e <_realloc_r+0x102>
   83484:	2200      	movs	r2, #0
   83486:	4610      	mov	r0, r2
   83488:	07db      	lsls	r3, r3, #31
   8348a:	d46f      	bmi.n	8356c <_realloc_r+0x140>
   8348c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83490:	ebc3 0a07 	rsb	sl, r3, r7
   83494:	f8da 3004 	ldr.w	r3, [sl, #4]
   83498:	f023 0303 	bic.w	r3, r3, #3
   8349c:	442b      	add	r3, r5
   8349e:	2800      	cmp	r0, #0
   834a0:	d062      	beq.n	83568 <_realloc_r+0x13c>
   834a2:	4570      	cmp	r0, lr
   834a4:	f000 80e9 	beq.w	8367a <_realloc_r+0x24e>
   834a8:	eb02 0e03 	add.w	lr, r2, r3
   834ac:	458e      	cmp	lr, r1
   834ae:	db5b      	blt.n	83568 <_realloc_r+0x13c>
   834b0:	68c3      	ldr	r3, [r0, #12]
   834b2:	6882      	ldr	r2, [r0, #8]
   834b4:	46d0      	mov	r8, sl
   834b6:	60d3      	str	r3, [r2, #12]
   834b8:	609a      	str	r2, [r3, #8]
   834ba:	f858 1f08 	ldr.w	r1, [r8, #8]!
   834be:	f8da 300c 	ldr.w	r3, [sl, #12]
   834c2:	1f2a      	subs	r2, r5, #4
   834c4:	2a24      	cmp	r2, #36	; 0x24
   834c6:	60cb      	str	r3, [r1, #12]
   834c8:	6099      	str	r1, [r3, #8]
   834ca:	f200 8123 	bhi.w	83714 <_realloc_r+0x2e8>
   834ce:	2a13      	cmp	r2, #19
   834d0:	f240 80b0 	bls.w	83634 <_realloc_r+0x208>
   834d4:	6823      	ldr	r3, [r4, #0]
   834d6:	2a1b      	cmp	r2, #27
   834d8:	f8ca 3008 	str.w	r3, [sl, #8]
   834dc:	6863      	ldr	r3, [r4, #4]
   834de:	f8ca 300c 	str.w	r3, [sl, #12]
   834e2:	f200 812b 	bhi.w	8373c <_realloc_r+0x310>
   834e6:	3408      	adds	r4, #8
   834e8:	f10a 0310 	add.w	r3, sl, #16
   834ec:	e0a3      	b.n	83636 <_realloc_r+0x20a>
   834ee:	f026 0607 	bic.w	r6, r6, #7
   834f2:	2e00      	cmp	r6, #0
   834f4:	4631      	mov	r1, r6
   834f6:	dab0      	bge.n	8345a <_realloc_r+0x2e>
   834f8:	230c      	movs	r3, #12
   834fa:	2000      	movs	r0, #0
   834fc:	f8c9 3000 	str.w	r3, [r9]
   83500:	b003      	add	sp, #12
   83502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83506:	46a0      	mov	r8, r4
   83508:	1baa      	subs	r2, r5, r6
   8350a:	2a0f      	cmp	r2, #15
   8350c:	f003 0301 	and.w	r3, r3, #1
   83510:	d81a      	bhi.n	83548 <_realloc_r+0x11c>
   83512:	432b      	orrs	r3, r5
   83514:	607b      	str	r3, [r7, #4]
   83516:	443d      	add	r5, r7
   83518:	686b      	ldr	r3, [r5, #4]
   8351a:	f043 0301 	orr.w	r3, r3, #1
   8351e:	606b      	str	r3, [r5, #4]
   83520:	4648      	mov	r0, r9
   83522:	f7ff ff81 	bl	83428 <__malloc_unlock>
   83526:	4640      	mov	r0, r8
   83528:	b003      	add	sp, #12
   8352a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8352e:	f022 0203 	bic.w	r2, r2, #3
   83532:	eb02 0c05 	add.w	ip, r2, r5
   83536:	458c      	cmp	ip, r1
   83538:	dba6      	blt.n	83488 <_realloc_r+0x5c>
   8353a:	68c2      	ldr	r2, [r0, #12]
   8353c:	6881      	ldr	r1, [r0, #8]
   8353e:	46a0      	mov	r8, r4
   83540:	60ca      	str	r2, [r1, #12]
   83542:	4665      	mov	r5, ip
   83544:	6091      	str	r1, [r2, #8]
   83546:	e7df      	b.n	83508 <_realloc_r+0xdc>
   83548:	19b9      	adds	r1, r7, r6
   8354a:	4333      	orrs	r3, r6
   8354c:	f042 0001 	orr.w	r0, r2, #1
   83550:	607b      	str	r3, [r7, #4]
   83552:	440a      	add	r2, r1
   83554:	6048      	str	r0, [r1, #4]
   83556:	6853      	ldr	r3, [r2, #4]
   83558:	3108      	adds	r1, #8
   8355a:	f043 0301 	orr.w	r3, r3, #1
   8355e:	6053      	str	r3, [r2, #4]
   83560:	4648      	mov	r0, r9
   83562:	f7ff f89f 	bl	826a4 <_free_r>
   83566:	e7db      	b.n	83520 <_realloc_r+0xf4>
   83568:	428b      	cmp	r3, r1
   8356a:	da33      	bge.n	835d4 <_realloc_r+0x1a8>
   8356c:	4641      	mov	r1, r8
   8356e:	4648      	mov	r0, r9
   83570:	f7ff fb96 	bl	82ca0 <_malloc_r>
   83574:	4680      	mov	r8, r0
   83576:	2800      	cmp	r0, #0
   83578:	d0d2      	beq.n	83520 <_realloc_r+0xf4>
   8357a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8357e:	f1a0 0108 	sub.w	r1, r0, #8
   83582:	f023 0201 	bic.w	r2, r3, #1
   83586:	443a      	add	r2, r7
   83588:	4291      	cmp	r1, r2
   8358a:	f000 80bc 	beq.w	83706 <_realloc_r+0x2da>
   8358e:	1f2a      	subs	r2, r5, #4
   83590:	2a24      	cmp	r2, #36	; 0x24
   83592:	d86e      	bhi.n	83672 <_realloc_r+0x246>
   83594:	2a13      	cmp	r2, #19
   83596:	d842      	bhi.n	8361e <_realloc_r+0x1f2>
   83598:	4603      	mov	r3, r0
   8359a:	4622      	mov	r2, r4
   8359c:	6811      	ldr	r1, [r2, #0]
   8359e:	6019      	str	r1, [r3, #0]
   835a0:	6851      	ldr	r1, [r2, #4]
   835a2:	6059      	str	r1, [r3, #4]
   835a4:	6892      	ldr	r2, [r2, #8]
   835a6:	609a      	str	r2, [r3, #8]
   835a8:	4621      	mov	r1, r4
   835aa:	4648      	mov	r0, r9
   835ac:	f7ff f87a 	bl	826a4 <_free_r>
   835b0:	e7b6      	b.n	83520 <_realloc_r+0xf4>
   835b2:	4611      	mov	r1, r2
   835b4:	b003      	add	sp, #12
   835b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   835ba:	f7ff bb71 	b.w	82ca0 <_malloc_r>
   835be:	f8de 2004 	ldr.w	r2, [lr, #4]
   835c2:	f106 0c10 	add.w	ip, r6, #16
   835c6:	f022 0203 	bic.w	r2, r2, #3
   835ca:	1950      	adds	r0, r2, r5
   835cc:	4560      	cmp	r0, ip
   835ce:	da3d      	bge.n	8364c <_realloc_r+0x220>
   835d0:	4670      	mov	r0, lr
   835d2:	e759      	b.n	83488 <_realloc_r+0x5c>
   835d4:	46d0      	mov	r8, sl
   835d6:	f858 0f08 	ldr.w	r0, [r8, #8]!
   835da:	f8da 100c 	ldr.w	r1, [sl, #12]
   835de:	1f2a      	subs	r2, r5, #4
   835e0:	2a24      	cmp	r2, #36	; 0x24
   835e2:	60c1      	str	r1, [r0, #12]
   835e4:	6088      	str	r0, [r1, #8]
   835e6:	f200 80a0 	bhi.w	8372a <_realloc_r+0x2fe>
   835ea:	2a13      	cmp	r2, #19
   835ec:	f240 809b 	bls.w	83726 <_realloc_r+0x2fa>
   835f0:	6821      	ldr	r1, [r4, #0]
   835f2:	2a1b      	cmp	r2, #27
   835f4:	f8ca 1008 	str.w	r1, [sl, #8]
   835f8:	6861      	ldr	r1, [r4, #4]
   835fa:	f8ca 100c 	str.w	r1, [sl, #12]
   835fe:	f200 80b2 	bhi.w	83766 <_realloc_r+0x33a>
   83602:	3408      	adds	r4, #8
   83604:	f10a 0210 	add.w	r2, sl, #16
   83608:	6821      	ldr	r1, [r4, #0]
   8360a:	461d      	mov	r5, r3
   8360c:	6011      	str	r1, [r2, #0]
   8360e:	6861      	ldr	r1, [r4, #4]
   83610:	4657      	mov	r7, sl
   83612:	6051      	str	r1, [r2, #4]
   83614:	68a3      	ldr	r3, [r4, #8]
   83616:	6093      	str	r3, [r2, #8]
   83618:	f8da 3004 	ldr.w	r3, [sl, #4]
   8361c:	e774      	b.n	83508 <_realloc_r+0xdc>
   8361e:	6823      	ldr	r3, [r4, #0]
   83620:	2a1b      	cmp	r2, #27
   83622:	6003      	str	r3, [r0, #0]
   83624:	6863      	ldr	r3, [r4, #4]
   83626:	6043      	str	r3, [r0, #4]
   83628:	d862      	bhi.n	836f0 <_realloc_r+0x2c4>
   8362a:	f100 0308 	add.w	r3, r0, #8
   8362e:	f104 0208 	add.w	r2, r4, #8
   83632:	e7b3      	b.n	8359c <_realloc_r+0x170>
   83634:	4643      	mov	r3, r8
   83636:	6822      	ldr	r2, [r4, #0]
   83638:	4675      	mov	r5, lr
   8363a:	601a      	str	r2, [r3, #0]
   8363c:	6862      	ldr	r2, [r4, #4]
   8363e:	4657      	mov	r7, sl
   83640:	605a      	str	r2, [r3, #4]
   83642:	68a2      	ldr	r2, [r4, #8]
   83644:	609a      	str	r2, [r3, #8]
   83646:	f8da 3004 	ldr.w	r3, [sl, #4]
   8364a:	e75d      	b.n	83508 <_realloc_r+0xdc>
   8364c:	1b83      	subs	r3, r0, r6
   8364e:	4437      	add	r7, r6
   83650:	f043 0301 	orr.w	r3, r3, #1
   83654:	f8cb 7008 	str.w	r7, [fp, #8]
   83658:	607b      	str	r3, [r7, #4]
   8365a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8365e:	4648      	mov	r0, r9
   83660:	f003 0301 	and.w	r3, r3, #1
   83664:	431e      	orrs	r6, r3
   83666:	f844 6c04 	str.w	r6, [r4, #-4]
   8366a:	f7ff fedd 	bl	83428 <__malloc_unlock>
   8366e:	4620      	mov	r0, r4
   83670:	e75a      	b.n	83528 <_realloc_r+0xfc>
   83672:	4621      	mov	r1, r4
   83674:	f7ff fe70 	bl	83358 <memmove>
   83678:	e796      	b.n	835a8 <_realloc_r+0x17c>
   8367a:	eb02 0c03 	add.w	ip, r2, r3
   8367e:	f106 0210 	add.w	r2, r6, #16
   83682:	4594      	cmp	ip, r2
   83684:	f6ff af70 	blt.w	83568 <_realloc_r+0x13c>
   83688:	4657      	mov	r7, sl
   8368a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8368e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83692:	1f2a      	subs	r2, r5, #4
   83694:	2a24      	cmp	r2, #36	; 0x24
   83696:	60cb      	str	r3, [r1, #12]
   83698:	6099      	str	r1, [r3, #8]
   8369a:	f200 8086 	bhi.w	837aa <_realloc_r+0x37e>
   8369e:	2a13      	cmp	r2, #19
   836a0:	d977      	bls.n	83792 <_realloc_r+0x366>
   836a2:	6823      	ldr	r3, [r4, #0]
   836a4:	2a1b      	cmp	r2, #27
   836a6:	f8ca 3008 	str.w	r3, [sl, #8]
   836aa:	6863      	ldr	r3, [r4, #4]
   836ac:	f8ca 300c 	str.w	r3, [sl, #12]
   836b0:	f200 8084 	bhi.w	837bc <_realloc_r+0x390>
   836b4:	3408      	adds	r4, #8
   836b6:	f10a 0310 	add.w	r3, sl, #16
   836ba:	6822      	ldr	r2, [r4, #0]
   836bc:	601a      	str	r2, [r3, #0]
   836be:	6862      	ldr	r2, [r4, #4]
   836c0:	605a      	str	r2, [r3, #4]
   836c2:	68a2      	ldr	r2, [r4, #8]
   836c4:	609a      	str	r2, [r3, #8]
   836c6:	ebc6 020c 	rsb	r2, r6, ip
   836ca:	eb0a 0306 	add.w	r3, sl, r6
   836ce:	f042 0201 	orr.w	r2, r2, #1
   836d2:	f8cb 3008 	str.w	r3, [fp, #8]
   836d6:	605a      	str	r2, [r3, #4]
   836d8:	f8da 3004 	ldr.w	r3, [sl, #4]
   836dc:	4648      	mov	r0, r9
   836de:	f003 0301 	and.w	r3, r3, #1
   836e2:	431e      	orrs	r6, r3
   836e4:	f8ca 6004 	str.w	r6, [sl, #4]
   836e8:	f7ff fe9e 	bl	83428 <__malloc_unlock>
   836ec:	4638      	mov	r0, r7
   836ee:	e71b      	b.n	83528 <_realloc_r+0xfc>
   836f0:	68a3      	ldr	r3, [r4, #8]
   836f2:	2a24      	cmp	r2, #36	; 0x24
   836f4:	6083      	str	r3, [r0, #8]
   836f6:	68e3      	ldr	r3, [r4, #12]
   836f8:	60c3      	str	r3, [r0, #12]
   836fa:	d02b      	beq.n	83754 <_realloc_r+0x328>
   836fc:	f100 0310 	add.w	r3, r0, #16
   83700:	f104 0210 	add.w	r2, r4, #16
   83704:	e74a      	b.n	8359c <_realloc_r+0x170>
   83706:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8370a:	46a0      	mov	r8, r4
   8370c:	f022 0203 	bic.w	r2, r2, #3
   83710:	4415      	add	r5, r2
   83712:	e6f9      	b.n	83508 <_realloc_r+0xdc>
   83714:	4621      	mov	r1, r4
   83716:	4640      	mov	r0, r8
   83718:	4675      	mov	r5, lr
   8371a:	4657      	mov	r7, sl
   8371c:	f7ff fe1c 	bl	83358 <memmove>
   83720:	f8da 3004 	ldr.w	r3, [sl, #4]
   83724:	e6f0      	b.n	83508 <_realloc_r+0xdc>
   83726:	4642      	mov	r2, r8
   83728:	e76e      	b.n	83608 <_realloc_r+0x1dc>
   8372a:	4621      	mov	r1, r4
   8372c:	4640      	mov	r0, r8
   8372e:	461d      	mov	r5, r3
   83730:	4657      	mov	r7, sl
   83732:	f7ff fe11 	bl	83358 <memmove>
   83736:	f8da 3004 	ldr.w	r3, [sl, #4]
   8373a:	e6e5      	b.n	83508 <_realloc_r+0xdc>
   8373c:	68a3      	ldr	r3, [r4, #8]
   8373e:	2a24      	cmp	r2, #36	; 0x24
   83740:	f8ca 3010 	str.w	r3, [sl, #16]
   83744:	68e3      	ldr	r3, [r4, #12]
   83746:	f8ca 3014 	str.w	r3, [sl, #20]
   8374a:	d018      	beq.n	8377e <_realloc_r+0x352>
   8374c:	3410      	adds	r4, #16
   8374e:	f10a 0318 	add.w	r3, sl, #24
   83752:	e770      	b.n	83636 <_realloc_r+0x20a>
   83754:	6922      	ldr	r2, [r4, #16]
   83756:	f100 0318 	add.w	r3, r0, #24
   8375a:	6102      	str	r2, [r0, #16]
   8375c:	6961      	ldr	r1, [r4, #20]
   8375e:	f104 0218 	add.w	r2, r4, #24
   83762:	6141      	str	r1, [r0, #20]
   83764:	e71a      	b.n	8359c <_realloc_r+0x170>
   83766:	68a1      	ldr	r1, [r4, #8]
   83768:	2a24      	cmp	r2, #36	; 0x24
   8376a:	f8ca 1010 	str.w	r1, [sl, #16]
   8376e:	68e1      	ldr	r1, [r4, #12]
   83770:	f8ca 1014 	str.w	r1, [sl, #20]
   83774:	d00f      	beq.n	83796 <_realloc_r+0x36a>
   83776:	3410      	adds	r4, #16
   83778:	f10a 0218 	add.w	r2, sl, #24
   8377c:	e744      	b.n	83608 <_realloc_r+0x1dc>
   8377e:	6922      	ldr	r2, [r4, #16]
   83780:	f10a 0320 	add.w	r3, sl, #32
   83784:	f8ca 2018 	str.w	r2, [sl, #24]
   83788:	6962      	ldr	r2, [r4, #20]
   8378a:	3418      	adds	r4, #24
   8378c:	f8ca 201c 	str.w	r2, [sl, #28]
   83790:	e751      	b.n	83636 <_realloc_r+0x20a>
   83792:	463b      	mov	r3, r7
   83794:	e791      	b.n	836ba <_realloc_r+0x28e>
   83796:	6921      	ldr	r1, [r4, #16]
   83798:	f10a 0220 	add.w	r2, sl, #32
   8379c:	f8ca 1018 	str.w	r1, [sl, #24]
   837a0:	6961      	ldr	r1, [r4, #20]
   837a2:	3418      	adds	r4, #24
   837a4:	f8ca 101c 	str.w	r1, [sl, #28]
   837a8:	e72e      	b.n	83608 <_realloc_r+0x1dc>
   837aa:	4621      	mov	r1, r4
   837ac:	4638      	mov	r0, r7
   837ae:	f8cd c004 	str.w	ip, [sp, #4]
   837b2:	f7ff fdd1 	bl	83358 <memmove>
   837b6:	f8dd c004 	ldr.w	ip, [sp, #4]
   837ba:	e784      	b.n	836c6 <_realloc_r+0x29a>
   837bc:	68a3      	ldr	r3, [r4, #8]
   837be:	2a24      	cmp	r2, #36	; 0x24
   837c0:	f8ca 3010 	str.w	r3, [sl, #16]
   837c4:	68e3      	ldr	r3, [r4, #12]
   837c6:	f8ca 3014 	str.w	r3, [sl, #20]
   837ca:	d003      	beq.n	837d4 <_realloc_r+0x3a8>
   837cc:	3410      	adds	r4, #16
   837ce:	f10a 0318 	add.w	r3, sl, #24
   837d2:	e772      	b.n	836ba <_realloc_r+0x28e>
   837d4:	6922      	ldr	r2, [r4, #16]
   837d6:	f10a 0320 	add.w	r3, sl, #32
   837da:	f8ca 2018 	str.w	r2, [sl, #24]
   837de:	6962      	ldr	r2, [r4, #20]
   837e0:	3418      	adds	r4, #24
   837e2:	f8ca 201c 	str.w	r2, [sl, #28]
   837e6:	e768      	b.n	836ba <_realloc_r+0x28e>
   837e8:	20070590 	.word	0x20070590

000837ec <_sbrk_r>:
   837ec:	b538      	push	{r3, r4, r5, lr}
   837ee:	4c07      	ldr	r4, [pc, #28]	; (8380c <_sbrk_r+0x20>)
   837f0:	2300      	movs	r3, #0
   837f2:	4605      	mov	r5, r0
   837f4:	4608      	mov	r0, r1
   837f6:	6023      	str	r3, [r4, #0]
   837f8:	f7fd fd04 	bl	81204 <_sbrk>
   837fc:	1c43      	adds	r3, r0, #1
   837fe:	d000      	beq.n	83802 <_sbrk_r+0x16>
   83800:	bd38      	pop	{r3, r4, r5, pc}
   83802:	6823      	ldr	r3, [r4, #0]
   83804:	2b00      	cmp	r3, #0
   83806:	d0fb      	beq.n	83800 <_sbrk_r+0x14>
   83808:	602b      	str	r3, [r5, #0]
   8380a:	bd38      	pop	{r3, r4, r5, pc}
   8380c:	20070b14 	.word	0x20070b14

00083810 <__sread>:
   83810:	b510      	push	{r4, lr}
   83812:	460c      	mov	r4, r1
   83814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83818:	f000 f9f2 	bl	83c00 <_read_r>
   8381c:	2800      	cmp	r0, #0
   8381e:	db03      	blt.n	83828 <__sread+0x18>
   83820:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83822:	4403      	add	r3, r0
   83824:	6523      	str	r3, [r4, #80]	; 0x50
   83826:	bd10      	pop	{r4, pc}
   83828:	89a3      	ldrh	r3, [r4, #12]
   8382a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8382e:	81a3      	strh	r3, [r4, #12]
   83830:	bd10      	pop	{r4, pc}
   83832:	bf00      	nop

00083834 <__swrite>:
   83834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83838:	460c      	mov	r4, r1
   8383a:	8989      	ldrh	r1, [r1, #12]
   8383c:	461d      	mov	r5, r3
   8383e:	05cb      	lsls	r3, r1, #23
   83840:	4616      	mov	r6, r2
   83842:	4607      	mov	r7, r0
   83844:	d506      	bpl.n	83854 <__swrite+0x20>
   83846:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8384a:	2200      	movs	r2, #0
   8384c:	2302      	movs	r3, #2
   8384e:	f000 f9c3 	bl	83bd8 <_lseek_r>
   83852:	89a1      	ldrh	r1, [r4, #12]
   83854:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83858:	81a1      	strh	r1, [r4, #12]
   8385a:	4638      	mov	r0, r7
   8385c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83860:	4632      	mov	r2, r6
   83862:	462b      	mov	r3, r5
   83864:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83868:	f000 b8ce 	b.w	83a08 <_write_r>

0008386c <__sseek>:
   8386c:	b510      	push	{r4, lr}
   8386e:	460c      	mov	r4, r1
   83870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83874:	f000 f9b0 	bl	83bd8 <_lseek_r>
   83878:	89a3      	ldrh	r3, [r4, #12]
   8387a:	1c42      	adds	r2, r0, #1
   8387c:	bf0e      	itee	eq
   8387e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83886:	6520      	strne	r0, [r4, #80]	; 0x50
   83888:	81a3      	strh	r3, [r4, #12]
   8388a:	bd10      	pop	{r4, pc}

0008388c <__sclose>:
   8388c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83890:	f000 b922 	b.w	83ad8 <_close_r>

00083894 <strlen>:
   83894:	f020 0103 	bic.w	r1, r0, #3
   83898:	f010 0003 	ands.w	r0, r0, #3
   8389c:	f1c0 0000 	rsb	r0, r0, #0
   838a0:	f851 3b04 	ldr.w	r3, [r1], #4
   838a4:	f100 0c04 	add.w	ip, r0, #4
   838a8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   838ac:	f06f 0200 	mvn.w	r2, #0
   838b0:	bf1c      	itt	ne
   838b2:	fa22 f20c 	lsrne.w	r2, r2, ip
   838b6:	4313      	orrne	r3, r2
   838b8:	f04f 0c01 	mov.w	ip, #1
   838bc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   838c0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   838c4:	eba3 020c 	sub.w	r2, r3, ip
   838c8:	ea22 0203 	bic.w	r2, r2, r3
   838cc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   838d0:	bf04      	itt	eq
   838d2:	f851 3b04 	ldreq.w	r3, [r1], #4
   838d6:	3004      	addeq	r0, #4
   838d8:	d0f4      	beq.n	838c4 <strlen+0x30>
   838da:	f013 0fff 	tst.w	r3, #255	; 0xff
   838de:	bf1f      	itttt	ne
   838e0:	3001      	addne	r0, #1
   838e2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   838e6:	3001      	addne	r0, #1
   838e8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   838ec:	bf18      	it	ne
   838ee:	3001      	addne	r0, #1
   838f0:	4770      	bx	lr
   838f2:	bf00      	nop

000838f4 <__swbuf_r>:
   838f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   838f6:	460d      	mov	r5, r1
   838f8:	4614      	mov	r4, r2
   838fa:	4607      	mov	r7, r0
   838fc:	b110      	cbz	r0, 83904 <__swbuf_r+0x10>
   838fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83900:	2b00      	cmp	r3, #0
   83902:	d048      	beq.n	83996 <__swbuf_r+0xa2>
   83904:	89a2      	ldrh	r2, [r4, #12]
   83906:	69a0      	ldr	r0, [r4, #24]
   83908:	b293      	uxth	r3, r2
   8390a:	60a0      	str	r0, [r4, #8]
   8390c:	0718      	lsls	r0, r3, #28
   8390e:	d538      	bpl.n	83982 <__swbuf_r+0x8e>
   83910:	6926      	ldr	r6, [r4, #16]
   83912:	2e00      	cmp	r6, #0
   83914:	d035      	beq.n	83982 <__swbuf_r+0x8e>
   83916:	0499      	lsls	r1, r3, #18
   83918:	b2ed      	uxtb	r5, r5
   8391a:	d515      	bpl.n	83948 <__swbuf_r+0x54>
   8391c:	6823      	ldr	r3, [r4, #0]
   8391e:	6962      	ldr	r2, [r4, #20]
   83920:	1b9e      	subs	r6, r3, r6
   83922:	4296      	cmp	r6, r2
   83924:	da1c      	bge.n	83960 <__swbuf_r+0x6c>
   83926:	3601      	adds	r6, #1
   83928:	68a2      	ldr	r2, [r4, #8]
   8392a:	1c59      	adds	r1, r3, #1
   8392c:	3a01      	subs	r2, #1
   8392e:	60a2      	str	r2, [r4, #8]
   83930:	6021      	str	r1, [r4, #0]
   83932:	701d      	strb	r5, [r3, #0]
   83934:	6963      	ldr	r3, [r4, #20]
   83936:	42b3      	cmp	r3, r6
   83938:	d01a      	beq.n	83970 <__swbuf_r+0x7c>
   8393a:	89a3      	ldrh	r3, [r4, #12]
   8393c:	07db      	lsls	r3, r3, #31
   8393e:	d501      	bpl.n	83944 <__swbuf_r+0x50>
   83940:	2d0a      	cmp	r5, #10
   83942:	d015      	beq.n	83970 <__swbuf_r+0x7c>
   83944:	4628      	mov	r0, r5
   83946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83948:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8394a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8394e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83952:	6663      	str	r3, [r4, #100]	; 0x64
   83954:	6823      	ldr	r3, [r4, #0]
   83956:	81a2      	strh	r2, [r4, #12]
   83958:	6962      	ldr	r2, [r4, #20]
   8395a:	1b9e      	subs	r6, r3, r6
   8395c:	4296      	cmp	r6, r2
   8395e:	dbe2      	blt.n	83926 <__swbuf_r+0x32>
   83960:	4638      	mov	r0, r7
   83962:	4621      	mov	r1, r4
   83964:	f7fe fd3e 	bl	823e4 <_fflush_r>
   83968:	b940      	cbnz	r0, 8397c <__swbuf_r+0x88>
   8396a:	6823      	ldr	r3, [r4, #0]
   8396c:	2601      	movs	r6, #1
   8396e:	e7db      	b.n	83928 <__swbuf_r+0x34>
   83970:	4638      	mov	r0, r7
   83972:	4621      	mov	r1, r4
   83974:	f7fe fd36 	bl	823e4 <_fflush_r>
   83978:	2800      	cmp	r0, #0
   8397a:	d0e3      	beq.n	83944 <__swbuf_r+0x50>
   8397c:	f04f 30ff 	mov.w	r0, #4294967295
   83980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83982:	4638      	mov	r0, r7
   83984:	4621      	mov	r1, r4
   83986:	f7fe fc17 	bl	821b8 <__swsetup_r>
   8398a:	2800      	cmp	r0, #0
   8398c:	d1f6      	bne.n	8397c <__swbuf_r+0x88>
   8398e:	89a2      	ldrh	r2, [r4, #12]
   83990:	6926      	ldr	r6, [r4, #16]
   83992:	b293      	uxth	r3, r2
   83994:	e7bf      	b.n	83916 <__swbuf_r+0x22>
   83996:	f7fe fd41 	bl	8241c <__sinit>
   8399a:	e7b3      	b.n	83904 <__swbuf_r+0x10>

0008399c <_wcrtomb_r>:
   8399c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   839a0:	461e      	mov	r6, r3
   839a2:	b086      	sub	sp, #24
   839a4:	460c      	mov	r4, r1
   839a6:	4605      	mov	r5, r0
   839a8:	4617      	mov	r7, r2
   839aa:	4b0f      	ldr	r3, [pc, #60]	; (839e8 <_wcrtomb_r+0x4c>)
   839ac:	b191      	cbz	r1, 839d4 <_wcrtomb_r+0x38>
   839ae:	f8d3 8000 	ldr.w	r8, [r3]
   839b2:	f7ff f8f3 	bl	82b9c <__locale_charset>
   839b6:	9600      	str	r6, [sp, #0]
   839b8:	4603      	mov	r3, r0
   839ba:	4621      	mov	r1, r4
   839bc:	463a      	mov	r2, r7
   839be:	4628      	mov	r0, r5
   839c0:	47c0      	blx	r8
   839c2:	1c43      	adds	r3, r0, #1
   839c4:	d103      	bne.n	839ce <_wcrtomb_r+0x32>
   839c6:	2200      	movs	r2, #0
   839c8:	238a      	movs	r3, #138	; 0x8a
   839ca:	6032      	str	r2, [r6, #0]
   839cc:	602b      	str	r3, [r5, #0]
   839ce:	b006      	add	sp, #24
   839d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   839d4:	681f      	ldr	r7, [r3, #0]
   839d6:	f7ff f8e1 	bl	82b9c <__locale_charset>
   839da:	9600      	str	r6, [sp, #0]
   839dc:	4603      	mov	r3, r0
   839de:	4622      	mov	r2, r4
   839e0:	4628      	mov	r0, r5
   839e2:	a903      	add	r1, sp, #12
   839e4:	47b8      	blx	r7
   839e6:	e7ec      	b.n	839c2 <_wcrtomb_r+0x26>
   839e8:	200709a0 	.word	0x200709a0

000839ec <__ascii_wctomb>:
   839ec:	b121      	cbz	r1, 839f8 <__ascii_wctomb+0xc>
   839ee:	2aff      	cmp	r2, #255	; 0xff
   839f0:	d804      	bhi.n	839fc <__ascii_wctomb+0x10>
   839f2:	700a      	strb	r2, [r1, #0]
   839f4:	2001      	movs	r0, #1
   839f6:	4770      	bx	lr
   839f8:	4608      	mov	r0, r1
   839fa:	4770      	bx	lr
   839fc:	238a      	movs	r3, #138	; 0x8a
   839fe:	6003      	str	r3, [r0, #0]
   83a00:	f04f 30ff 	mov.w	r0, #4294967295
   83a04:	4770      	bx	lr
   83a06:	bf00      	nop

00083a08 <_write_r>:
   83a08:	b570      	push	{r4, r5, r6, lr}
   83a0a:	4c08      	ldr	r4, [pc, #32]	; (83a2c <_write_r+0x24>)
   83a0c:	4606      	mov	r6, r0
   83a0e:	2500      	movs	r5, #0
   83a10:	4608      	mov	r0, r1
   83a12:	4611      	mov	r1, r2
   83a14:	461a      	mov	r2, r3
   83a16:	6025      	str	r5, [r4, #0]
   83a18:	f7fd f85a 	bl	80ad0 <_write>
   83a1c:	1c43      	adds	r3, r0, #1
   83a1e:	d000      	beq.n	83a22 <_write_r+0x1a>
   83a20:	bd70      	pop	{r4, r5, r6, pc}
   83a22:	6823      	ldr	r3, [r4, #0]
   83a24:	2b00      	cmp	r3, #0
   83a26:	d0fb      	beq.n	83a20 <_write_r+0x18>
   83a28:	6033      	str	r3, [r6, #0]
   83a2a:	bd70      	pop	{r4, r5, r6, pc}
   83a2c:	20070b14 	.word	0x20070b14

00083a30 <__register_exitproc>:
   83a30:	b5f0      	push	{r4, r5, r6, r7, lr}
   83a32:	4c27      	ldr	r4, [pc, #156]	; (83ad0 <__register_exitproc+0xa0>)
   83a34:	b085      	sub	sp, #20
   83a36:	6826      	ldr	r6, [r4, #0]
   83a38:	4607      	mov	r7, r0
   83a3a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83a3e:	2c00      	cmp	r4, #0
   83a40:	d040      	beq.n	83ac4 <__register_exitproc+0x94>
   83a42:	6865      	ldr	r5, [r4, #4]
   83a44:	2d1f      	cmp	r5, #31
   83a46:	dd1e      	ble.n	83a86 <__register_exitproc+0x56>
   83a48:	4822      	ldr	r0, [pc, #136]	; (83ad4 <__register_exitproc+0xa4>)
   83a4a:	b918      	cbnz	r0, 83a54 <__register_exitproc+0x24>
   83a4c:	f04f 30ff 	mov.w	r0, #4294967295
   83a50:	b005      	add	sp, #20
   83a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a54:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83a58:	9103      	str	r1, [sp, #12]
   83a5a:	9202      	str	r2, [sp, #8]
   83a5c:	9301      	str	r3, [sp, #4]
   83a5e:	f7ff f917 	bl	82c90 <malloc>
   83a62:	9903      	ldr	r1, [sp, #12]
   83a64:	4604      	mov	r4, r0
   83a66:	9a02      	ldr	r2, [sp, #8]
   83a68:	9b01      	ldr	r3, [sp, #4]
   83a6a:	2800      	cmp	r0, #0
   83a6c:	d0ee      	beq.n	83a4c <__register_exitproc+0x1c>
   83a6e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83a72:	2000      	movs	r0, #0
   83a74:	6025      	str	r5, [r4, #0]
   83a76:	6060      	str	r0, [r4, #4]
   83a78:	4605      	mov	r5, r0
   83a7a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83a7e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83a82:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83a86:	b93f      	cbnz	r7, 83a98 <__register_exitproc+0x68>
   83a88:	1c6b      	adds	r3, r5, #1
   83a8a:	2000      	movs	r0, #0
   83a8c:	3502      	adds	r5, #2
   83a8e:	6063      	str	r3, [r4, #4]
   83a90:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83a94:	b005      	add	sp, #20
   83a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a98:	2601      	movs	r6, #1
   83a9a:	40ae      	lsls	r6, r5
   83a9c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83aa0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83aa4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83aa8:	2f02      	cmp	r7, #2
   83aaa:	ea42 0206 	orr.w	r2, r2, r6
   83aae:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83ab2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83ab6:	d1e7      	bne.n	83a88 <__register_exitproc+0x58>
   83ab8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83abc:	431e      	orrs	r6, r3
   83abe:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83ac2:	e7e1      	b.n	83a88 <__register_exitproc+0x58>
   83ac4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83ac8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83acc:	e7b9      	b.n	83a42 <__register_exitproc+0x12>
   83ace:	bf00      	nop
   83ad0:	0008424c 	.word	0x0008424c
   83ad4:	00082c91 	.word	0x00082c91

00083ad8 <_close_r>:
   83ad8:	b538      	push	{r3, r4, r5, lr}
   83ada:	4c07      	ldr	r4, [pc, #28]	; (83af8 <_close_r+0x20>)
   83adc:	2300      	movs	r3, #0
   83ade:	4605      	mov	r5, r0
   83ae0:	4608      	mov	r0, r1
   83ae2:	6023      	str	r3, [r4, #0]
   83ae4:	f7fd fba8 	bl	81238 <_close>
   83ae8:	1c43      	adds	r3, r0, #1
   83aea:	d000      	beq.n	83aee <_close_r+0x16>
   83aec:	bd38      	pop	{r3, r4, r5, pc}
   83aee:	6823      	ldr	r3, [r4, #0]
   83af0:	2b00      	cmp	r3, #0
   83af2:	d0fb      	beq.n	83aec <_close_r+0x14>
   83af4:	602b      	str	r3, [r5, #0]
   83af6:	bd38      	pop	{r3, r4, r5, pc}
   83af8:	20070b14 	.word	0x20070b14

00083afc <_fclose_r>:
   83afc:	b570      	push	{r4, r5, r6, lr}
   83afe:	460c      	mov	r4, r1
   83b00:	4605      	mov	r5, r0
   83b02:	b131      	cbz	r1, 83b12 <_fclose_r+0x16>
   83b04:	b110      	cbz	r0, 83b0c <_fclose_r+0x10>
   83b06:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83b08:	2b00      	cmp	r3, #0
   83b0a:	d02f      	beq.n	83b6c <_fclose_r+0x70>
   83b0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83b10:	b90b      	cbnz	r3, 83b16 <_fclose_r+0x1a>
   83b12:	2000      	movs	r0, #0
   83b14:	bd70      	pop	{r4, r5, r6, pc}
   83b16:	4628      	mov	r0, r5
   83b18:	4621      	mov	r1, r4
   83b1a:	f7fe fc63 	bl	823e4 <_fflush_r>
   83b1e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83b20:	4606      	mov	r6, r0
   83b22:	b133      	cbz	r3, 83b32 <_fclose_r+0x36>
   83b24:	4628      	mov	r0, r5
   83b26:	69e1      	ldr	r1, [r4, #28]
   83b28:	4798      	blx	r3
   83b2a:	2800      	cmp	r0, #0
   83b2c:	bfb8      	it	lt
   83b2e:	f04f 36ff 	movlt.w	r6, #4294967295
   83b32:	89a3      	ldrh	r3, [r4, #12]
   83b34:	061b      	lsls	r3, r3, #24
   83b36:	d41c      	bmi.n	83b72 <_fclose_r+0x76>
   83b38:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83b3a:	b141      	cbz	r1, 83b4e <_fclose_r+0x52>
   83b3c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83b40:	4299      	cmp	r1, r3
   83b42:	d002      	beq.n	83b4a <_fclose_r+0x4e>
   83b44:	4628      	mov	r0, r5
   83b46:	f7fe fdad 	bl	826a4 <_free_r>
   83b4a:	2300      	movs	r3, #0
   83b4c:	6323      	str	r3, [r4, #48]	; 0x30
   83b4e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83b50:	b121      	cbz	r1, 83b5c <_fclose_r+0x60>
   83b52:	4628      	mov	r0, r5
   83b54:	f7fe fda6 	bl	826a4 <_free_r>
   83b58:	2300      	movs	r3, #0
   83b5a:	6463      	str	r3, [r4, #68]	; 0x44
   83b5c:	f7fe fcd8 	bl	82510 <__sfp_lock_acquire>
   83b60:	2300      	movs	r3, #0
   83b62:	81a3      	strh	r3, [r4, #12]
   83b64:	f7fe fcd6 	bl	82514 <__sfp_lock_release>
   83b68:	4630      	mov	r0, r6
   83b6a:	bd70      	pop	{r4, r5, r6, pc}
   83b6c:	f7fe fc56 	bl	8241c <__sinit>
   83b70:	e7cc      	b.n	83b0c <_fclose_r+0x10>
   83b72:	4628      	mov	r0, r5
   83b74:	6921      	ldr	r1, [r4, #16]
   83b76:	f7fe fd95 	bl	826a4 <_free_r>
   83b7a:	e7dd      	b.n	83b38 <_fclose_r+0x3c>

00083b7c <fclose>:
   83b7c:	4b02      	ldr	r3, [pc, #8]	; (83b88 <fclose+0xc>)
   83b7e:	4601      	mov	r1, r0
   83b80:	6818      	ldr	r0, [r3, #0]
   83b82:	f7ff bfbb 	b.w	83afc <_fclose_r>
   83b86:	bf00      	nop
   83b88:	20070568 	.word	0x20070568

00083b8c <_fstat_r>:
   83b8c:	b538      	push	{r3, r4, r5, lr}
   83b8e:	4c08      	ldr	r4, [pc, #32]	; (83bb0 <_fstat_r+0x24>)
   83b90:	2300      	movs	r3, #0
   83b92:	4605      	mov	r5, r0
   83b94:	4608      	mov	r0, r1
   83b96:	4611      	mov	r1, r2
   83b98:	6023      	str	r3, [r4, #0]
   83b9a:	f7fd fb51 	bl	81240 <_fstat>
   83b9e:	1c43      	adds	r3, r0, #1
   83ba0:	d000      	beq.n	83ba4 <_fstat_r+0x18>
   83ba2:	bd38      	pop	{r3, r4, r5, pc}
   83ba4:	6823      	ldr	r3, [r4, #0]
   83ba6:	2b00      	cmp	r3, #0
   83ba8:	d0fb      	beq.n	83ba2 <_fstat_r+0x16>
   83baa:	602b      	str	r3, [r5, #0]
   83bac:	bd38      	pop	{r3, r4, r5, pc}
   83bae:	bf00      	nop
   83bb0:	20070b14 	.word	0x20070b14

00083bb4 <_isatty_r>:
   83bb4:	b538      	push	{r3, r4, r5, lr}
   83bb6:	4c07      	ldr	r4, [pc, #28]	; (83bd4 <_isatty_r+0x20>)
   83bb8:	2300      	movs	r3, #0
   83bba:	4605      	mov	r5, r0
   83bbc:	4608      	mov	r0, r1
   83bbe:	6023      	str	r3, [r4, #0]
   83bc0:	f7fd fb44 	bl	8124c <_isatty>
   83bc4:	1c43      	adds	r3, r0, #1
   83bc6:	d000      	beq.n	83bca <_isatty_r+0x16>
   83bc8:	bd38      	pop	{r3, r4, r5, pc}
   83bca:	6823      	ldr	r3, [r4, #0]
   83bcc:	2b00      	cmp	r3, #0
   83bce:	d0fb      	beq.n	83bc8 <_isatty_r+0x14>
   83bd0:	602b      	str	r3, [r5, #0]
   83bd2:	bd38      	pop	{r3, r4, r5, pc}
   83bd4:	20070b14 	.word	0x20070b14

00083bd8 <_lseek_r>:
   83bd8:	b570      	push	{r4, r5, r6, lr}
   83bda:	4c08      	ldr	r4, [pc, #32]	; (83bfc <_lseek_r+0x24>)
   83bdc:	4606      	mov	r6, r0
   83bde:	2500      	movs	r5, #0
   83be0:	4608      	mov	r0, r1
   83be2:	4611      	mov	r1, r2
   83be4:	461a      	mov	r2, r3
   83be6:	6025      	str	r5, [r4, #0]
   83be8:	f7fd fb32 	bl	81250 <_lseek>
   83bec:	1c43      	adds	r3, r0, #1
   83bee:	d000      	beq.n	83bf2 <_lseek_r+0x1a>
   83bf0:	bd70      	pop	{r4, r5, r6, pc}
   83bf2:	6823      	ldr	r3, [r4, #0]
   83bf4:	2b00      	cmp	r3, #0
   83bf6:	d0fb      	beq.n	83bf0 <_lseek_r+0x18>
   83bf8:	6033      	str	r3, [r6, #0]
   83bfa:	bd70      	pop	{r4, r5, r6, pc}
   83bfc:	20070b14 	.word	0x20070b14

00083c00 <_read_r>:
   83c00:	b570      	push	{r4, r5, r6, lr}
   83c02:	4c08      	ldr	r4, [pc, #32]	; (83c24 <_read_r+0x24>)
   83c04:	4606      	mov	r6, r0
   83c06:	2500      	movs	r5, #0
   83c08:	4608      	mov	r0, r1
   83c0a:	4611      	mov	r1, r2
   83c0c:	461a      	mov	r2, r3
   83c0e:	6025      	str	r5, [r4, #0]
   83c10:	f7fc ff3e 	bl	80a90 <_read>
   83c14:	1c43      	adds	r3, r0, #1
   83c16:	d000      	beq.n	83c1a <_read_r+0x1a>
   83c18:	bd70      	pop	{r4, r5, r6, pc}
   83c1a:	6823      	ldr	r3, [r4, #0]
   83c1c:	2b00      	cmp	r3, #0
   83c1e:	d0fb      	beq.n	83c18 <_read_r+0x18>
   83c20:	6033      	str	r3, [r6, #0]
   83c22:	bd70      	pop	{r4, r5, r6, pc}
   83c24:	20070b14 	.word	0x20070b14

00083c28 <__aeabi_uldivmod>:
   83c28:	b94b      	cbnz	r3, 83c3e <__aeabi_uldivmod+0x16>
   83c2a:	b942      	cbnz	r2, 83c3e <__aeabi_uldivmod+0x16>
   83c2c:	2900      	cmp	r1, #0
   83c2e:	bf08      	it	eq
   83c30:	2800      	cmpeq	r0, #0
   83c32:	d002      	beq.n	83c3a <__aeabi_uldivmod+0x12>
   83c34:	f04f 31ff 	mov.w	r1, #4294967295
   83c38:	4608      	mov	r0, r1
   83c3a:	f000 b83b 	b.w	83cb4 <__aeabi_idiv0>
   83c3e:	b082      	sub	sp, #8
   83c40:	46ec      	mov	ip, sp
   83c42:	e92d 5000 	stmdb	sp!, {ip, lr}
   83c46:	f000 f81d 	bl	83c84 <__gnu_uldivmod_helper>
   83c4a:	f8dd e004 	ldr.w	lr, [sp, #4]
   83c4e:	b002      	add	sp, #8
   83c50:	bc0c      	pop	{r2, r3}
   83c52:	4770      	bx	lr

00083c54 <__gnu_ldivmod_helper>:
   83c54:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83c58:	9e08      	ldr	r6, [sp, #32]
   83c5a:	4614      	mov	r4, r2
   83c5c:	461d      	mov	r5, r3
   83c5e:	4680      	mov	r8, r0
   83c60:	4689      	mov	r9, r1
   83c62:	f000 f829 	bl	83cb8 <__divdi3>
   83c66:	fb04 f301 	mul.w	r3, r4, r1
   83c6a:	fba4 ab00 	umull	sl, fp, r4, r0
   83c6e:	fb00 3205 	mla	r2, r0, r5, r3
   83c72:	4493      	add	fp, r2
   83c74:	ebb8 080a 	subs.w	r8, r8, sl
   83c78:	eb69 090b 	sbc.w	r9, r9, fp
   83c7c:	e9c6 8900 	strd	r8, r9, [r6]
   83c80:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083c84 <__gnu_uldivmod_helper>:
   83c84:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83c88:	9e08      	ldr	r6, [sp, #32]
   83c8a:	4614      	mov	r4, r2
   83c8c:	461d      	mov	r5, r3
   83c8e:	4680      	mov	r8, r0
   83c90:	4689      	mov	r9, r1
   83c92:	f000 f961 	bl	83f58 <__udivdi3>
   83c96:	fb00 f505 	mul.w	r5, r0, r5
   83c9a:	fba0 ab04 	umull	sl, fp, r0, r4
   83c9e:	fb04 5401 	mla	r4, r4, r1, r5
   83ca2:	44a3      	add	fp, r4
   83ca4:	ebb8 080a 	subs.w	r8, r8, sl
   83ca8:	eb69 090b 	sbc.w	r9, r9, fp
   83cac:	e9c6 8900 	strd	r8, r9, [r6]
   83cb0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083cb4 <__aeabi_idiv0>:
   83cb4:	4770      	bx	lr
   83cb6:	bf00      	nop

00083cb8 <__divdi3>:
   83cb8:	2900      	cmp	r1, #0
   83cba:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83cbe:	f2c0 80a1 	blt.w	83e04 <__divdi3+0x14c>
   83cc2:	2400      	movs	r4, #0
   83cc4:	2b00      	cmp	r3, #0
   83cc6:	f2c0 8098 	blt.w	83dfa <__divdi3+0x142>
   83cca:	4615      	mov	r5, r2
   83ccc:	4606      	mov	r6, r0
   83cce:	460f      	mov	r7, r1
   83cd0:	2b00      	cmp	r3, #0
   83cd2:	d13f      	bne.n	83d54 <__divdi3+0x9c>
   83cd4:	428a      	cmp	r2, r1
   83cd6:	d958      	bls.n	83d8a <__divdi3+0xd2>
   83cd8:	fab2 f382 	clz	r3, r2
   83cdc:	b14b      	cbz	r3, 83cf2 <__divdi3+0x3a>
   83cde:	f1c3 0220 	rsb	r2, r3, #32
   83ce2:	fa01 f703 	lsl.w	r7, r1, r3
   83ce6:	fa20 f202 	lsr.w	r2, r0, r2
   83cea:	409d      	lsls	r5, r3
   83cec:	fa00 f603 	lsl.w	r6, r0, r3
   83cf0:	4317      	orrs	r7, r2
   83cf2:	0c29      	lsrs	r1, r5, #16
   83cf4:	fbb7 f2f1 	udiv	r2, r7, r1
   83cf8:	fb01 7712 	mls	r7, r1, r2, r7
   83cfc:	b2a8      	uxth	r0, r5
   83cfe:	fb00 f302 	mul.w	r3, r0, r2
   83d02:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83d06:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83d0a:	42bb      	cmp	r3, r7
   83d0c:	d909      	bls.n	83d22 <__divdi3+0x6a>
   83d0e:	197f      	adds	r7, r7, r5
   83d10:	f102 3cff 	add.w	ip, r2, #4294967295
   83d14:	f080 8105 	bcs.w	83f22 <__divdi3+0x26a>
   83d18:	42bb      	cmp	r3, r7
   83d1a:	f240 8102 	bls.w	83f22 <__divdi3+0x26a>
   83d1e:	3a02      	subs	r2, #2
   83d20:	442f      	add	r7, r5
   83d22:	1aff      	subs	r7, r7, r3
   83d24:	fbb7 f3f1 	udiv	r3, r7, r1
   83d28:	fb01 7113 	mls	r1, r1, r3, r7
   83d2c:	fb00 f003 	mul.w	r0, r0, r3
   83d30:	b2b6      	uxth	r6, r6
   83d32:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83d36:	4288      	cmp	r0, r1
   83d38:	d908      	bls.n	83d4c <__divdi3+0x94>
   83d3a:	1949      	adds	r1, r1, r5
   83d3c:	f103 37ff 	add.w	r7, r3, #4294967295
   83d40:	f080 80f1 	bcs.w	83f26 <__divdi3+0x26e>
   83d44:	4288      	cmp	r0, r1
   83d46:	f240 80ee 	bls.w	83f26 <__divdi3+0x26e>
   83d4a:	3b02      	subs	r3, #2
   83d4c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83d50:	2300      	movs	r3, #0
   83d52:	e003      	b.n	83d5c <__divdi3+0xa4>
   83d54:	428b      	cmp	r3, r1
   83d56:	d90a      	bls.n	83d6e <__divdi3+0xb6>
   83d58:	2300      	movs	r3, #0
   83d5a:	461a      	mov	r2, r3
   83d5c:	4610      	mov	r0, r2
   83d5e:	4619      	mov	r1, r3
   83d60:	b114      	cbz	r4, 83d68 <__divdi3+0xb0>
   83d62:	4240      	negs	r0, r0
   83d64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83d68:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d6c:	4770      	bx	lr
   83d6e:	fab3 f883 	clz	r8, r3
   83d72:	f1b8 0f00 	cmp.w	r8, #0
   83d76:	f040 8088 	bne.w	83e8a <__divdi3+0x1d2>
   83d7a:	428b      	cmp	r3, r1
   83d7c:	d302      	bcc.n	83d84 <__divdi3+0xcc>
   83d7e:	4282      	cmp	r2, r0
   83d80:	f200 80e2 	bhi.w	83f48 <__divdi3+0x290>
   83d84:	2300      	movs	r3, #0
   83d86:	2201      	movs	r2, #1
   83d88:	e7e8      	b.n	83d5c <__divdi3+0xa4>
   83d8a:	b912      	cbnz	r2, 83d92 <__divdi3+0xda>
   83d8c:	2301      	movs	r3, #1
   83d8e:	fbb3 f5f2 	udiv	r5, r3, r2
   83d92:	fab5 f285 	clz	r2, r5
   83d96:	2a00      	cmp	r2, #0
   83d98:	d13a      	bne.n	83e10 <__divdi3+0x158>
   83d9a:	1b7f      	subs	r7, r7, r5
   83d9c:	0c28      	lsrs	r0, r5, #16
   83d9e:	fa1f fc85 	uxth.w	ip, r5
   83da2:	2301      	movs	r3, #1
   83da4:	fbb7 f1f0 	udiv	r1, r7, r0
   83da8:	fb00 7711 	mls	r7, r0, r1, r7
   83dac:	fb0c f201 	mul.w	r2, ip, r1
   83db0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83db4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83db8:	42ba      	cmp	r2, r7
   83dba:	d907      	bls.n	83dcc <__divdi3+0x114>
   83dbc:	197f      	adds	r7, r7, r5
   83dbe:	f101 38ff 	add.w	r8, r1, #4294967295
   83dc2:	d202      	bcs.n	83dca <__divdi3+0x112>
   83dc4:	42ba      	cmp	r2, r7
   83dc6:	f200 80c4 	bhi.w	83f52 <__divdi3+0x29a>
   83dca:	4641      	mov	r1, r8
   83dcc:	1abf      	subs	r7, r7, r2
   83dce:	fbb7 f2f0 	udiv	r2, r7, r0
   83dd2:	fb00 7012 	mls	r0, r0, r2, r7
   83dd6:	fb0c fc02 	mul.w	ip, ip, r2
   83dda:	b2b6      	uxth	r6, r6
   83ddc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83de0:	4584      	cmp	ip, r0
   83de2:	d907      	bls.n	83df4 <__divdi3+0x13c>
   83de4:	1940      	adds	r0, r0, r5
   83de6:	f102 37ff 	add.w	r7, r2, #4294967295
   83dea:	d202      	bcs.n	83df2 <__divdi3+0x13a>
   83dec:	4584      	cmp	ip, r0
   83dee:	f200 80ae 	bhi.w	83f4e <__divdi3+0x296>
   83df2:	463a      	mov	r2, r7
   83df4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83df8:	e7b0      	b.n	83d5c <__divdi3+0xa4>
   83dfa:	43e4      	mvns	r4, r4
   83dfc:	4252      	negs	r2, r2
   83dfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83e02:	e762      	b.n	83cca <__divdi3+0x12>
   83e04:	4240      	negs	r0, r0
   83e06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83e0a:	f04f 34ff 	mov.w	r4, #4294967295
   83e0e:	e759      	b.n	83cc4 <__divdi3+0xc>
   83e10:	4095      	lsls	r5, r2
   83e12:	f1c2 0920 	rsb	r9, r2, #32
   83e16:	fa27 f109 	lsr.w	r1, r7, r9
   83e1a:	fa26 f909 	lsr.w	r9, r6, r9
   83e1e:	4097      	lsls	r7, r2
   83e20:	0c28      	lsrs	r0, r5, #16
   83e22:	fbb1 f8f0 	udiv	r8, r1, r0
   83e26:	fb00 1118 	mls	r1, r0, r8, r1
   83e2a:	fa1f fc85 	uxth.w	ip, r5
   83e2e:	fb0c f308 	mul.w	r3, ip, r8
   83e32:	ea49 0907 	orr.w	r9, r9, r7
   83e36:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83e3a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83e3e:	428b      	cmp	r3, r1
   83e40:	fa06 f602 	lsl.w	r6, r6, r2
   83e44:	d908      	bls.n	83e58 <__divdi3+0x1a0>
   83e46:	1949      	adds	r1, r1, r5
   83e48:	f108 32ff 	add.w	r2, r8, #4294967295
   83e4c:	d27a      	bcs.n	83f44 <__divdi3+0x28c>
   83e4e:	428b      	cmp	r3, r1
   83e50:	d978      	bls.n	83f44 <__divdi3+0x28c>
   83e52:	f1a8 0802 	sub.w	r8, r8, #2
   83e56:	4429      	add	r1, r5
   83e58:	1ac9      	subs	r1, r1, r3
   83e5a:	fbb1 f3f0 	udiv	r3, r1, r0
   83e5e:	fb00 1713 	mls	r7, r0, r3, r1
   83e62:	fb0c f203 	mul.w	r2, ip, r3
   83e66:	fa1f f989 	uxth.w	r9, r9
   83e6a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83e6e:	42ba      	cmp	r2, r7
   83e70:	d907      	bls.n	83e82 <__divdi3+0x1ca>
   83e72:	197f      	adds	r7, r7, r5
   83e74:	f103 31ff 	add.w	r1, r3, #4294967295
   83e78:	d260      	bcs.n	83f3c <__divdi3+0x284>
   83e7a:	42ba      	cmp	r2, r7
   83e7c:	d95e      	bls.n	83f3c <__divdi3+0x284>
   83e7e:	3b02      	subs	r3, #2
   83e80:	442f      	add	r7, r5
   83e82:	1abf      	subs	r7, r7, r2
   83e84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83e88:	e78c      	b.n	83da4 <__divdi3+0xec>
   83e8a:	f1c8 0220 	rsb	r2, r8, #32
   83e8e:	fa25 f102 	lsr.w	r1, r5, r2
   83e92:	fa03 fc08 	lsl.w	ip, r3, r8
   83e96:	fa27 f302 	lsr.w	r3, r7, r2
   83e9a:	fa20 f202 	lsr.w	r2, r0, r2
   83e9e:	fa07 f708 	lsl.w	r7, r7, r8
   83ea2:	ea41 0c0c 	orr.w	ip, r1, ip
   83ea6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83eaa:	fbb3 f1f9 	udiv	r1, r3, r9
   83eae:	fb09 3311 	mls	r3, r9, r1, r3
   83eb2:	fa1f fa8c 	uxth.w	sl, ip
   83eb6:	fb0a fb01 	mul.w	fp, sl, r1
   83eba:	4317      	orrs	r7, r2
   83ebc:	0c3a      	lsrs	r2, r7, #16
   83ebe:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83ec2:	459b      	cmp	fp, r3
   83ec4:	fa05 f008 	lsl.w	r0, r5, r8
   83ec8:	d908      	bls.n	83edc <__divdi3+0x224>
   83eca:	eb13 030c 	adds.w	r3, r3, ip
   83ece:	f101 32ff 	add.w	r2, r1, #4294967295
   83ed2:	d235      	bcs.n	83f40 <__divdi3+0x288>
   83ed4:	459b      	cmp	fp, r3
   83ed6:	d933      	bls.n	83f40 <__divdi3+0x288>
   83ed8:	3902      	subs	r1, #2
   83eda:	4463      	add	r3, ip
   83edc:	ebcb 0303 	rsb	r3, fp, r3
   83ee0:	fbb3 f2f9 	udiv	r2, r3, r9
   83ee4:	fb09 3312 	mls	r3, r9, r2, r3
   83ee8:	fb0a fa02 	mul.w	sl, sl, r2
   83eec:	b2bf      	uxth	r7, r7
   83eee:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83ef2:	45ba      	cmp	sl, r7
   83ef4:	d908      	bls.n	83f08 <__divdi3+0x250>
   83ef6:	eb17 070c 	adds.w	r7, r7, ip
   83efa:	f102 33ff 	add.w	r3, r2, #4294967295
   83efe:	d21b      	bcs.n	83f38 <__divdi3+0x280>
   83f00:	45ba      	cmp	sl, r7
   83f02:	d919      	bls.n	83f38 <__divdi3+0x280>
   83f04:	3a02      	subs	r2, #2
   83f06:	4467      	add	r7, ip
   83f08:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83f0c:	fba5 0100 	umull	r0, r1, r5, r0
   83f10:	ebca 0707 	rsb	r7, sl, r7
   83f14:	428f      	cmp	r7, r1
   83f16:	f04f 0300 	mov.w	r3, #0
   83f1a:	d30a      	bcc.n	83f32 <__divdi3+0x27a>
   83f1c:	d005      	beq.n	83f2a <__divdi3+0x272>
   83f1e:	462a      	mov	r2, r5
   83f20:	e71c      	b.n	83d5c <__divdi3+0xa4>
   83f22:	4662      	mov	r2, ip
   83f24:	e6fd      	b.n	83d22 <__divdi3+0x6a>
   83f26:	463b      	mov	r3, r7
   83f28:	e710      	b.n	83d4c <__divdi3+0x94>
   83f2a:	fa06 f608 	lsl.w	r6, r6, r8
   83f2e:	4286      	cmp	r6, r0
   83f30:	d2f5      	bcs.n	83f1e <__divdi3+0x266>
   83f32:	1e6a      	subs	r2, r5, #1
   83f34:	2300      	movs	r3, #0
   83f36:	e711      	b.n	83d5c <__divdi3+0xa4>
   83f38:	461a      	mov	r2, r3
   83f3a:	e7e5      	b.n	83f08 <__divdi3+0x250>
   83f3c:	460b      	mov	r3, r1
   83f3e:	e7a0      	b.n	83e82 <__divdi3+0x1ca>
   83f40:	4611      	mov	r1, r2
   83f42:	e7cb      	b.n	83edc <__divdi3+0x224>
   83f44:	4690      	mov	r8, r2
   83f46:	e787      	b.n	83e58 <__divdi3+0x1a0>
   83f48:	4643      	mov	r3, r8
   83f4a:	4642      	mov	r2, r8
   83f4c:	e706      	b.n	83d5c <__divdi3+0xa4>
   83f4e:	3a02      	subs	r2, #2
   83f50:	e750      	b.n	83df4 <__divdi3+0x13c>
   83f52:	3902      	subs	r1, #2
   83f54:	442f      	add	r7, r5
   83f56:	e739      	b.n	83dcc <__divdi3+0x114>

00083f58 <__udivdi3>:
   83f58:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83f5c:	4614      	mov	r4, r2
   83f5e:	4605      	mov	r5, r0
   83f60:	460e      	mov	r6, r1
   83f62:	2b00      	cmp	r3, #0
   83f64:	d143      	bne.n	83fee <__udivdi3+0x96>
   83f66:	428a      	cmp	r2, r1
   83f68:	d953      	bls.n	84012 <__udivdi3+0xba>
   83f6a:	fab2 f782 	clz	r7, r2
   83f6e:	b157      	cbz	r7, 83f86 <__udivdi3+0x2e>
   83f70:	f1c7 0620 	rsb	r6, r7, #32
   83f74:	fa20 f606 	lsr.w	r6, r0, r6
   83f78:	fa01 f307 	lsl.w	r3, r1, r7
   83f7c:	fa02 f407 	lsl.w	r4, r2, r7
   83f80:	fa00 f507 	lsl.w	r5, r0, r7
   83f84:	431e      	orrs	r6, r3
   83f86:	0c21      	lsrs	r1, r4, #16
   83f88:	fbb6 f2f1 	udiv	r2, r6, r1
   83f8c:	fb01 6612 	mls	r6, r1, r2, r6
   83f90:	b2a0      	uxth	r0, r4
   83f92:	fb00 f302 	mul.w	r3, r0, r2
   83f96:	0c2f      	lsrs	r7, r5, #16
   83f98:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83f9c:	42b3      	cmp	r3, r6
   83f9e:	d909      	bls.n	83fb4 <__udivdi3+0x5c>
   83fa0:	1936      	adds	r6, r6, r4
   83fa2:	f102 37ff 	add.w	r7, r2, #4294967295
   83fa6:	f080 80fd 	bcs.w	841a4 <__udivdi3+0x24c>
   83faa:	42b3      	cmp	r3, r6
   83fac:	f240 80fa 	bls.w	841a4 <__udivdi3+0x24c>
   83fb0:	3a02      	subs	r2, #2
   83fb2:	4426      	add	r6, r4
   83fb4:	1af6      	subs	r6, r6, r3
   83fb6:	fbb6 f3f1 	udiv	r3, r6, r1
   83fba:	fb01 6113 	mls	r1, r1, r3, r6
   83fbe:	fb00 f003 	mul.w	r0, r0, r3
   83fc2:	b2ad      	uxth	r5, r5
   83fc4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83fc8:	4288      	cmp	r0, r1
   83fca:	d908      	bls.n	83fde <__udivdi3+0x86>
   83fcc:	1909      	adds	r1, r1, r4
   83fce:	f103 36ff 	add.w	r6, r3, #4294967295
   83fd2:	f080 80e9 	bcs.w	841a8 <__udivdi3+0x250>
   83fd6:	4288      	cmp	r0, r1
   83fd8:	f240 80e6 	bls.w	841a8 <__udivdi3+0x250>
   83fdc:	3b02      	subs	r3, #2
   83fde:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83fe2:	2300      	movs	r3, #0
   83fe4:	4610      	mov	r0, r2
   83fe6:	4619      	mov	r1, r3
   83fe8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83fec:	4770      	bx	lr
   83fee:	428b      	cmp	r3, r1
   83ff0:	d84c      	bhi.n	8408c <__udivdi3+0x134>
   83ff2:	fab3 f683 	clz	r6, r3
   83ff6:	2e00      	cmp	r6, #0
   83ff8:	d14f      	bne.n	8409a <__udivdi3+0x142>
   83ffa:	428b      	cmp	r3, r1
   83ffc:	d302      	bcc.n	84004 <__udivdi3+0xac>
   83ffe:	4282      	cmp	r2, r0
   84000:	f200 80dd 	bhi.w	841be <__udivdi3+0x266>
   84004:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84008:	2300      	movs	r3, #0
   8400a:	2201      	movs	r2, #1
   8400c:	4610      	mov	r0, r2
   8400e:	4619      	mov	r1, r3
   84010:	4770      	bx	lr
   84012:	b912      	cbnz	r2, 8401a <__udivdi3+0xc2>
   84014:	2401      	movs	r4, #1
   84016:	fbb4 f4f2 	udiv	r4, r4, r2
   8401a:	fab4 f284 	clz	r2, r4
   8401e:	2a00      	cmp	r2, #0
   84020:	f040 8082 	bne.w	84128 <__udivdi3+0x1d0>
   84024:	1b09      	subs	r1, r1, r4
   84026:	0c26      	lsrs	r6, r4, #16
   84028:	b2a7      	uxth	r7, r4
   8402a:	2301      	movs	r3, #1
   8402c:	fbb1 f0f6 	udiv	r0, r1, r6
   84030:	fb06 1110 	mls	r1, r6, r0, r1
   84034:	fb07 f200 	mul.w	r2, r7, r0
   84038:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8403c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   84040:	428a      	cmp	r2, r1
   84042:	d907      	bls.n	84054 <__udivdi3+0xfc>
   84044:	1909      	adds	r1, r1, r4
   84046:	f100 3cff 	add.w	ip, r0, #4294967295
   8404a:	d202      	bcs.n	84052 <__udivdi3+0xfa>
   8404c:	428a      	cmp	r2, r1
   8404e:	f200 80c8 	bhi.w	841e2 <__udivdi3+0x28a>
   84052:	4660      	mov	r0, ip
   84054:	1a89      	subs	r1, r1, r2
   84056:	fbb1 f2f6 	udiv	r2, r1, r6
   8405a:	fb06 1112 	mls	r1, r6, r2, r1
   8405e:	fb07 f702 	mul.w	r7, r7, r2
   84062:	b2ad      	uxth	r5, r5
   84064:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   84068:	42af      	cmp	r7, r5
   8406a:	d908      	bls.n	8407e <__udivdi3+0x126>
   8406c:	192c      	adds	r4, r5, r4
   8406e:	f102 31ff 	add.w	r1, r2, #4294967295
   84072:	f080 809b 	bcs.w	841ac <__udivdi3+0x254>
   84076:	42a7      	cmp	r7, r4
   84078:	f240 8098 	bls.w	841ac <__udivdi3+0x254>
   8407c:	3a02      	subs	r2, #2
   8407e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   84082:	4610      	mov	r0, r2
   84084:	4619      	mov	r1, r3
   84086:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8408a:	4770      	bx	lr
   8408c:	2300      	movs	r3, #0
   8408e:	461a      	mov	r2, r3
   84090:	4610      	mov	r0, r2
   84092:	4619      	mov	r1, r3
   84094:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84098:	4770      	bx	lr
   8409a:	f1c6 0520 	rsb	r5, r6, #32
   8409e:	fa22 f705 	lsr.w	r7, r2, r5
   840a2:	fa03 f406 	lsl.w	r4, r3, r6
   840a6:	fa21 f305 	lsr.w	r3, r1, r5
   840aa:	fa01 fb06 	lsl.w	fp, r1, r6
   840ae:	fa20 f505 	lsr.w	r5, r0, r5
   840b2:	433c      	orrs	r4, r7
   840b4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   840b8:	fbb3 fcf8 	udiv	ip, r3, r8
   840bc:	fb08 331c 	mls	r3, r8, ip, r3
   840c0:	fa1f f984 	uxth.w	r9, r4
   840c4:	fb09 fa0c 	mul.w	sl, r9, ip
   840c8:	ea45 0b0b 	orr.w	fp, r5, fp
   840cc:	ea4f 451b 	mov.w	r5, fp, lsr #16
   840d0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   840d4:	459a      	cmp	sl, r3
   840d6:	fa02 f206 	lsl.w	r2, r2, r6
   840da:	d904      	bls.n	840e6 <__udivdi3+0x18e>
   840dc:	191b      	adds	r3, r3, r4
   840de:	f10c 35ff 	add.w	r5, ip, #4294967295
   840e2:	d36f      	bcc.n	841c4 <__udivdi3+0x26c>
   840e4:	46ac      	mov	ip, r5
   840e6:	ebca 0303 	rsb	r3, sl, r3
   840ea:	fbb3 f5f8 	udiv	r5, r3, r8
   840ee:	fb08 3315 	mls	r3, r8, r5, r3
   840f2:	fb09 f905 	mul.w	r9, r9, r5
   840f6:	fa1f fb8b 	uxth.w	fp, fp
   840fa:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   840fe:	45b9      	cmp	r9, r7
   84100:	d904      	bls.n	8410c <__udivdi3+0x1b4>
   84102:	193f      	adds	r7, r7, r4
   84104:	f105 33ff 	add.w	r3, r5, #4294967295
   84108:	d362      	bcc.n	841d0 <__udivdi3+0x278>
   8410a:	461d      	mov	r5, r3
   8410c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   84110:	fbac 2302 	umull	r2, r3, ip, r2
   84114:	ebc9 0707 	rsb	r7, r9, r7
   84118:	429f      	cmp	r7, r3
   8411a:	f04f 0500 	mov.w	r5, #0
   8411e:	d34a      	bcc.n	841b6 <__udivdi3+0x25e>
   84120:	d046      	beq.n	841b0 <__udivdi3+0x258>
   84122:	4662      	mov	r2, ip
   84124:	462b      	mov	r3, r5
   84126:	e75d      	b.n	83fe4 <__udivdi3+0x8c>
   84128:	4094      	lsls	r4, r2
   8412a:	f1c2 0920 	rsb	r9, r2, #32
   8412e:	fa21 fc09 	lsr.w	ip, r1, r9
   84132:	4091      	lsls	r1, r2
   84134:	fa20 f909 	lsr.w	r9, r0, r9
   84138:	0c26      	lsrs	r6, r4, #16
   8413a:	fbbc f8f6 	udiv	r8, ip, r6
   8413e:	fb06 cc18 	mls	ip, r6, r8, ip
   84142:	b2a7      	uxth	r7, r4
   84144:	fb07 f308 	mul.w	r3, r7, r8
   84148:	ea49 0901 	orr.w	r9, r9, r1
   8414c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   84150:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   84154:	4563      	cmp	r3, ip
   84156:	fa00 f502 	lsl.w	r5, r0, r2
   8415a:	d909      	bls.n	84170 <__udivdi3+0x218>
   8415c:	eb1c 0c04 	adds.w	ip, ip, r4
   84160:	f108 32ff 	add.w	r2, r8, #4294967295
   84164:	d23b      	bcs.n	841de <__udivdi3+0x286>
   84166:	4563      	cmp	r3, ip
   84168:	d939      	bls.n	841de <__udivdi3+0x286>
   8416a:	f1a8 0802 	sub.w	r8, r8, #2
   8416e:	44a4      	add	ip, r4
   84170:	ebc3 0c0c 	rsb	ip, r3, ip
   84174:	fbbc f3f6 	udiv	r3, ip, r6
   84178:	fb06 c113 	mls	r1, r6, r3, ip
   8417c:	fb07 f203 	mul.w	r2, r7, r3
   84180:	fa1f f989 	uxth.w	r9, r9
   84184:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   84188:	428a      	cmp	r2, r1
   8418a:	d907      	bls.n	8419c <__udivdi3+0x244>
   8418c:	1909      	adds	r1, r1, r4
   8418e:	f103 30ff 	add.w	r0, r3, #4294967295
   84192:	d222      	bcs.n	841da <__udivdi3+0x282>
   84194:	428a      	cmp	r2, r1
   84196:	d920      	bls.n	841da <__udivdi3+0x282>
   84198:	3b02      	subs	r3, #2
   8419a:	4421      	add	r1, r4
   8419c:	1a89      	subs	r1, r1, r2
   8419e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   841a2:	e743      	b.n	8402c <__udivdi3+0xd4>
   841a4:	463a      	mov	r2, r7
   841a6:	e705      	b.n	83fb4 <__udivdi3+0x5c>
   841a8:	4633      	mov	r3, r6
   841aa:	e718      	b.n	83fde <__udivdi3+0x86>
   841ac:	460a      	mov	r2, r1
   841ae:	e766      	b.n	8407e <__udivdi3+0x126>
   841b0:	40b0      	lsls	r0, r6
   841b2:	4290      	cmp	r0, r2
   841b4:	d2b5      	bcs.n	84122 <__udivdi3+0x1ca>
   841b6:	f10c 32ff 	add.w	r2, ip, #4294967295
   841ba:	2300      	movs	r3, #0
   841bc:	e712      	b.n	83fe4 <__udivdi3+0x8c>
   841be:	4633      	mov	r3, r6
   841c0:	4632      	mov	r2, r6
   841c2:	e70f      	b.n	83fe4 <__udivdi3+0x8c>
   841c4:	459a      	cmp	sl, r3
   841c6:	d98d      	bls.n	840e4 <__udivdi3+0x18c>
   841c8:	f1ac 0c02 	sub.w	ip, ip, #2
   841cc:	4423      	add	r3, r4
   841ce:	e78a      	b.n	840e6 <__udivdi3+0x18e>
   841d0:	45b9      	cmp	r9, r7
   841d2:	d99a      	bls.n	8410a <__udivdi3+0x1b2>
   841d4:	3d02      	subs	r5, #2
   841d6:	4427      	add	r7, r4
   841d8:	e798      	b.n	8410c <__udivdi3+0x1b4>
   841da:	4603      	mov	r3, r0
   841dc:	e7de      	b.n	8419c <__udivdi3+0x244>
   841de:	4690      	mov	r8, r2
   841e0:	e7c6      	b.n	84170 <__udivdi3+0x218>
   841e2:	3802      	subs	r0, #2
   841e4:	4421      	add	r1, r4
   841e6:	e735      	b.n	84054 <__udivdi3+0xfc>
   841e8:	4146494d 	.word	0x4146494d
   841ec:	52204552 	.word	0x52204552
   841f0:	32323543 	.word	0x32323543
   841f4:	000a3276 	.word	0x000a3276
   841f8:	65746544 	.word	0x65746544
   841fc:	64657463 	.word	0x64657463
   84200:	00000000 	.word	0x00000000
   84204:	4146494d 	.word	0x4146494d
   84208:	52204552 	.word	0x52204552
   8420c:	32323543 	.word	0x32323543
   84210:	000a3176 	.word	0x000a3176
   84214:	65746544 	.word	0x65746544
   84218:	64657463 	.word	0x64657463
   8421c:	0000000a 	.word	0x0000000a
   84220:	72206f4e 	.word	0x72206f4e
   84224:	65646165 	.word	0x65646165
   84228:	6f662072 	.word	0x6f662072
   8422c:	0a646e75 	.word	0x0a646e75
   84230:	00000000 	.word	0x00000000
   84234:	00006425 	.word	0x00006425
   84238:	6f67e54e 	.word	0x6f67e54e
   8423c:	69472074 	.word	0x69472074
   84240:	66206b63 	.word	0x66206b63
   84244:	000a6c65 	.word	0x000a6c65
   84248:	00000043 	.word	0x00000043

0008424c <_global_impure_ptr>:
   8424c:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   8425c:	46454443 00000000 33323130 37363534     CDEF....01234567
   8426c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   8427c:	0000296c                                l)..

00084280 <zeroes.6721>:
   84280:	30303030 30303030 30303030 30303030     0000000000000000

00084290 <blanks.6720>:
   84290:	20202020 20202020 20202020 20202020                     

000842a0 <_init>:
   842a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842a2:	bf00      	nop
   842a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   842a6:	bc08      	pop	{r3}
   842a8:	469e      	mov	lr, r3
   842aa:	4770      	bx	lr

000842ac <__init_array_start>:
   842ac:	0008227d 	.word	0x0008227d

000842b0 <__frame_dummy_init_array_entry>:
   842b0:	00080119                                ....

000842b4 <_fini>:
   842b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842b6:	bf00      	nop
   842b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   842ba:	bc08      	pop	{r3}
   842bc:	469e      	mov	lr, r3
   842be:	4770      	bx	lr

000842c0 <__fini_array_start>:
   842c0:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <g_interrupt_enabled>:
20070138:	00000001                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00084248 00000000 00000000 00000000     HB..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000839ed                                .9..
