#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::IQMC_CTRL {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = r" Value of the field"]
pub struct IQMC_CAL_ENR {
    bits: bool,
}
impl IQMC_CAL_ENR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct IQMC_NUM_ITERR {
    bits: u8,
}
impl IQMC_NUM_ITERR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct IQMC_DC_GAIN_ADJR {
    bits: u16,
}
impl IQMC_DC_GAIN_ADJR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u16 {
        self.bits
    }
}
#[doc = r" Proxy"]
pub struct _IQMC_CAL_ENW<'a> {
    w: &'a mut W,
}
impl<'a> _IQMC_CAL_ENW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _IQMC_NUM_ITERW<'a> {
    w: &'a mut W,
}
impl<'a> _IQMC_NUM_ITERW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 255;
        const OFFSET: u8 = 8;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _IQMC_DC_GAIN_ADJW<'a> {
    w: &'a mut W,
}
impl<'a> _IQMC_DC_GAIN_ADJW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u16) -> &'a mut W {
        const MASK: u16 = 2047;
        const OFFSET: u8 = 16;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bit 0 - IQ Mismatch Cal Enable"]
    #[inline]
    pub fn iqmc_cal_en(&self) -> IQMC_CAL_ENR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        IQMC_CAL_ENR { bits }
    }
    #[doc = "Bits 8:15 - IQ Mismatch Cal Num Iter"]
    #[inline]
    pub fn iqmc_num_iter(&self) -> IQMC_NUM_ITERR {
        let bits = {
            const MASK: u8 = 255;
            const OFFSET: u8 = 8;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        IQMC_NUM_ITERR { bits }
    }
    #[doc = "Bits 16:26 - IQ Mismatch Correction DC Gain Coeff"]
    #[inline]
    pub fn iqmc_dc_gain_adj(&self) -> IQMC_DC_GAIN_ADJR {
        let bits = {
            const MASK: u16 = 2047;
            const OFFSET: u8 = 16;
            ((self.bits >> OFFSET) & MASK as u32) as u16
        };
        IQMC_DC_GAIN_ADJR { bits }
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 67141632 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bit 0 - IQ Mismatch Cal Enable"]
    #[inline]
    pub fn iqmc_cal_en(&mut self) -> _IQMC_CAL_ENW {
        _IQMC_CAL_ENW { w: self }
    }
    #[doc = "Bits 8:15 - IQ Mismatch Cal Num Iter"]
    #[inline]
    pub fn iqmc_num_iter(&mut self) -> _IQMC_NUM_ITERW {
        _IQMC_NUM_ITERW { w: self }
    }
    #[doc = "Bits 16:26 - IQ Mismatch Correction DC Gain Coeff"]
    #[inline]
    pub fn iqmc_dc_gain_adj(&mut self) -> _IQMC_DC_GAIN_ADJW {
        _IQMC_DC_GAIN_ADJW { w: self }
    }
}
