// Seed: 4066542657
module module_0 (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    output wire id_7
);
  wire  id_9;
  uwire id_10 = 1;
  assign id_10 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wor id_17,
    input tri0 id_18
);
  assign id_6 = 1;
  module_0(
      id_4, id_10, id_6, id_5, id_1, id_7, id_10, id_14
  );
endmodule
