
STM32F4_DUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b2c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  08007cbc  08007cbc  00008cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082ac  080082ac  0000a130  2**0
                  CONTENTS
  4 .ARM          00000008  080082ac  080082ac  000092ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082b4  080082b4  0000a130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082b4  080082b4  000092b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080082b8  080082b8  000092b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000130  20000000  080082bc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a130  2**0
                  CONTENTS
 10 .bss          0000b0f0  20000130  20000130  0000a130  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000b220  2000b220  0000a130  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a130  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001485a  00000000  00000000  0000a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000385e  00000000  00000000  0001e9ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  00022218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000101c  00000000  00000000  000236f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027682  00000000  00000000  00024714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001addd  00000000  00000000  0004bd96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6337  00000000  00000000  00066b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014ceaa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cfc  00000000  00000000  0014cef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  00152bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000130 	.word	0x20000130
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ca4 	.word	0x08007ca4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000134 	.word	0x20000134
 80001cc:	08007ca4 	.word	0x08007ca4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <CmdLineProcess>:
//! \b CMDLINE_TOO_MANY_ARGS if there are more arguments than can be parsed.
//! Otherwise it returns the code that was returned by the command function.
//
//*****************************************************************************
uint8_t CmdLineProcess(char *pcCmdLine)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
    char *pcChar;
    uint_fast8_t ui8Argc;
    bool bFindArg = true;
 8000598:	2301      	movs	r3, #1
 800059a:	73fb      	strb	r3, [r7, #15]

    //
    // Initialize the argument counter, and point to the beginning of the
    // command line string.
    //
    ui8Argc = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	613b      	str	r3, [r7, #16]
    pcChar = pcCmdLine;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	617b      	str	r3, [r7, #20]

    //
    // Advance through the command line until a zero character is found.
    //
    while(*pcChar)
 80005a4:	e01f      	b.n	80005e6 <CmdLineProcess+0x56>
    {
        //
        // If there is a space, then replace it with a zero, and set the flag
        // to search for the next argument.
        //
        if(*pcChar == ' ')
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b20      	cmp	r3, #32
 80005ac:	d105      	bne.n	80005ba <CmdLineProcess+0x2a>
        {
            *pcChar = 0;
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
            bFindArg = true;
 80005b4:	2301      	movs	r3, #1
 80005b6:	73fb      	strb	r3, [r7, #15]
 80005b8:	e012      	b.n	80005e0 <CmdLineProcess+0x50>
        {
            //
            // If bFindArg is set, then that means we are looking for the start
            // of the next argument.
            //
            if(bFindArg)
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d00f      	beq.n	80005e0 <CmdLineProcess+0x50>
                //
                // As long as the maximum number of arguments has not been
                // reached, then save the pointer to the start of this new arg
                // in the argv array, and increment the count of args, argc.
                //
                if(ui8Argc < CMDLINE_MAX_ARGS)
 80005c0:	693b      	ldr	r3, [r7, #16]
 80005c2:	2b07      	cmp	r3, #7
 80005c4:	d80a      	bhi.n	80005dc <CmdLineProcess+0x4c>
                {
                    g_ppcArgv[ui8Argc] = pcChar;
 80005c6:	491e      	ldr	r1, [pc, #120]	@ (8000640 <CmdLineProcess+0xb0>)
 80005c8:	693b      	ldr	r3, [r7, #16]
 80005ca:	697a      	ldr	r2, [r7, #20]
 80005cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ui8Argc++;
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	3301      	adds	r3, #1
 80005d4:	613b      	str	r3, [r7, #16]
                    bFindArg = false;
 80005d6:	2300      	movs	r3, #0
 80005d8:	73fb      	strb	r3, [r7, #15]
 80005da:	e001      	b.n	80005e0 <CmdLineProcess+0x50>
                // The maximum number of arguments has been reached so return
                // the error.
                //
                else
                {
                    return(CMDLINE_TOO_MANY_ARGS);
 80005dc:	2302      	movs	r3, #2
 80005de:	e02b      	b.n	8000638 <CmdLineProcess+0xa8>
        }

        //
        // Advance to the next character in the command line.
        //
        pcChar++;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	3301      	adds	r3, #1
 80005e4:	617b      	str	r3, [r7, #20]
    while(*pcChar)
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d1db      	bne.n	80005a6 <CmdLineProcess+0x16>
    }

    //
    // If one or more arguments was found, then process the command.
    //
    if(ui8Argc)
 80005ee:	693b      	ldr	r3, [r7, #16]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d020      	beq.n	8000636 <CmdLineProcess+0xa6>
    {
        ui8Argc++;
 80005f4:	693b      	ldr	r3, [r7, #16]
 80005f6:	3301      	adds	r3, #1
 80005f8:	613b      	str	r3, [r7, #16]
        //
        // Start at the beginning of the command table, to look for a matching
        // command.
        //
        psCmdEntry = &g_psCmdTable[0];
 80005fa:	4b12      	ldr	r3, [pc, #72]	@ (8000644 <CmdLineProcess+0xb4>)
 80005fc:	60bb      	str	r3, [r7, #8]

        //
        // Search through the command table until a null command string is
        // found, which marks the end of the table.
        //
        while(psCmdEntry->pcCmd)
 80005fe:	e016      	b.n	800062e <CmdLineProcess+0x9e>
            //
            // If this command entry command string matches argv[0], then call
            // the function for this command, passing the command line
            // arguments.
            //
            if(!strcmp(g_ppcArgv[0], psCmdEntry->pcCmd))
 8000600:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <CmdLineProcess+0xb0>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4619      	mov	r1, r3
 800060a:	4610      	mov	r0, r2
 800060c:	f7ff fde0 	bl	80001d0 <strcmp>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d108      	bne.n	8000628 <CmdLineProcess+0x98>
            {
                return(psCmdEntry->pfnCmd(ui8Argc, g_ppcArgv));
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	693a      	ldr	r2, [r7, #16]
 800061c:	4908      	ldr	r1, [pc, #32]	@ (8000640 <CmdLineProcess+0xb0>)
 800061e:	4610      	mov	r0, r2
 8000620:	4798      	blx	r3
 8000622:	4603      	mov	r3, r0
 8000624:	b2db      	uxtb	r3, r3
 8000626:	e007      	b.n	8000638 <CmdLineProcess+0xa8>
            }

            //
            // Not found, so advance to the next entry.
            //
            psCmdEntry++;
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	330c      	adds	r3, #12
 800062c:	60bb      	str	r3, [r7, #8]
        while(psCmdEntry->pcCmd)
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d1e4      	bne.n	8000600 <CmdLineProcess+0x70>

    //
    // Fall through to here means that no matching command was found, so return
    // an error.
    //
    return(CMDLINE_BAD_CMD);
 8000636:	2301      	movs	r3, #1
}
 8000638:	4618      	mov	r0, r3
 800063a:	3718      	adds	r7, #24
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	2000014c 	.word	0x2000014c
 8000644:	20000018 	.word	0x20000018

08000648 <CommandLine_Task>:
		{ "eeprom_fill",  Cmd_EEPROM_Fill,  "eeprom_fill <addr> <len>" },

		{ 0, 0, 0 } };

void CommandLine_Task(void *pvParameters)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    while (1)
    {
        CommandLine_Task_Update();   // gọi hàm xử lý CLI
 8000650:	f000 f840 	bl	80006d4 <CommandLine_Task_Update>
        vTaskDelay(pdMS_TO_TICKS(10));
 8000654:	200a      	movs	r0, #10
 8000656:	f005 fc7b 	bl	8005f50 <vTaskDelay>
        CommandLine_Task_Update();   // gọi hàm xử lý CLI
 800065a:	bf00      	nop
 800065c:	e7f8      	b.n	8000650 <CommandLine_Task+0x8>
	...

08000660 <CommandLine_Init>:
    }
}

void CommandLine_Init(USART_TypeDef *handle_uart) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b08a      	sub	sp, #40	@ 0x28
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	UART_CMDLINE = handle_uart;
 8000668:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <CommandLine_Init+0x5c>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6013      	str	r3, [r2, #0]
	memset((void*) s_commandBuffer, 0, sizeof(s_commandBuffer));
 800066e:	2240      	movs	r2, #64	@ 0x40
 8000670:	2100      	movs	r1, #0
 8000672:	4813      	ldr	r0, [pc, #76]	@ (80006c0 <CommandLine_Init+0x60>)
 8000674:	f006 fe8e 	bl	8007394 <memset>
	s_commandBufferIndex = 0;
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <CommandLine_Init+0x64>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
	UART_SendStringRing(UART_CMDLINE, "\n\n\rDUT FIRMWARE \r\n");
 800067e:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <CommandLine_Init+0x5c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4911      	ldr	r1, [pc, #68]	@ (80006c8 <CommandLine_Init+0x68>)
 8000684:	4618      	mov	r0, r3
 8000686:	f001 f83d 	bl	8001704 <UART_SendStringRing>
	UART_Flush_RingRx(UART_CMDLINE);
 800068a:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <CommandLine_Init+0x5c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f001 f84f 	bl	8001732 <UART_Flush_RingRx>

	char buffer[30];
	snprintf(buffer, sizeof(buffer), "\r%s$ ", NAME_SHELL);
 8000694:	f107 0008 	add.w	r0, r7, #8
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <CommandLine_Init+0x6c>)
 800069a:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <CommandLine_Init+0x70>)
 800069c:	211e      	movs	r1, #30
 800069e:	f006 fe45 	bl	800732c <sniprintf>
	UART_SendStringRing(UART_CMDLINE, buffer);
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <CommandLine_Init+0x5c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f107 0208 	add.w	r2, r7, #8
 80006aa:	4611      	mov	r1, r2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 f829 	bl	8001704 <UART_SendStringRing>
}
 80006b2:	bf00      	nop
 80006b4:	3728      	adds	r7, #40	@ 0x28
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000170 	.word	0x20000170
 80006c0:	200003bc 	.word	0x200003bc
 80006c4:	200003fc 	.word	0x200003fc
 80006c8:	08007f34 	.word	0x08007f34
 80006cc:	08007f48 	.word	0x08007f48
 80006d0:	08007f50 	.word	0x08007f50

080006d4 <CommandLine_Task_Update>:

static void CommandLine_Task_Update(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	char rxData;
	if (IsDataAvailable(UART_CMDLINE)) {
 80006da:	4b14      	ldr	r3, [pc, #80]	@ (800072c <CommandLine_Task_Update+0x58>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 ffe7 	bl	80016b2 <IsDataAvailable>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d01c      	beq.n	8000724 <CommandLine_Task_Update+0x50>
		rxData = UART_ReadRing(UART_CMDLINE);
 80006ea:	4b10      	ldr	r3, [pc, #64]	@ (800072c <CommandLine_Task_Update+0x58>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 ff6b 	bl	80015ca <UART_ReadRing>
 80006f4:	4603      	mov	r3, r0
 80006f6:	71fb      	strb	r3, [r7, #7]
		if (rxData == 27) {
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b1b      	cmp	r3, #27
 80006fc:	d106      	bne.n	800070c <CommandLine_Task_Update+0x38>
			UART_SendStringRing(UART_CMDLINE, "\033[2J");
 80006fe:	4b0b      	ldr	r3, [pc, #44]	@ (800072c <CommandLine_Task_Update+0x58>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	490b      	ldr	r1, [pc, #44]	@ (8000730 <CommandLine_Task_Update+0x5c>)
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fffd 	bl	8001704 <UART_SendStringRing>
 800070a:	e006      	b.n	800071a <CommandLine_Task_Update+0x46>
		} else {
			UART_WriteRing(UART_CMDLINE, rxData);
 800070c:	4b07      	ldr	r3, [pc, #28]	@ (800072c <CommandLine_Task_Update+0x58>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	79fa      	ldrb	r2, [r7, #7]
 8000712:	4611      	mov	r1, r2
 8000714:	4618      	mov	r0, r3
 8000716:	f000 ff90 	bl	800163a <UART_WriteRing>
		}
		process_command(rxData, &pContext);
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4905      	ldr	r1, [pc, #20]	@ (8000734 <CommandLine_Task_Update+0x60>)
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f80a 	bl	8000738 <process_command>
	}
}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000170 	.word	0x20000170
 8000730:	08007f58 	.word	0x08007f58
 8000734:	20000174 	.word	0x20000174

08000738 <process_command>:

void process_command(char rxData, CMDLine_Context *context) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b094      	sub	sp, #80	@ 0x50
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	6039      	str	r1, [r7, #0]
 8000742:	71fb      	strb	r3, [r7, #7]
	if (rxData == 27) {
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	2b1b      	cmp	r3, #27
 8000748:	d115      	bne.n	8000776 <process_command+0x3e>
		char buffer[60];
		snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 800074a:	f107 000c 	add.w	r0, r7, #12
 800074e:	4b8c      	ldr	r3, [pc, #560]	@ (8000980 <process_command+0x248>)
 8000750:	4a8c      	ldr	r2, [pc, #560]	@ (8000984 <process_command+0x24c>)
 8000752:	213c      	movs	r1, #60	@ 0x3c
 8000754:	f006 fdea 	bl	800732c <sniprintf>
		UART_SendStringRing(UART_CMDLINE, buffer);
 8000758:	4b8b      	ldr	r3, [pc, #556]	@ (8000988 <process_command+0x250>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f107 020c 	add.w	r2, r7, #12
 8000760:	4611      	mov	r1, r2
 8000762:	4618      	mov	r0, r3
 8000764:	f000 ffce 	bl	8001704 <UART_SendStringRing>
		context->commandBufferIndex = 0;
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	2200      	movs	r2, #0
 800076c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
		context->commandBuffer[0] = '\0';
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
	}

	if (rxData == 0x2D) // '-' key (history up)
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b2d      	cmp	r3, #45	@ 0x2d
 800077a:	d14e      	bne.n	800081a <process_command+0xe2>
	{
		if (context->historyIndex > 0) {
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000782:	2b00      	cmp	r3, #0
 8000784:	d007      	beq.n	8000796 <process_command+0x5e>
			context->historyIndex--;
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 800078c:	3b01      	subs	r3, #1
 800078e:	b29a      	uxth	r2, r3
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
		}

		// Load history command
		if (context->historyIndex < context->historyCount) {
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	f8b3 2244 	ldrh.w	r2, [r3, #580]	@ 0x244
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d215      	bcs.n	80007d2 <process_command+0x9a>
			strcpy(context->commandBuffer,
 80007a6:	6838      	ldr	r0, [r7, #0]
					context->commandHistory[context->historyIndex]);
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 80007ae:	3301      	adds	r3, #1
 80007b0:	019b      	lsls	r3, r3, #6
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	4413      	add	r3, r2
 80007b6:	3302      	adds	r3, #2
			strcpy(context->commandBuffer,
 80007b8:	4619      	mov	r1, r3
 80007ba:	f006 fe1f 	bl	80073fc <strcpy>
			context->commandBufferIndex = strlen(context->commandBuffer);
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff fd0f 	bl	80001e4 <strlen>
 80007c6:	4603      	mov	r3, r0
 80007c8:	b29a      	uxth	r2, r3
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 80007d0:	e006      	b.n	80007e0 <process_command+0xa8>
		} else {
			context->commandBuffer[0] = '\0';
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
			context->commandBufferIndex = 0;
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	2200      	movs	r2, #0
 80007dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
		}

		// Clear current line and display updated command
		UART_SendStringRing(UART_CMDLINE, "\033[2K"); // Clear entire line
 80007e0:	4b69      	ldr	r3, [pc, #420]	@ (8000988 <process_command+0x250>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4969      	ldr	r1, [pc, #420]	@ (800098c <process_command+0x254>)
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 ff8c 	bl	8001704 <UART_SendStringRing>
		char buffer[60];
		snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 80007ec:	f107 000c 	add.w	r0, r7, #12
 80007f0:	4b63      	ldr	r3, [pc, #396]	@ (8000980 <process_command+0x248>)
 80007f2:	4a64      	ldr	r2, [pc, #400]	@ (8000984 <process_command+0x24c>)
 80007f4:	213c      	movs	r1, #60	@ 0x3c
 80007f6:	f006 fd99 	bl	800732c <sniprintf>
		UART_SendStringRing(UART_CMDLINE, buffer);
 80007fa:	4b63      	ldr	r3, [pc, #396]	@ (8000988 <process_command+0x250>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f107 020c 	add.w	r2, r7, #12
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f000 ff7d 	bl	8001704 <UART_SendStringRing>
		UART_SendStringRing(UART_CMDLINE, context->commandBuffer); // Display updated command
 800080a:	4b5f      	ldr	r3, [pc, #380]	@ (8000988 <process_command+0x250>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	683a      	ldr	r2, [r7, #0]
 8000810:	4611      	mov	r1, r2
 8000812:	4618      	mov	r0, r3
 8000814:	f000 ff76 	bl	8001704 <UART_SendStringRing>
 8000818:	e180      	b.n	8000b1c <process_command+0x3e4>
		return;
	} else if (rxData == 0x3D) // '=' key (history down)
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b3d      	cmp	r3, #61	@ 0x3d
 800081e:	d151      	bne.n	80008c4 <process_command+0x18c>
	{
		if (context->historyIndex < context->historyCount) {
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	f8b3 2244 	ldrh.w	r2, [r3, #580]	@ 0x244
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800082c:	429a      	cmp	r2, r3
 800082e:	d207      	bcs.n	8000840 <process_command+0x108>
			context->historyIndex++;
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000836:	3301      	adds	r3, #1
 8000838:	b29a      	uxth	r2, r3
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
		}

		// Load history command
		if (context->historyIndex < context->historyCount) {
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	f8b3 2244 	ldrh.w	r2, [r3, #580]	@ 0x244
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800084c:	429a      	cmp	r2, r3
 800084e:	d215      	bcs.n	800087c <process_command+0x144>
			strcpy(context->commandBuffer,
 8000850:	6838      	ldr	r0, [r7, #0]
					context->commandHistory[context->historyIndex]);
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000858:	3301      	adds	r3, #1
 800085a:	019b      	lsls	r3, r3, #6
 800085c:	683a      	ldr	r2, [r7, #0]
 800085e:	4413      	add	r3, r2
 8000860:	3302      	adds	r3, #2
			strcpy(context->commandBuffer,
 8000862:	4619      	mov	r1, r3
 8000864:	f006 fdca 	bl	80073fc <strcpy>
			context->commandBufferIndex = strlen(context->commandBuffer);
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fcba 	bl	80001e4 <strlen>
 8000870:	4603      	mov	r3, r0
 8000872:	b29a      	uxth	r2, r3
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 800087a:	e006      	b.n	800088a <process_command+0x152>
		} else {
			context->commandBuffer[0] = '\0';
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
			context->commandBufferIndex = 0;
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	2200      	movs	r2, #0
 8000886:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
		}

		// Clear current line and display updated command
		UART_SendStringRing(UART_CMDLINE, "\033[2K"); // Clear entire line
 800088a:	4b3f      	ldr	r3, [pc, #252]	@ (8000988 <process_command+0x250>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	493f      	ldr	r1, [pc, #252]	@ (800098c <process_command+0x254>)
 8000890:	4618      	mov	r0, r3
 8000892:	f000 ff37 	bl	8001704 <UART_SendStringRing>
		char buffer[60];
		snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 8000896:	f107 000c 	add.w	r0, r7, #12
 800089a:	4b39      	ldr	r3, [pc, #228]	@ (8000980 <process_command+0x248>)
 800089c:	4a39      	ldr	r2, [pc, #228]	@ (8000984 <process_command+0x24c>)
 800089e:	213c      	movs	r1, #60	@ 0x3c
 80008a0:	f006 fd44 	bl	800732c <sniprintf>
		UART_SendStringRing(UART_CMDLINE, buffer);
 80008a4:	4b38      	ldr	r3, [pc, #224]	@ (8000988 <process_command+0x250>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f107 020c 	add.w	r2, r7, #12
 80008ac:	4611      	mov	r1, r2
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 ff28 	bl	8001704 <UART_SendStringRing>
		UART_SendStringRing(UART_CMDLINE, context->commandBuffer); // Display updated command
 80008b4:	4b34      	ldr	r3, [pc, #208]	@ (8000988 <process_command+0x250>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	683a      	ldr	r2, [r7, #0]
 80008ba:	4611      	mov	r1, r2
 80008bc:	4618      	mov	r0, r3
 80008be:	f000 ff21 	bl	8001704 <UART_SendStringRing>
 80008c2:	e12b      	b.n	8000b1c <process_command+0x3e4>
		return;
	}

	// Handle individual key presses
	if (((rxData >= 32 && rxData <= 126) || rxData == KEY_ENTER
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	2b1f      	cmp	r3, #31
 80008c8:	d902      	bls.n	80008d0 <process_command+0x198>
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	2b7e      	cmp	r3, #126	@ 0x7e
 80008ce:	d906      	bls.n	80008de <process_command+0x1a6>
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	2b0d      	cmp	r3, #13
 80008d4:	d003      	beq.n	80008de <process_command+0x1a6>
			|| rxData == KEY_BACKSPACE) && rxData != 0x2D && rxData != 0x3D
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80008da:	f040 811f 	bne.w	8000b1c <process_command+0x3e4>
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b2d      	cmp	r3, #45	@ 0x2d
 80008e2:	f000 811b 	beq.w	8000b1c <process_command+0x3e4>
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	2b3d      	cmp	r3, #61	@ 0x3d
 80008ea:	f000 8117 	beq.w	8000b1c <process_command+0x3e4>
			&& rxData != 0x5C) {
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80008f2:	f000 8113 	beq.w	8000b1c <process_command+0x3e4>
		if (rxData == KEY_ENTER) {
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2b0d      	cmp	r3, #13
 80008fa:	f040 80bb 	bne.w	8000a74 <process_command+0x33c>
			if (context->commandBufferIndex > 0) {
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000904:	2b00      	cmp	r3, #0
 8000906:	f000 80a5 	beq.w	8000a54 <process_command+0x31c>
				context->commandBuffer[context->commandBufferIndex] = '\0';
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000910:	461a      	mov	r2, r3
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	2100      	movs	r1, #0
 8000916:	5499      	strb	r1, [r3, r2]
				// Save to history
				if (context->historyCount == 0
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800091e:	2b00      	cmp	r3, #0
 8000920:	d010      	beq.n	8000944 <process_command+0x20c>
						|| strcmp(
								context->commandHistory[context->historyCount
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
										- 1], context->commandBuffer) != 0) {
 8000928:	3b01      	subs	r3, #1
								context->commandHistory[context->historyCount
 800092a:	3301      	adds	r3, #1
 800092c:	019b      	lsls	r3, r3, #6
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	4413      	add	r3, r2
 8000932:	3302      	adds	r3, #2
										- 1], context->commandBuffer) != 0) {
 8000934:	683a      	ldr	r2, [r7, #0]
						|| strcmp(
 8000936:	4611      	mov	r1, r2
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fc49 	bl	80001d0 <strcmp>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d043      	beq.n	80009cc <process_command+0x294>
					if (context->historyCount < MAX_HISTORY) {
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800094a:	2b07      	cmp	r3, #7
 800094c:	d815      	bhi.n	800097a <process_command+0x242>
						strcpy(context->commandHistory[context->historyCount],
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8000954:	3301      	adds	r3, #1
 8000956:	019b      	lsls	r3, r3, #6
 8000958:	683a      	ldr	r2, [r7, #0]
 800095a:	4413      	add	r3, r2
 800095c:	3302      	adds	r3, #2
								context->commandBuffer);
 800095e:	683a      	ldr	r2, [r7, #0]
						strcpy(context->commandHistory[context->historyCount],
 8000960:	4611      	mov	r1, r2
 8000962:	4618      	mov	r0, r3
 8000964:	f006 fd4a 	bl	80073fc <strcpy>
						context->historyCount++;
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800096e:	3301      	adds	r3, #1
 8000970:	b29a      	uxth	r2, r3
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8000978:	e028      	b.n	80009cc <process_command+0x294>
					} else {
						for (int i = 0; i < MAX_HISTORY - 1; i++) {
 800097a:	2300      	movs	r3, #0
 800097c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800097e:	e01a      	b.n	80009b6 <process_command+0x27e>
 8000980:	08007f48 	.word	0x08007f48
 8000984:	08007f60 	.word	0x08007f60
 8000988:	20000170 	.word	0x20000170
 800098c:	08007f68 	.word	0x08007f68
							strcpy(context->commandHistory[i],
 8000990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000992:	3301      	adds	r3, #1
 8000994:	019b      	lsls	r3, r3, #6
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	4413      	add	r3, r2
 800099a:	1c98      	adds	r0, r3, #2
									context->commandHistory[i + 1]);
 800099c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800099e:	3301      	adds	r3, #1
 80009a0:	3301      	adds	r3, #1
 80009a2:	019b      	lsls	r3, r3, #6
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	4413      	add	r3, r2
 80009a8:	3302      	adds	r3, #2
							strcpy(context->commandHistory[i],
 80009aa:	4619      	mov	r1, r3
 80009ac:	f006 fd26 	bl	80073fc <strcpy>
						for (int i = 0; i < MAX_HISTORY - 1; i++) {
 80009b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009b2:	3301      	adds	r3, #1
 80009b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80009b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009b8:	2b06      	cmp	r3, #6
 80009ba:	dde9      	ble.n	8000990 <process_command+0x258>
						}
						strcpy(context->commandHistory[MAX_HISTORY - 1],
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	f203 2302 	addw	r3, r3, #514	@ 0x202
								context->commandBuffer);
 80009c2:	683a      	ldr	r2, [r7, #0]
						strcpy(context->commandHistory[MAX_HISTORY - 1],
 80009c4:	4611      	mov	r1, r2
 80009c6:	4618      	mov	r0, r3
 80009c8:	f006 fd18 	bl	80073fc <strcpy>
					}
				}
				context->historyIndex = context->historyCount;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	f8b3 2242 	ldrh.w	r2, [r3, #578]	@ 0x242
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244

				// Process command
				int8_t ret_val = CmdLineProcess(context->commandBuffer);
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fdd8 	bl	8000590 <CmdLineProcess>
 80009e0:	4603      	mov	r3, r0
 80009e2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
				if (ret_val == CMDLINE_NONE_RETURN) {
 80009e6:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80009ea:	2b06      	cmp	r3, #6
 80009ec:	f000 8096 	beq.w	8000b1c <process_command+0x3e4>
				} else {
					char buffer[60];
					if (ret_val != CMDLINE_OK)
 80009f0:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d019      	beq.n	8000a2c <process_command+0x2f4>
					{
						snprintf(buffer, sizeof(buffer), "\r\n");
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	4a49      	ldr	r2, [pc, #292]	@ (8000b24 <process_command+0x3ec>)
 80009fe:	213c      	movs	r1, #60	@ 0x3c
 8000a00:	4618      	mov	r0, r3
 8000a02:	f006 fc93 	bl	800732c <sniprintf>
						UART_SendStringRing(UART_CMDLINE, buffer);
 8000a06:	4b48      	ldr	r3, [pc, #288]	@ (8000b28 <process_command+0x3f0>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f107 020c 	add.w	r2, r7, #12
 8000a0e:	4611      	mov	r1, r2
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fe77 	bl	8001704 <UART_SendStringRing>
						UART_SendStringRing(UART_CMDLINE, ErrorCode[ret_val]);
 8000a16:	4b44      	ldr	r3, [pc, #272]	@ (8000b28 <process_command+0x3f0>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 8000a1e:	4943      	ldr	r1, [pc, #268]	@ (8000b2c <process_command+0x3f4>)
 8000a20:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a24:	4619      	mov	r1, r3
 8000a26:	4610      	mov	r0, r2
 8000a28:	f000 fe6c 	bl	8001704 <UART_SendStringRing>
					}
					snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 8000a2c:	f107 000c 	add.w	r0, r7, #12
 8000a30:	4b3f      	ldr	r3, [pc, #252]	@ (8000b30 <process_command+0x3f8>)
 8000a32:	4a40      	ldr	r2, [pc, #256]	@ (8000b34 <process_command+0x3fc>)
 8000a34:	213c      	movs	r1, #60	@ 0x3c
 8000a36:	f006 fc79 	bl	800732c <sniprintf>
					UART_SendStringRing(UART_CMDLINE, buffer);
 8000a3a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b28 <process_command+0x3f0>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f107 020c 	add.w	r2, r7, #12
 8000a42:	4611      	mov	r1, r2
 8000a44:	4618      	mov	r0, r3
 8000a46:	f000 fe5d 	bl	8001704 <UART_SendStringRing>
					context->commandBufferIndex = 0;
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 8000a52:	e063      	b.n	8000b1c <process_command+0x3e4>
				}
			} else {
				char buffer[60];
				snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 8000a54:	f107 000c 	add.w	r0, r7, #12
 8000a58:	4b35      	ldr	r3, [pc, #212]	@ (8000b30 <process_command+0x3f8>)
 8000a5a:	4a36      	ldr	r2, [pc, #216]	@ (8000b34 <process_command+0x3fc>)
 8000a5c:	213c      	movs	r1, #60	@ 0x3c
 8000a5e:	f006 fc65 	bl	800732c <sniprintf>
				UART_SendStringRing(UART_CMDLINE, buffer);
 8000a62:	4b31      	ldr	r3, [pc, #196]	@ (8000b28 <process_command+0x3f0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f107 020c 	add.w	r2, r7, #12
 8000a6a:	4611      	mov	r1, r2
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 fe49 	bl	8001704 <UART_SendStringRing>
 8000a72:	e053      	b.n	8000b1c <process_command+0x3e4>
			}
		} else if (rxData == KEY_BACKSPACE) {
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a78:	d11b      	bne.n	8000ab2 <process_command+0x37a>
			if (context->commandBufferIndex > 0) {
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d00f      	beq.n	8000aa4 <process_command+0x36c>
				context->commandBufferIndex--;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
				context->commandBuffer[context->commandBufferIndex] = '\0';
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	5499      	strb	r1, [r3, r2]
 8000aa2:	e03b      	b.n	8000b1c <process_command+0x3e4>
			} else {
				UART_SendStringRing(UART_CMDLINE, " ");
 8000aa4:	4b20      	ldr	r3, [pc, #128]	@ (8000b28 <process_command+0x3f0>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4923      	ldr	r1, [pc, #140]	@ (8000b38 <process_command+0x400>)
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fe2a 	bl	8001704 <UART_SendStringRing>
 8000ab0:	e034      	b.n	8000b1c <process_command+0x3e4>
			}
		} else {
			if (context->commandBufferIndex < COMMAND_MAX_LENGTH - 1) {
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000ab8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000aba:	d813      	bhi.n	8000ae4 <process_command+0x3ac>
				context->commandBuffer[context->commandBufferIndex++] = rxData;
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000ac2:	1c5a      	adds	r2, r3, #1
 8000ac4:	b291      	uxth	r1, r2
 8000ac6:	683a      	ldr	r2, [r7, #0]
 8000ac8:	f8a2 1040 	strh.w	r1, [r2, #64]	@ 0x40
 8000acc:	4619      	mov	r1, r3
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	79fa      	ldrb	r2, [r7, #7]
 8000ad2:	545a      	strb	r2, [r3, r1]
				context->commandBuffer[context->commandBufferIndex] = '\0';
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000ada:	461a      	mov	r2, r3
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	2100      	movs	r1, #0
 8000ae0:	5499      	strb	r1, [r3, r2]
 8000ae2:	e01b      	b.n	8000b1c <process_command+0x3e4>
			} else {
				// Command too long
				UART_SendStringRing(UART_CMDLINE,
 8000ae4:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <process_command+0x3f0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4914      	ldr	r1, [pc, #80]	@ (8000b3c <process_command+0x404>)
 8000aea:	4618      	mov	r0, r3
 8000aec:	f000 fe0a 	bl	8001704 <UART_SendStringRing>
						"\r\nError: Command too long.");
				char buffer[60];
				snprintf(buffer, sizeof(buffer), "\r\n%s$ ", NAME_SHELL);
 8000af0:	f107 000c 	add.w	r0, r7, #12
 8000af4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <process_command+0x3f8>)
 8000af6:	4a0f      	ldr	r2, [pc, #60]	@ (8000b34 <process_command+0x3fc>)
 8000af8:	213c      	movs	r1, #60	@ 0x3c
 8000afa:	f006 fc17 	bl	800732c <sniprintf>
				UART_SendStringRing(UART_CMDLINE, buffer);
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <process_command+0x3f0>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f107 020c 	add.w	r2, r7, #12
 8000b06:	4611      	mov	r1, r2
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 fdfb 	bl	8001704 <UART_SendStringRing>
				context->commandBufferIndex = 0;
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	2200      	movs	r2, #0
 8000b12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
				context->commandBuffer[0] = '\0';
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8000b1c:	3750      	adds	r7, #80	@ 0x50
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	08007f70 	.word	0x08007f70
 8000b28:	20000170 	.word	0x20000170
 8000b2c:	20000000 	.word	0x20000000
 8000b30:	08007f48 	.word	0x08007f48
 8000b34:	08007f60 	.word	0x08007f60
 8000b38:	08007f74 	.word	0x08007f74
 8000b3c:	08007f78 	.word	0x08007f78

08000b40 <Cmd_help>:

/*-----------------------COMMAND FUNCTION LIST---------------------------*/
/* Command support */
int Cmd_help(int argc, char *argv[]) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b0cc      	sub	sp, #304	@ 0x130
 8000b44:	af04      	add	r7, sp, #16
 8000b46:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000b4a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000b4e:	6018      	str	r0, [r3, #0]
 8000b50:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000b54:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b58:	6019      	str	r1, [r3, #0]
	if (argc > 2) return CMDLINE_TOO_MANY_ARGS;
 8000b5a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000b5e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	dd01      	ble.n	8000b6c <Cmd_help+0x2c>
 8000b68:	2302      	movs	r3, #2
 8000b6a:	e05d      	b.n	8000c28 <Cmd_help+0xe8>
	tCmdLineEntry *pEntry = &g_psCmdTable[0];
 8000b6c:	4b31      	ldr	r3, [pc, #196]	@ (8000c34 <Cmd_help+0xf4>)
 8000b6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	size_t maxCmdLength = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	while (pEntry->pcCmd) {
 8000b78:	e016      	b.n	8000ba8 <Cmd_help+0x68>
		size_t cmdLength = strlen(pEntry->pcCmd);
 8000b7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff fb2f 	bl	80001e4 <strlen>
 8000b86:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
		if (cmdLength > maxCmdLength) {
 8000b8a:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000b8e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d903      	bls.n	8000b9e <Cmd_help+0x5e>
			maxCmdLength = cmdLength;
 8000b96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000b9a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
		}
		pEntry++;
 8000b9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000ba2:	330c      	adds	r3, #12
 8000ba4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	while (pEntry->pcCmd) {
 8000ba8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d1e3      	bne.n	8000b7a <Cmd_help+0x3a>
	}
	pEntry = &g_psCmdTable[0];
 8000bb2:	4b20      	ldr	r3, [pc, #128]	@ (8000c34 <Cmd_help+0xf4>)
 8000bb4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	while (pEntry->pcCmd) {
 8000bb8:	e030      	b.n	8000c1c <Cmd_help+0xdc>
		char buffer[256];
		size_t cmdLength = strlen(pEntry->pcCmd);
 8000bba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fb0f 	bl	80001e4 <strlen>
 8000bc6:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
		int padding = (int) (maxCmdLength - cmdLength + 2);
 8000bca:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		snprintf(buffer, sizeof(buffer), "\r\n%s%*s %s", pEntry->pcCmd,
 8000bda:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	f107 000c 	add.w	r0, r7, #12
 8000bea:	9302      	str	r3, [sp, #8]
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <Cmd_help+0xf8>)
 8000bee:	9301      	str	r3, [sp, #4]
 8000bf0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	4a10      	ldr	r2, [pc, #64]	@ (8000c3c <Cmd_help+0xfc>)
 8000bfa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bfe:	f006 fb95 	bl	800732c <sniprintf>
				padding, "", pEntry->pcHelp);
		UART_SendStringRing(UART_CMDLINE, buffer);
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <Cmd_help+0x100>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f107 020c 	add.w	r2, r7, #12
 8000c0a:	4611      	mov	r1, r2
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f000 fd79 	bl	8001704 <UART_SendStringRing>
		pEntry++;
 8000c12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c16:	330c      	adds	r3, #12
 8000c18:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	while (pEntry->pcCmd) {
 8000c1c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d1c9      	bne.n	8000bba <Cmd_help+0x7a>
	}
	return (CMDLINE_OK);
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000018 	.word	0x20000018
 8000c38:	08007fa0 	.word	0x08007fa0
 8000c3c:	08007f94 	.word	0x08007f94
 8000c40:	20000170 	.word	0x20000170

08000c44 <Cmd_Clear_CLI>:

int Cmd_Clear_CLI(int argc, char *argv[]) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
	if (argc > 2) return CMDLINE_TOO_MANY_ARGS;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	dd01      	ble.n	8000c58 <Cmd_Clear_CLI+0x14>
 8000c54:	2302      	movs	r3, #2
 8000c56:	e006      	b.n	8000c66 <Cmd_Clear_CLI+0x22>
	UART_SendStringRing(UART_CMDLINE, "\033[2J\033[H");
 8000c58:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <Cmd_Clear_CLI+0x2c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4905      	ldr	r1, [pc, #20]	@ (8000c74 <Cmd_Clear_CLI+0x30>)
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fd50 	bl	8001704 <UART_SendStringRing>
	return (CMDLINE_OK);
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000170 	.word	0x20000170
 8000c74:	08007fa4 	.word	0x08007fa4

08000c78 <Cmd_ReadID_W25Q>:

int Cmd_ReadID_W25Q(int argc, char *argv[]) {
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b091      	sub	sp, #68	@ 0x44
 8000c7c:	af04      	add	r7, sp, #16
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
	if (argc > 2) return CMDLINE_TOO_MANY_ARGS;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	dd01      	ble.n	8000c8c <Cmd_ReadID_W25Q+0x14>
 8000c88:	2302      	movs	r3, #2
 8000c8a:	e021      	b.n	8000cd0 <Cmd_ReadID_W25Q+0x58>
	uint8_t id[4];
	char buffer[30];
	W25Q_read_id(&W25Q, id);
 8000c8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c90:	4619      	mov	r1, r3
 8000c92:	4811      	ldr	r0, [pc, #68]	@ (8000cd8 <Cmd_ReadID_W25Q+0x60>)
 8000c94:	f000 ffdf 	bl	8001c56 <W25Q_read_id>
	snprintf(buffer, sizeof(buffer), "\r\nW25Q ID: 0x%X%X%X%x\r\n", id[0], id[1], id[2], id[3]);
 8000c98:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c9c:	461c      	mov	r4, r3
 8000c9e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000ca2:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000ca6:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8000caa:	f107 000c 	add.w	r0, r7, #12
 8000cae:	9102      	str	r1, [sp, #8]
 8000cb0:	9201      	str	r2, [sp, #4]
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	4623      	mov	r3, r4
 8000cb6:	4a09      	ldr	r2, [pc, #36]	@ (8000cdc <Cmd_ReadID_W25Q+0x64>)
 8000cb8:	211e      	movs	r1, #30
 8000cba:	f006 fb37 	bl	800732c <sniprintf>
	UART_SendStringRing(UART_CMDLINE, buffer);
 8000cbe:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <Cmd_ReadID_W25Q+0x68>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f107 020c 	add.w	r2, r7, #12
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 fd1b 	bl	8001704 <UART_SendStringRing>
	return (CMDLINE_OK);
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3734      	adds	r7, #52	@ 0x34
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	200000c0 	.word	0x200000c0
 8000cdc:	08007fac 	.word	0x08007fac
 8000ce0:	20000170 	.word	0x20000170

08000ce4 <Cmd_Write_W25Q>:

int Cmd_Write_W25Q(int argc, char *argv[]) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b096      	sub	sp, #88	@ 0x58
 8000ce8:	af02      	add	r7, sp, #8
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
    if (argc < 3)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	dc01      	bgt.n	8000cf8 <Cmd_Write_W25Q+0x14>
        return CMDLINE_TOO_FEW_ARGS;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	e045      	b.n	8000d84 <Cmd_Write_W25Q+0xa0>
    if (argc > 3)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b03      	cmp	r3, #3
 8000cfc:	dd01      	ble.n	8000d02 <Cmd_Write_W25Q+0x1e>
        return CMDLINE_TOO_MANY_ARGS;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	e040      	b.n	8000d84 <Cmd_Write_W25Q+0xa0>

    char buffer[64];
    uint32_t length = atoi(argv[1]);  // số byte cần ghi
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	3304      	adds	r3, #4
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f006 fa87 	bl	800721c <atoi>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (length == 0 || length > 1024) {  // Giới hạn để tránh buffer quá lớn
 8000d12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d003      	beq.n	8000d20 <Cmd_Write_W25Q+0x3c>
 8000d18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d1e:	d907      	bls.n	8000d30 <Cmd_Write_W25Q+0x4c>
        UART_SendStringRing(UART_CMDLINE, "\r\nInvalid length\r\n");
 8000d20:	4b1a      	ldr	r3, [pc, #104]	@ (8000d8c <Cmd_Write_W25Q+0xa8>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	491a      	ldr	r1, [pc, #104]	@ (8000d90 <Cmd_Write_W25Q+0xac>)
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fcec 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	e029      	b.n	8000d84 <Cmd_Write_W25Q+0xa0>
    }

    // Tạo buffer dữ liệu: 0, 1, 2, 3, ...
    static uint8_t test_data[1024]; // đủ lớn
    for (uint32_t i = 0; i < length; i++) {
 8000d30:	2300      	movs	r3, #0
 8000d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d34:	e009      	b.n	8000d4a <Cmd_Write_W25Q+0x66>
        test_data[i] = (uint8_t)(i & 0xFF);
 8000d36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d38:	b2d9      	uxtb	r1, r3
 8000d3a:	4a16      	ldr	r2, [pc, #88]	@ (8000d94 <Cmd_Write_W25Q+0xb0>)
 8000d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d3e:	4413      	add	r3, r2
 8000d40:	460a      	mov	r2, r1
 8000d42:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < length; i++) {
 8000d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d46:	3301      	adds	r3, #1
 8000d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000d4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d3f1      	bcc.n	8000d36 <Cmd_Write_W25Q+0x52>
    }

    // Ghi vào flash
	W25Q_write(&W25Q, 0x000000, length, test_data);
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <Cmd_Write_W25Q+0xb0>)
 8000d54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d56:	2100      	movs	r1, #0
 8000d58:	480f      	ldr	r0, [pc, #60]	@ (8000d98 <Cmd_Write_W25Q+0xb4>)
 8000d5a:	f001 f81e 	bl	8001d9a <W25Q_write>

    snprintf(buffer, sizeof(buffer), "\r\nWrite %lu bytes from addr [0 - %lu] to W25Q OK\r\n",
 8000d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d60:	3b01      	subs	r3, #1
 8000d62:	f107 0008 	add.w	r0, r7, #8
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d6a:	4a0c      	ldr	r2, [pc, #48]	@ (8000d9c <Cmd_Write_W25Q+0xb8>)
 8000d6c:	2140      	movs	r1, #64	@ 0x40
 8000d6e:	f006 fadd 	bl	800732c <sniprintf>
             (unsigned long)length, (unsigned long)(length - 1));
    UART_SendStringRing(UART_CMDLINE, buffer);
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <Cmd_Write_W25Q+0xa8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f107 0208 	add.w	r2, r7, #8
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 fcc1 	bl	8001704 <UART_SendStringRing>

    return CMDLINE_OK;
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3750      	adds	r7, #80	@ 0x50
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000170 	.word	0x20000170
 8000d90:	08007fc4 	.word	0x08007fc4
 8000d94:	2000040c 	.word	0x2000040c
 8000d98:	200000c0 	.word	0x200000c0
 8000d9c:	08007fd8 	.word	0x08007fd8

08000da0 <Cmd_Read_W25Q>:

int Cmd_Read_W25Q(int argc, char *argv[]) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b0a6      	sub	sp, #152	@ 0x98
 8000da4:	af02      	add	r7, sp, #8
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
	if (argc < 3)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	dc01      	bgt.n	8000db4 <Cmd_Read_W25Q+0x14>
		return CMDLINE_TOO_FEW_ARGS;
 8000db0:	2303      	movs	r3, #3
 8000db2:	e06f      	b.n	8000e94 <Cmd_Read_W25Q+0xf4>
	if (argc > 3)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b03      	cmp	r3, #3
 8000db8:	dd01      	ble.n	8000dbe <Cmd_Read_W25Q+0x1e>
		return CMDLINE_TOO_MANY_ARGS;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	e06a      	b.n	8000e94 <Cmd_Read_W25Q+0xf4>

	char buffer[128];
	uint32_t length = atoi(argv[1]);  // số byte cần đọc
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f006 fa29 	bl	800721c <atoi>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	if (length == 0 || length > 1024) {  // Giới hạn để tránh buffer quá lớn
 8000dd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d004      	beq.n	8000de2 <Cmd_Read_W25Q+0x42>
 8000dd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000de0:	d907      	bls.n	8000df2 <Cmd_Read_W25Q+0x52>
		UART_SendStringRing(UART_CMDLINE, "\r\nInvalid length\r\n");
 8000de2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e9c <Cmd_Read_W25Q+0xfc>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	492e      	ldr	r1, [pc, #184]	@ (8000ea0 <Cmd_Read_W25Q+0x100>)
 8000de8:	4618      	mov	r0, r3
 8000dea:	f000 fc8b 	bl	8001704 <UART_SendStringRing>
		return CMDLINE_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	e050      	b.n	8000e94 <Cmd_Read_W25Q+0xf4>

	// Tạo buffer để đọc dữ liệu
	static uint8_t read_data[1024]; // đủ lớn

	// Đọc từ flash
	W25Q_read(&W25Q, 0x000000, length, read_data);
 8000df2:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea4 <Cmd_Read_W25Q+0x104>)
 8000df4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000df8:	2100      	movs	r1, #0
 8000dfa:	482b      	ldr	r0, [pc, #172]	@ (8000ea8 <Cmd_Read_W25Q+0x108>)
 8000dfc:	f000 fffe 	bl	8001dfc <W25Q_read>

	// Hiển thị dữ liệu đọc được
	snprintf(buffer, sizeof(buffer), "\r\nRead %lu bytes from addr [0 - %lu] from W25Q:\r\n",
 8000e00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e04:	3b01      	subs	r3, #1
 8000e06:	f107 0008 	add.w	r0, r7, #8
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e10:	4a26      	ldr	r2, [pc, #152]	@ (8000eac <Cmd_Read_W25Q+0x10c>)
 8000e12:	2180      	movs	r1, #128	@ 0x80
 8000e14:	f006 fa8a 	bl	800732c <sniprintf>
			 (unsigned long)length, (unsigned long)(length - 1));
	UART_SendStringRing(UART_CMDLINE, buffer);
 8000e18:	4b20      	ldr	r3, [pc, #128]	@ (8000e9c <Cmd_Read_W25Q+0xfc>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f107 0208 	add.w	r2, r7, #8
 8000e20:	4611      	mov	r1, r2
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 fc6e 	bl	8001704 <UART_SendStringRing>
	for (uint32_t i = 0; i < length; i++) {
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000e2e:	e024      	b.n	8000e7a <Cmd_Read_W25Q+0xda>
		snprintf(buffer, sizeof(buffer), "0x%02X ", read_data[i]);
 8000e30:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea4 <Cmd_Read_W25Q+0x104>)
 8000e32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	f107 0008 	add.w	r0, r7, #8
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb0 <Cmd_Read_W25Q+0x110>)
 8000e40:	2180      	movs	r1, #128	@ 0x80
 8000e42:	f006 fa73 	bl	800732c <sniprintf>
		UART_SendStringRing(UART_CMDLINE, buffer);
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <Cmd_Read_W25Q+0xfc>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f107 0208 	add.w	r2, r7, #8
 8000e4e:	4611      	mov	r1, r2
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 fc57 	bl	8001704 <UART_SendStringRing>
		if ((i + 1) % 16 == 0) {
 8000e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	f003 030f 	and.w	r3, r3, #15
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d105      	bne.n	8000e70 <Cmd_Read_W25Q+0xd0>
			UART_SendStringRing(UART_CMDLINE, "\r\n");
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <Cmd_Read_W25Q+0xfc>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4912      	ldr	r1, [pc, #72]	@ (8000eb4 <Cmd_Read_W25Q+0x114>)
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fc4a 	bl	8001704 <UART_SendStringRing>
	for (uint32_t i = 0; i < length; i++) {
 8000e70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e74:	3301      	adds	r3, #1
 8000e76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000e7a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000e7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d3d4      	bcc.n	8000e30 <Cmd_Read_W25Q+0x90>
		}
	}
	UART_SendStringRing(UART_CMDLINE, "\r\n");
 8000e86:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <Cmd_Read_W25Q+0xfc>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	490a      	ldr	r1, [pc, #40]	@ (8000eb4 <Cmd_Read_W25Q+0x114>)
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fc39 	bl	8001704 <UART_SendStringRing>

	return CMDLINE_OK;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3790      	adds	r7, #144	@ 0x90
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000170 	.word	0x20000170
 8000ea0:	08007fc4 	.word	0x08007fc4
 8000ea4:	2000080c 	.word	0x2000080c
 8000ea8:	200000c0 	.word	0x200000c0
 8000eac:	0800800c 	.word	0x0800800c
 8000eb0:	08008040 	.word	0x08008040
 8000eb4:	08007f70 	.word	0x08007f70

08000eb8 <Cmd_EraseChip_W25Q>:

int Cmd_EraseChip_W25Q(int argc, char *argv[]) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
	if (argc > 2)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	dd01      	ble.n	8000ecc <Cmd_EraseChip_W25Q+0x14>
		return CMDLINE_TOO_MANY_ARGS;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	e012      	b.n	8000ef2 <Cmd_EraseChip_W25Q+0x3a>

	char buffer[30];
	// Xóa chip
	W25Q_chip_erase(&W25Q);
 8000ecc:	480b      	ldr	r0, [pc, #44]	@ (8000efc <Cmd_EraseChip_W25Q+0x44>)
 8000ece:	f000 ffe3 	bl	8001e98 <W25Q_chip_erase>
	snprintf(buffer, sizeof(buffer), "\r\nChip Erase OK\r\n");
 8000ed2:	f107 0308 	add.w	r3, r7, #8
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <Cmd_EraseChip_W25Q+0x48>)
 8000ed8:	211e      	movs	r1, #30
 8000eda:	4618      	mov	r0, r3
 8000edc:	f006 fa26 	bl	800732c <sniprintf>
	UART_SendStringRing(UART_CMDLINE, buffer);
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <Cmd_EraseChip_W25Q+0x4c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f107 0208 	add.w	r2, r7, #8
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fc0a 	bl	8001704 <UART_SendStringRing>

	return CMDLINE_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3728      	adds	r7, #40	@ 0x28
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200000c0 	.word	0x200000c0
 8000f00:	08008048 	.word	0x08008048
 8000f04:	20000170 	.word	0x20000170

08000f08 <Cmd_EEPROM_Init>:

extern I2C_HandleTypeDef hi2c1;
static I2C_EEPROM_t EEPROM1;

int Cmd_EEPROM_Init(int argc, char *argv[])
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b096      	sub	sp, #88	@ 0x58
 8000f0c:	af02      	add	r7, sp, #8
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
    if (argc > 5)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2b05      	cmp	r3, #5
 8000f16:	dd01      	ble.n	8000f1c <Cmd_EEPROM_Init+0x14>
        return CMDLINE_INVALID_ARG;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	e04d      	b.n	8000fb8 <Cmd_EEPROM_Init+0xb0>

    uint8_t  addr7 = strtol(argv[1], NULL, 0);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	3304      	adds	r3, #4
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f006 f9f6 	bl	8007318 <strtol>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint16_t size  = atoi(argv[2]);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	3308      	adds	r3, #8
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f006 f96f 	bl	800721c <atoi>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t page  = atoi(argv[3]);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	330c      	adds	r3, #12
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f006 f966 	bl	800721c <atoi>
 8000f50:	4603      	mov	r3, r0
 8000f52:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    if (EEPROM_Init(&EEPROM1,
 8000f56:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8000f5a:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000f5e:	2310      	movs	r3, #16
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4915      	ldr	r1, [pc, #84]	@ (8000fc0 <Cmd_EEPROM_Init+0xb8>)
 8000f6c:	4815      	ldr	r0, [pc, #84]	@ (8000fc4 <Cmd_EEPROM_Init+0xbc>)
 8000f6e:	f000 fc8b 	bl	8001888 <EEPROM_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d007      	beq.n	8000f88 <Cmd_EEPROM_Init+0x80>
                    addr7,
                    size,
                    page,
                    I2C_MEMADD_SIZE_16BIT) != HAL_OK)
    {
        UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM init FAIL\r\n");
 8000f78:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <Cmd_EEPROM_Init+0xc0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4913      	ldr	r1, [pc, #76]	@ (8000fcc <Cmd_EEPROM_Init+0xc4>)
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fbc0 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e017      	b.n	8000fb8 <Cmd_EEPROM_Init+0xb0>
    }

    char buf[64];
    snprintf(buf, sizeof(buf),
 8000f88:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 8000f8c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000f90:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000f94:	f107 0008 	add.w	r0, r7, #8
 8000f98:	9201      	str	r2, [sp, #4]
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fd0 <Cmd_EEPROM_Init+0xc8>)
 8000fa0:	2140      	movs	r1, #64	@ 0x40
 8000fa2:	f006 f9c3 	bl	800732c <sniprintf>
             "\r\nEEPROM init OK: addr=0x%02X size=%d page=%d\r\n",
             addr7, size, page);
    UART_SendStringRing(UART_CMDLINE, buf);
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <Cmd_EEPROM_Init+0xc0>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f107 0208 	add.w	r2, r7, #8
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 fba7 	bl	8001704 <UART_SendStringRing>

    return CMDLINE_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3750      	adds	r7, #80	@ 0x50
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000f0c 	.word	0x20000f0c
 8000fc4:	20000400 	.word	0x20000400
 8000fc8:	20000170 	.word	0x20000170
 8000fcc:	0800805c 	.word	0x0800805c
 8000fd0:	08008074 	.word	0x08008074

08000fd4 <Cmd_EEPROM_Write>:

int Cmd_EEPROM_Write(int argc, char *argv[])
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
    if (argc > 4)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	dd01      	ble.n	8000fe8 <Cmd_EEPROM_Write+0x14>
        return CMDLINE_INVALID_ARG;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	e047      	b.n	8001078 <Cmd_EEPROM_Write+0xa4>

    uint16_t addr = strtol(argv[1], NULL, 0);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3304      	adds	r3, #4
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f006 f990 	bl	8007318 <strtol>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	81bb      	strh	r3, [r7, #12]
    uint16_t len  = atoi(argv[2]);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	3308      	adds	r3, #8
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f006 f90a 	bl	800721c <atoi>
 8001008:	4603      	mov	r3, r0
 800100a:	817b      	strh	r3, [r7, #10]

    static uint8_t buf[256];

    if (len == 0 || len > sizeof(buf)) {
 800100c:	897b      	ldrh	r3, [r7, #10]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <Cmd_EEPROM_Write+0x46>
 8001012:	897b      	ldrh	r3, [r7, #10]
 8001014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001018:	d907      	bls.n	800102a <Cmd_EEPROM_Write+0x56>
        UART_SendStringRing(UART_CMDLINE, "\r\nInvalid length\r\n");
 800101a:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <Cmd_EEPROM_Write+0xac>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4919      	ldr	r1, [pc, #100]	@ (8001084 <Cmd_EEPROM_Write+0xb0>)
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fb6f 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 8001026:	2300      	movs	r3, #0
 8001028:	e026      	b.n	8001078 <Cmd_EEPROM_Write+0xa4>
    }

    for (uint16_t i = 0; i < len; i++)
 800102a:	2300      	movs	r3, #0
 800102c:	81fb      	strh	r3, [r7, #14]
 800102e:	e007      	b.n	8001040 <Cmd_EEPROM_Write+0x6c>
        buf[i] = i & 0xFF;
 8001030:	89fb      	ldrh	r3, [r7, #14]
 8001032:	89fa      	ldrh	r2, [r7, #14]
 8001034:	b2d1      	uxtb	r1, r2
 8001036:	4a14      	ldr	r2, [pc, #80]	@ (8001088 <Cmd_EEPROM_Write+0xb4>)
 8001038:	54d1      	strb	r1, [r2, r3]
    for (uint16_t i = 0; i < len; i++)
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	3301      	adds	r3, #1
 800103e:	81fb      	strh	r3, [r7, #14]
 8001040:	89fa      	ldrh	r2, [r7, #14]
 8001042:	897b      	ldrh	r3, [r7, #10]
 8001044:	429a      	cmp	r2, r3
 8001046:	d3f3      	bcc.n	8001030 <Cmd_EEPROM_Write+0x5c>

    if (EEPROM_Write(&EEPROM1, addr, buf, len) != HAL_OK) {
 8001048:	897b      	ldrh	r3, [r7, #10]
 800104a:	89b9      	ldrh	r1, [r7, #12]
 800104c:	4a0e      	ldr	r2, [pc, #56]	@ (8001088 <Cmd_EEPROM_Write+0xb4>)
 800104e:	480f      	ldr	r0, [pc, #60]	@ (800108c <Cmd_EEPROM_Write+0xb8>)
 8001050:	f000 fc46 	bl	80018e0 <EEPROM_Write>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d007      	beq.n	800106a <Cmd_EEPROM_Write+0x96>
        UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM write FAIL\r\n");
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <Cmd_EEPROM_Write+0xac>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	490c      	ldr	r1, [pc, #48]	@ (8001090 <Cmd_EEPROM_Write+0xbc>)
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fb4f 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e006      	b.n	8001078 <Cmd_EEPROM_Write+0xa4>
    }

    UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM write OK\r\n");
 800106a:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <Cmd_EEPROM_Write+0xac>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4909      	ldr	r1, [pc, #36]	@ (8001094 <Cmd_EEPROM_Write+0xc0>)
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fb47 	bl	8001704 <UART_SendStringRing>
    return CMDLINE_OK;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000170 	.word	0x20000170
 8001084:	08007fc4 	.word	0x08007fc4
 8001088:	20000c0c 	.word	0x20000c0c
 800108c:	20000400 	.word	0x20000400
 8001090:	080080a4 	.word	0x080080a4
 8001094:	080080bc 	.word	0x080080bc

08001098 <Cmd_EEPROM_Read>:

int Cmd_EEPROM_Read(int argc, char *argv[])
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b096      	sub	sp, #88	@ 0x58
 800109c:	af02      	add	r7, sp, #8
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    if (argc > 4)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	dd01      	ble.n	80010ac <Cmd_EEPROM_Read+0x14>
        return CMDLINE_INVALID_ARG;
 80010a8:	2304      	movs	r3, #4
 80010aa:	e080      	b.n	80011ae <Cmd_EEPROM_Read+0x116>

    uint16_t addr = strtol(argv[1], NULL, 0);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	3304      	adds	r3, #4
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f006 f92e 	bl	8007318 <strtol>
 80010bc:	4603      	mov	r3, r0
 80010be:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t len  = atoi(argv[2]);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	3308      	adds	r3, #8
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f006 f8a7 	bl	800721c <atoi>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    static uint8_t buf[256];
    char out[64];

    if (len == 0 || len > sizeof(buf)) {
 80010d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d004      	beq.n	80010e6 <Cmd_EEPROM_Read+0x4e>
 80010dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80010e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010e4:	d907      	bls.n	80010f6 <Cmd_EEPROM_Read+0x5e>
        UART_SendStringRing(UART_CMDLINE, "\r\nInvalid length\r\n");
 80010e6:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4934      	ldr	r1, [pc, #208]	@ (80011bc <Cmd_EEPROM_Read+0x124>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 fb09 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e05b      	b.n	80011ae <Cmd_EEPROM_Read+0x116>
    }

    if (EEPROM_Read(&EEPROM1, addr, buf, len) != HAL_OK) {
 80010f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80010fa:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 80010fe:	4a30      	ldr	r2, [pc, #192]	@ (80011c0 <Cmd_EEPROM_Read+0x128>)
 8001100:	4830      	ldr	r0, [pc, #192]	@ (80011c4 <Cmd_EEPROM_Read+0x12c>)
 8001102:	f000 fc58 	bl	80019b6 <EEPROM_Read>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d007      	beq.n	800111c <Cmd_EEPROM_Read+0x84>
        UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM read FAIL\r\n");
 800110c:	4b2a      	ldr	r3, [pc, #168]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	492d      	ldr	r1, [pc, #180]	@ (80011c8 <Cmd_EEPROM_Read+0x130>)
 8001112:	4618      	mov	r0, r3
 8001114:	f000 faf6 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 8001118:	2300      	movs	r3, #0
 800111a:	e048      	b.n	80011ae <Cmd_EEPROM_Read+0x116>
    }

    snprintf(out, sizeof(out), "\r\nEEPROM read @0x%04X (%d bytes):\r\n", addr, len);
 800111c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001120:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001124:	f107 0008 	add.w	r0, r7, #8
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	4613      	mov	r3, r2
 800112c:	4a27      	ldr	r2, [pc, #156]	@ (80011cc <Cmd_EEPROM_Read+0x134>)
 800112e:	2140      	movs	r1, #64	@ 0x40
 8001130:	f006 f8fc 	bl	800732c <sniprintf>
    UART_SendStringRing(UART_CMDLINE, out);
 8001134:	4b20      	ldr	r3, [pc, #128]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f107 0208 	add.w	r2, r7, #8
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f000 fae0 	bl	8001704 <UART_SendStringRing>

    for (uint16_t i = 0; i < len; i++) {
 8001144:	2300      	movs	r3, #0
 8001146:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800114a:	e023      	b.n	8001194 <Cmd_EEPROM_Read+0xfc>
        snprintf(out, sizeof(out), "%02X ", buf[i]);
 800114c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001150:	4a1b      	ldr	r2, [pc, #108]	@ (80011c0 <Cmd_EEPROM_Read+0x128>)
 8001152:	5cd3      	ldrb	r3, [r2, r3]
 8001154:	f107 0008 	add.w	r0, r7, #8
 8001158:	4a1d      	ldr	r2, [pc, #116]	@ (80011d0 <Cmd_EEPROM_Read+0x138>)
 800115a:	2140      	movs	r1, #64	@ 0x40
 800115c:	f006 f8e6 	bl	800732c <sniprintf>
        UART_SendStringRing(UART_CMDLINE, out);
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f107 0208 	add.w	r2, r7, #8
 8001168:	4611      	mov	r1, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f000 faca 	bl	8001704 <UART_SendStringRing>
        if ((i + 1) % 16 == 0)
 8001170:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001174:	3301      	adds	r3, #1
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <Cmd_EEPROM_Read+0xf2>
            UART_SendStringRing(UART_CMDLINE, "\r\n");
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4914      	ldr	r1, [pc, #80]	@ (80011d4 <Cmd_EEPROM_Read+0x13c>)
 8001184:	4618      	mov	r0, r3
 8001186:	f000 fabd 	bl	8001704 <UART_SendStringRing>
    for (uint16_t i = 0; i < len; i++) {
 800118a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800118e:	3301      	adds	r3, #1
 8001190:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001194:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001198:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800119c:	429a      	cmp	r2, r3
 800119e:	d3d5      	bcc.n	800114c <Cmd_EEPROM_Read+0xb4>
    }
    UART_SendStringRing(UART_CMDLINE, "\r\n");
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <Cmd_EEPROM_Read+0x120>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	490b      	ldr	r1, [pc, #44]	@ (80011d4 <Cmd_EEPROM_Read+0x13c>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 faac 	bl	8001704 <UART_SendStringRing>

    return CMDLINE_OK;
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3750      	adds	r7, #80	@ 0x50
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000170 	.word	0x20000170
 80011bc:	08007fc4 	.word	0x08007fc4
 80011c0:	20000d0c 	.word	0x20000d0c
 80011c4:	20000400 	.word	0x20000400
 80011c8:	080080d0 	.word	0x080080d0
 80011cc:	080080e8 	.word	0x080080e8
 80011d0:	0800810c 	.word	0x0800810c
 80011d4:	08007f70 	.word	0x08007f70

080011d8 <Cmd_EEPROM_Fill>:

int Cmd_EEPROM_Fill(int argc, char *argv[])
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
    if (argc > 4)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b04      	cmp	r3, #4
 80011e6:	dd01      	ble.n	80011ec <Cmd_EEPROM_Fill+0x14>
        return CMDLINE_INVALID_ARG;
 80011e8:	2304      	movs	r3, #4
 80011ea:	e029      	b.n	8001240 <Cmd_EEPROM_Fill+0x68>

    uint16_t addr = strtol(argv[1], NULL, 0);
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	3304      	adds	r3, #4
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2200      	movs	r2, #0
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f006 f88e 	bl	8007318 <strtol>
 80011fc:	4603      	mov	r3, r0
 80011fe:	81fb      	strh	r3, [r7, #14]
    uint16_t len  = atoi(argv[2]);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	3308      	adds	r3, #8
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f006 f808 	bl	800721c <atoi>
 800120c:	4603      	mov	r3, r0
 800120e:	81bb      	strh	r3, [r7, #12]

    if (EEPROM_Fill(&EEPROM1, addr, len) != HAL_OK) {
 8001210:	89ba      	ldrh	r2, [r7, #12]
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	4619      	mov	r1, r3
 8001216:	480c      	ldr	r0, [pc, #48]	@ (8001248 <Cmd_EEPROM_Fill+0x70>)
 8001218:	f000 fc00 	bl	8001a1c <EEPROM_Fill>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d007      	beq.n	8001232 <Cmd_EEPROM_Fill+0x5a>
        UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM fill FAIL\r\n");
 8001222:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <Cmd_EEPROM_Fill+0x74>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	490a      	ldr	r1, [pc, #40]	@ (8001250 <Cmd_EEPROM_Fill+0x78>)
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fa6b 	bl	8001704 <UART_SendStringRing>
        return CMDLINE_OK;
 800122e:	2300      	movs	r3, #0
 8001230:	e006      	b.n	8001240 <Cmd_EEPROM_Fill+0x68>
    }

    UART_SendStringRing(UART_CMDLINE, "\r\nEEPROM fill OK\r\n");
 8001232:	4b06      	ldr	r3, [pc, #24]	@ (800124c <Cmd_EEPROM_Fill+0x74>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4907      	ldr	r1, [pc, #28]	@ (8001254 <Cmd_EEPROM_Fill+0x7c>)
 8001238:	4618      	mov	r0, r3
 800123a:	f000 fa63 	bl	8001704 <UART_SendStringRing>
    return CMDLINE_OK;
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000400 	.word	0x20000400
 800124c:	20000170 	.word	0x20000170
 8001250:	08008114 	.word	0x08008114
 8001254:	0800812c 	.word	0x0800812c

08001258 <LL_USART_IsActiveFlag_FE>:
  * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b02      	cmp	r3, #2
 800126a:	bf0c      	ite	eq
 800126c:	2301      	moveq	r3, #1
 800126e:	2300      	movne	r3, #0
 8001270:	b2db      	uxtb	r3, r3
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <LL_USART_IsActiveFlag_NE>:
  * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf0c      	ite	eq
 8001292:	2301      	moveq	r3, #1
 8001294:	2300      	movne	r3, #0
 8001296:	b2db      	uxtb	r3, r3
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	bf0c      	ite	eq
 80012b8:	2301      	moveq	r3, #1
 80012ba:	2300      	movne	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0320 	and.w	r3, r3, #32
 80012da:	2b20      	cmp	r3, #32
 80012dc:	bf0c      	ite	eq
 80012de:	2301      	moveq	r3, #1
 80012e0:	2300      	movne	r3, #0
 80012e2:	b2db      	uxtb	r3, r3
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001300:	2b80      	cmp	r3, #128	@ 0x80
 8001302:	bf0c      	ite	eq
 8001304:	2301      	moveq	r3, #1
 8001306:	2300      	movne	r3, #0
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <LL_USART_ClearFlag_FE>:
  * @rmtoll SR           FE            LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 8001316:	b480      	push	{r7}
 8001318:	b085      	sub	sp, #20
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001324:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <LL_USART_ClearFlag_NE>:
  * @rmtoll SR           NF            LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 800133a:	b480      	push	{r7}
 800133c:	b085      	sub	sp, #20
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001348:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001350:	68fb      	ldr	r3, [r7, #12]
}
 8001352:	bf00      	nop
 8001354:	3714      	adds	r7, #20
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 800135e:	b480      	push	{r7}
 8001360:	b085      	sub	sp, #20
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800136c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001374:	68fb      	ldr	r3, [r7, #12]
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001382:	b480      	push	{r7}
 8001384:	b089      	sub	sp, #36	@ 0x24
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	330c      	adds	r3, #12
 800138e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	e853 3f00 	ldrex	r3, [r3]
 8001396:	60bb      	str	r3, [r7, #8]
   return(result);
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	f043 0320 	orr.w	r3, r3, #32
 800139e:	61fb      	str	r3, [r7, #28]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	330c      	adds	r3, #12
 80013a4:	69fa      	ldr	r2, [r7, #28]
 80013a6:	61ba      	str	r2, [r7, #24]
 80013a8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80013aa:	6979      	ldr	r1, [r7, #20]
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	e841 2300 	strex	r3, r2, [r1]
 80013b2:	613b      	str	r3, [r7, #16]
   return(result);
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1e7      	bne.n	800138a <LL_USART_EnableIT_RXNE+0x8>
}
 80013ba:	bf00      	nop
 80013bc:	bf00      	nop
 80013be:	3724      	adds	r7, #36	@ 0x24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	@ 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	330c      	adds	r3, #12
 80013d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	e853 3f00 	ldrex	r3, [r3]
 80013dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013e4:	61fb      	str	r3, [r7, #28]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	330c      	adds	r3, #12
 80013ea:	69fa      	ldr	r2, [r7, #28]
 80013ec:	61ba      	str	r2, [r7, #24]
 80013ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80013f0:	6979      	ldr	r1, [r7, #20]
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	e841 2300 	strex	r3, r2, [r1]
 80013f8:	613b      	str	r3, [r7, #16]
   return(result);
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d1e7      	bne.n	80013d0 <LL_USART_EnableIT_TXE+0x8>
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3724      	adds	r7, #36	@ 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 800140e:	b480      	push	{r7}
 8001410:	b089      	sub	sp, #36	@ 0x24
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	330c      	adds	r3, #12
 800141a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	e853 3f00 	ldrex	r3, [r3]
 8001422:	60bb      	str	r3, [r7, #8]
   return(result);
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	f023 0320 	bic.w	r3, r3, #32
 800142a:	61fb      	str	r3, [r7, #28]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	330c      	adds	r3, #12
 8001430:	69fa      	ldr	r2, [r7, #28]
 8001432:	61ba      	str	r2, [r7, #24]
 8001434:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001436:	6979      	ldr	r1, [r7, #20]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	e841 2300 	strex	r3, r2, [r1]
 800143e:	613b      	str	r3, [r7, #16]
   return(result);
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1e7      	bne.n	8001416 <LL_USART_DisableIT_RXNE+0x8>
}
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	3724      	adds	r7, #36	@ 0x24
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8001454:	b480      	push	{r7}
 8001456:	b089      	sub	sp, #36	@ 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	330c      	adds	r3, #12
 8001460:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	e853 3f00 	ldrex	r3, [r3]
 8001468:	60bb      	str	r3, [r7, #8]
   return(result);
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	330c      	adds	r3, #12
 8001476:	69fa      	ldr	r2, [r7, #28]
 8001478:	61ba      	str	r2, [r7, #24]
 800147a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800147c:	6979      	ldr	r1, [r7, #20]
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	e841 2300 	strex	r3, r2, [r1]
 8001484:	613b      	str	r3, [r7, #16]
   return(result);
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1e7      	bne.n	800145c <LL_USART_DisableIT_TXE+0x8>
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	3724      	adds	r7, #36	@ 0x24
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	f003 0320 	and.w	r3, r3, #32
 80014aa:	2b20      	cmp	r3, #32
 80014ac:	bf0c      	ite	eq
 80014ae:	2301      	moveq	r3, #1
 80014b0:	2300      	movne	r3, #0
 80014b2:	b2db      	uxtb	r3, r3
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d0:	2b80      	cmp	r3, #128	@ 0x80
 80014d2:	bf0c      	ite	eq
 80014d4:	2301      	moveq	r3, #1
 80014d6:	2300      	movne	r3, #0
 80014d8:	b2db      	uxtb	r3, r3
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	b2db      	uxtb	r3, r3
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800150c:	78fa      	ldrb	r2, [r7, #3]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	605a      	str	r2, [r3, #4]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <get_usart_buffer>:
    }
};

void store_char(unsigned char c, ring_buffer *buffer, USART_TypeDef *uart);

USART_Buffer* get_usart_buffer(USART_TypeDef *uart) {
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < USART_COUNT; i++) {
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	e015      	b.n	800155a <get_usart_buffer+0x3a>
        if (usart_buffers[i].uart == uart) {
 800152e:	4910      	ldr	r1, [pc, #64]	@ (8001570 <get_usart_buffer+0x50>)
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	4613      	mov	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	4413      	add	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	d107      	bne.n	8001554 <get_usart_buffer+0x34>
            return &usart_buffers[i];
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	4613      	mov	r3, r2
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4a08      	ldr	r2, [pc, #32]	@ (8001570 <get_usart_buffer+0x50>)
 8001550:	4413      	add	r3, r2
 8001552:	e006      	b.n	8001562 <get_usart_buffer+0x42>
    for (int i = 0; i < USART_COUNT; i++) {
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3301      	adds	r3, #1
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	dde6      	ble.n	800152e <get_usart_buffer+0xe>
        }
    }
    return NULL;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	2000009c 	.word	0x2000009c

08001574 <store_char>:
        LL_USART_EnableIT_ERROR(buffer->uart);
        LL_USART_EnableIT_RXNE(buffer->uart);
    }
}

void store_char(unsigned char c, ring_buffer *buffer, USART_TypeDef *uart) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	73fb      	strb	r3, [r7, #15]
    int i = (buffer->head + 1) % buffer->size;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	3301      	adds	r3, #1
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	68d2      	ldr	r2, [r2, #12]
 800158c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001590:	fb01 f202 	mul.w	r2, r1, r2
 8001594:	1a9b      	subs	r3, r3, r2
 8001596:	617b      	str	r3, [r7, #20]

    if (i != buffer->tail) {
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d00f      	beq.n	80015c2 <store_char+0x4e>
        ATOMIC_BLOCK_START(uart);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ff33 	bl	800140e <LL_USART_DisableIT_RXNE>
        buffer->buffer[buffer->head] = c;
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	7bfa      	ldrb	r2, [r7, #15]
 80015b4:	701a      	strb	r2, [r3, #0]
        buffer->head = i;
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	605a      	str	r2, [r3, #4]
        ATOMIC_BLOCK_END(uart);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff fee0 	bl	8001382 <LL_USART_EnableIT_RXNE>
    }
}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <UART_ReadRing>:

int UART_ReadRing(USART_TypeDef *uart) {
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
    USART_Buffer *buffer = get_usart_buffer(uart);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffa4 	bl	8001520 <get_usart_buffer>
 80015d8:	6178      	str	r0, [r7, #20]
    if (!buffer) return -1;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d102      	bne.n	80015e6 <UART_ReadRing+0x1c>
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	e025      	b.n	8001632 <UART_ReadRing+0x68>

    ring_buffer *rx_buffer = &buffer->rx_buffer;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	3304      	adds	r3, #4
 80015ea:	613b      	str	r3, [r7, #16]

    if (rx_buffer->head == rx_buffer->tail) {
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d102      	bne.n	80015fe <UART_ReadRing+0x34>
        return -1;
 80015f8:	f04f 33ff 	mov.w	r3, #4294967295
 80015fc:	e019      	b.n	8001632 <UART_ReadRing+0x68>
    } else {
        ATOMIC_BLOCK_START(uart);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff ff05 	bl	800140e <LL_USART_DisableIT_RXNE>
        unsigned char c = rx_buffer->buffer[rx_buffer->tail];
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	4413      	add	r3, r2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	73fb      	strb	r3, [r7, #15]
        rx_buffer->tail = (rx_buffer->tail + 1) % rx_buffer->size;
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	3301      	adds	r3, #1
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68d2      	ldr	r2, [r2, #12]
 800161c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001620:	fb01 f202 	mul.w	r2, r1, r2
 8001624:	1a9a      	subs	r2, r3, r2
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	609a      	str	r2, [r3, #8]
        ATOMIC_BLOCK_END(uart);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fea9 	bl	8001382 <LL_USART_EnableIT_RXNE>
        return c;
 8001630:	7bfb      	ldrb	r3, [r7, #15]
    }
}
 8001632:	4618      	mov	r0, r3
 8001634:	3718      	adds	r7, #24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <UART_WriteRing>:

void UART_WriteRing(USART_TypeDef *uart, int c) {
 800163a:	b580      	push	{r7, lr}
 800163c:	b086      	sub	sp, #24
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
    USART_Buffer *buffer = get_usart_buffer(uart);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ff6b 	bl	8001520 <get_usart_buffer>
 800164a:	6178      	str	r0, [r7, #20]
    if (!buffer || c < 0) return;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d02b      	beq.n	80016aa <UART_WriteRing+0x70>
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	db28      	blt.n	80016aa <UART_WriteRing+0x70>

    ring_buffer *tx_buffer = &buffer->tx_buffer;
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	3314      	adds	r3, #20
 800165c:	613b      	str	r3, [r7, #16]
    int i = (tx_buffer->head + 1) % tx_buffer->size;
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	3301      	adds	r3, #1
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	68d2      	ldr	r2, [r2, #12]
 8001668:	fbb3 f1f2 	udiv	r1, r3, r2
 800166c:	fb01 f202 	mul.w	r2, r1, r2
 8001670:	1a9b      	subs	r3, r3, r2
 8001672:	60fb      	str	r3, [r7, #12]

    ATOMIC_BLOCK_START(uart);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff feca 	bl	800140e <LL_USART_DisableIT_RXNE>
    while (i == tx_buffer->tail);
 800167a:	bf00      	nop
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	429a      	cmp	r2, r3
 8001684:	d0fa      	beq.n	800167c <UART_WriteRing+0x42>

    tx_buffer->buffer[tx_buffer->head] = (uint8_t)c;
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4413      	add	r3, r2
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	701a      	strb	r2, [r3, #0]
    tx_buffer->head = i;
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	605a      	str	r2, [r3, #4]
    ATOMIC_BLOCK_END(uart);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff fe70 	bl	8001382 <LL_USART_EnableIT_RXNE>

    LL_USART_EnableIT_TXE(uart);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff fe90 	bl	80013c8 <LL_USART_EnableIT_TXE>
 80016a8:	e000      	b.n	80016ac <UART_WriteRing+0x72>
    if (!buffer || c < 0) return;
 80016aa:	bf00      	nop
}
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <IsDataAvailable>:

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(USART_TypeDef *uart) {
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b084      	sub	sp, #16
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
    USART_Buffer *buffer = get_usart_buffer(uart);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff30 	bl	8001520 <get_usart_buffer>
 80016c0:	60f8      	str	r0, [r7, #12]
    if (!buffer) return 0;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <IsDataAvailable+0x1a>
 80016c8:	2300      	movs	r3, #0
 80016ca:	e017      	b.n	80016fc <IsDataAvailable+0x4a>

    ring_buffer *rx_buffer = &buffer->rx_buffer;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	3304      	adds	r3, #4
 80016d0:	60bb      	str	r3, [r7, #8]
    return (uint16_t)(rx_buffer->size + rx_buffer->head - rx_buffer->tail) % rx_buffer->size;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	b29b      	uxth	r3, r3
 80016de:	4413      	add	r3, r2
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	fbb2 f1f3 	udiv	r1, r2, r3
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	1ad3      	subs	r3, r2, r3
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <UART_SendStringRing>:
/* sends the string to the uart
 */
void UART_SendStringRing (USART_TypeDef *uart, const char *s)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	while(*s) UART_WriteRing(uart, *s++);
 800170e:	e007      	b.n	8001720 <UART_SendStringRing+0x1c>
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	603a      	str	r2, [r7, #0]
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7ff ff8d 	bl	800163a <UART_WriteRing>
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1f3      	bne.n	8001710 <UART_SendStringRing+0xc>
}
 8001728:	bf00      	nop
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <UART_Flush_RingRx>:
//    va_end(args);
//
//    UART_SendStringRing(huart, buffer);
//}

void UART_Flush_RingRx(USART_TypeDef *uart) {
 8001732:	b580      	push	{r7, lr}
 8001734:	b084      	sub	sp, #16
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
    USART_Buffer *buffer = get_usart_buffer(uart);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff fef0 	bl	8001520 <get_usart_buffer>
 8001740:	60f8      	str	r0, [r7, #12]
    if (!buffer) return;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d011      	beq.n	800176c <UART_Flush_RingRx+0x3a>

    ring_buffer *rx_buffer = &buffer->rx_buffer;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	3304      	adds	r3, #4
 800174c:	60bb      	str	r3, [r7, #8]
    memset(rx_buffer->buffer, '\0', rx_buffer->size);
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	6818      	ldr	r0, [r3, #0]
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	461a      	mov	r2, r3
 8001758:	2100      	movs	r1, #0
 800175a:	f005 fe1b 	bl	8007394 <memset>
    rx_buffer->head = 0;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]
    rx_buffer->tail = 0;
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	e000      	b.n	800176e <UART_Flush_RingRx+0x3c>
    if (!buffer) return;
 800176c:	bf00      	nop
}
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <UART_Ring_ISR>:
    memset(tx_buffer->buffer, '\0', tx_buffer->size);
    tx_buffer->head = 0;
    tx_buffer->tail = 0;
}

void UART_Ring_ISR(USART_TypeDef *uart) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
    USART_Buffer *buffer = get_usart_buffer(uart);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fecf 	bl	8001520 <get_usart_buffer>
 8001782:	6178      	str	r0, [r7, #20]
    if (!buffer) return;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d068      	beq.n	800185c <UART_Ring_ISR+0xe8>

    ring_buffer *rx_buffer = &buffer->rx_buffer;
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3304      	adds	r3, #4
 800178e:	613b      	str	r3, [r7, #16]
    ring_buffer *tx_buffer = &buffer->tx_buffer;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3314      	adds	r3, #20
 8001794:	60fb      	str	r3, [r7, #12]

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) && (LL_USART_IsEnabledIT_RXNE(uart) != RESET)) {
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff fd97 	bl	80012ca <LL_USART_IsActiveFlag_RXNE>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d02d      	beq.n	80017fe <UART_Ring_ISR+0x8a>
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff fe79 	bl	800149a <LL_USART_IsEnabledIT_RXNE>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d027      	beq.n	80017fe <UART_Ring_ISR+0x8a>
        unsigned char data = LL_USART_ReceiveData8(uart);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff fe99 	bl	80014e6 <LL_USART_ReceiveData8>
 80017b4:	4603      	mov	r3, r0
 80017b6:	72fb      	strb	r3, [r7, #11]

        if ((LL_USART_IsActiveFlag_ORE(uart) != RESET) ||
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff fd73 	bl	80012a4 <LL_USART_IsActiveFlag_ORE>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10b      	bne.n	80017dc <UART_Ring_ISR+0x68>
            (LL_USART_IsActiveFlag_FE(uart) != RESET) ||
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff fd47 	bl	8001258 <LL_USART_IsActiveFlag_FE>
 80017ca:	4603      	mov	r3, r0
        if ((LL_USART_IsActiveFlag_ORE(uart) != RESET) ||
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d105      	bne.n	80017dc <UART_Ring_ISR+0x68>
            (LL_USART_IsActiveFlag_NE(uart) != RESET)) {
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff fd54 	bl	800127e <LL_USART_IsActiveFlag_NE>
 80017d6:	4603      	mov	r3, r0
            (LL_USART_IsActiveFlag_FE(uart) != RESET) ||
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d009      	beq.n	80017f0 <UART_Ring_ISR+0x7c>
            LL_USART_ClearFlag_ORE(uart);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff fdbe 	bl	800135e <LL_USART_ClearFlag_ORE>
            LL_USART_ClearFlag_FE(uart);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff fd97 	bl	8001316 <LL_USART_ClearFlag_FE>
            LL_USART_ClearFlag_NE(uart);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff fda6 	bl	800133a <LL_USART_ClearFlag_NE>
        } else {
        	store_char(data, rx_buffer, uart);
        }
        return;
 80017ee:	e036      	b.n	800185e <UART_Ring_ISR+0xea>
        	store_char(data, rx_buffer, uart);
 80017f0:	7afb      	ldrb	r3, [r7, #11]
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	6939      	ldr	r1, [r7, #16]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff febc 	bl	8001574 <store_char>
        return;
 80017fc:	e02f      	b.n	800185e <UART_Ring_ISR+0xea>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) && (LL_USART_IsEnabledIT_TXE(uart) != RESET)) {
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff fd76 	bl	80012f0 <LL_USART_IsActiveFlag_TXE>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d029      	beq.n	800185e <UART_Ring_ISR+0xea>
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff fe58 	bl	80014c0 <LL_USART_IsEnabledIT_TXE>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d023      	beq.n	800185e <UART_Ring_ISR+0xea>
        if (tx_buffer->head == tx_buffer->tail) {
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	429a      	cmp	r2, r3
 8001820:	d103      	bne.n	800182a <UART_Ring_ISR+0xb6>
            LL_USART_DisableIT_TXE(uart);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff fe16 	bl	8001454 <LL_USART_DisableIT_TXE>
 8001828:	e019      	b.n	800185e <UART_Ring_ISR+0xea>
        } else {
            unsigned char c = tx_buffer->buffer[tx_buffer->tail];
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	72bb      	strb	r3, [r7, #10]
            tx_buffer->tail = (tx_buffer->tail + 1) % tx_buffer->size;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	3301      	adds	r3, #1
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	68d2      	ldr	r2, [r2, #12]
 8001842:	fbb3 f1f2 	udiv	r1, r3, r2
 8001846:	fb01 f202 	mul.w	r2, r1, r2
 800184a:	1a9a      	subs	r2, r3, r2
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	609a      	str	r2, [r3, #8]
            LL_USART_TransmitData8(uart, c);
 8001850:	7abb      	ldrb	r3, [r7, #10]
 8001852:	4619      	mov	r1, r3
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff fe53 	bl	8001500 <LL_USART_TransmitData8>
 800185a:	e000      	b.n	800185e <UART_Ring_ISR+0xea>
    if (!buffer) return;
 800185c:	bf00      	nop
        }
    }
}
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <EEPROM_WaitReady>:
 *      Author: Vy Tran
 */

#include "i2c_eeprom.h"
static HAL_StatusTypeDef EEPROM_WaitReady(I2C_EEPROM_t *eeprom)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
    return HAL_I2C_IsDeviceReady(eeprom->hi2c,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6818      	ldr	r0, [r3, #0]
                                 eeprom->dev_addr,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	791b      	ldrb	r3, [r3, #4]
    return HAL_I2C_IsDeviceReady(eeprom->hi2c,
 8001874:	4619      	mov	r1, r3
 8001876:	230a      	movs	r3, #10
 8001878:	2205      	movs	r2, #5
 800187a:	f001 fef1 	bl	8003660 <HAL_I2C_IsDeviceReady>
 800187e:	4603      	mov	r3, r0
                                 5,
                                 10);
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <EEPROM_Init>:
                              I2C_HandleTypeDef *hi2c,
                              uint8_t dev7bit,
                              uint16_t mem_size,
                              uint16_t page_size,
                              uint8_t addr_size)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	4611      	mov	r1, r2
 8001894:	461a      	mov	r2, r3
 8001896:	460b      	mov	r3, r1
 8001898:	71fb      	strb	r3, [r7, #7]
 800189a:	4613      	mov	r3, r2
 800189c:	80bb      	strh	r3, [r7, #4]
    if (!eeprom || !hi2c)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <EEPROM_Init+0x22>
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <EEPROM_Init+0x26>
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e014      	b.n	80018d8 <EEPROM_Init+0x50>

    eeprom->hi2c      = hi2c;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	601a      	str	r2, [r3, #0]
    eeprom->dev_addr  = dev7bit << 1;
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	711a      	strb	r2, [r3, #4]
    eeprom->mem_size  = mem_size;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	88ba      	ldrh	r2, [r7, #4]
 80018c2:	80da      	strh	r2, [r3, #6]
    eeprom->page_size = page_size;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8b3a      	ldrh	r2, [r7, #24]
 80018c8:	811a      	strh	r2, [r3, #8]
    eeprom->addr_size = addr_size;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	7f3a      	ldrb	r2, [r7, #28]
 80018ce:	729a      	strb	r2, [r3, #10]

    return EEPROM_WaitReady(eeprom);
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	f7ff ffc7 	bl	8001864 <EEPROM_WaitReady>
 80018d6:	4603      	mov	r3, r0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <EEPROM_Write>:
/* WRITE ARRAY (PAGE ALIGNED) */
HAL_StatusTypeDef EEPROM_Write(I2C_EEPROM_t *eeprom,
                               uint16_t mem_addr,
                               uint8_t *data,
                               uint16_t len)
{
 80018e0:	b5b0      	push	{r4, r5, r7, lr}
 80018e2:	b08a      	sub	sp, #40	@ 0x28
 80018e4:	af04      	add	r7, sp, #16
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	461a      	mov	r2, r3
 80018ec:	460b      	mov	r3, r1
 80018ee:	817b      	strh	r3, [r7, #10]
 80018f0:	4613      	mov	r3, r2
 80018f2:	813b      	strh	r3, [r7, #8]
    if (!eeprom || !data)
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <EEPROM_Write+0x20>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d101      	bne.n	8001904 <EEPROM_Write+0x24>
        return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e054      	b.n	80019ae <EEPROM_Write+0xce>

    if ((mem_addr + len) > eeprom->mem_size)
 8001904:	897a      	ldrh	r2, [r7, #10]
 8001906:	893b      	ldrh	r3, [r7, #8]
 8001908:	4413      	add	r3, r2
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	88d2      	ldrh	r2, [r2, #6]
 800190e:	4293      	cmp	r3, r2
 8001910:	dd01      	ble.n	8001916 <EEPROM_Write+0x36>
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e04b      	b.n	80019ae <EEPROM_Write+0xce>

    uint16_t offset = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	82fb      	strh	r3, [r7, #22]

    while (offset < len) {
 800191a:	e043      	b.n	80019a4 <EEPROM_Write+0xc4>
        uint16_t page_offset = mem_addr % eeprom->page_size;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	891a      	ldrh	r2, [r3, #8]
 8001920:	897b      	ldrh	r3, [r7, #10]
 8001922:	fbb3 f1f2 	udiv	r1, r3, r2
 8001926:	fb01 f202 	mul.w	r2, r1, r2
 800192a:	1a9b      	subs	r3, r3, r2
 800192c:	827b      	strh	r3, [r7, #18]
        uint16_t chunk = eeprom->page_size - page_offset;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	891a      	ldrh	r2, [r3, #8]
 8001932:	8a7b      	ldrh	r3, [r7, #18]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	82bb      	strh	r3, [r7, #20]

        if (chunk > (len - offset))
 8001938:	8aba      	ldrh	r2, [r7, #20]
 800193a:	8939      	ldrh	r1, [r7, #8]
 800193c:	8afb      	ldrh	r3, [r7, #22]
 800193e:	1acb      	subs	r3, r1, r3
 8001940:	429a      	cmp	r2, r3
 8001942:	dd03      	ble.n	800194c <EEPROM_Write+0x6c>
            chunk = len - offset;
 8001944:	893a      	ldrh	r2, [r7, #8]
 8001946:	8afb      	ldrh	r3, [r7, #22]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	82bb      	strh	r3, [r7, #20]

        if (HAL_I2C_Mem_Write(eeprom->hi2c,
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6818      	ldr	r0, [r3, #0]
                              eeprom->dev_addr,
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	791b      	ldrb	r3, [r3, #4]
        if (HAL_I2C_Mem_Write(eeprom->hi2c,
 8001954:	461c      	mov	r4, r3
                              mem_addr,
                              eeprom->addr_size,
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	7a9b      	ldrb	r3, [r3, #10]
        if (HAL_I2C_Mem_Write(eeprom->hi2c,
 800195a:	461d      	mov	r5, r3
 800195c:	8afb      	ldrh	r3, [r7, #22]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	8979      	ldrh	r1, [r7, #10]
 8001964:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001968:	9202      	str	r2, [sp, #8]
 800196a:	8aba      	ldrh	r2, [r7, #20]
 800196c:	9201      	str	r2, [sp, #4]
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	462b      	mov	r3, r5
 8001972:	460a      	mov	r2, r1
 8001974:	4621      	mov	r1, r4
 8001976:	f001 fb47 	bl	8003008 <HAL_I2C_Mem_Write>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <EEPROM_Write+0xa4>
                              &data[offset],
                              chunk,
                              1000) != HAL_OK)
        {
            return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e014      	b.n	80019ae <EEPROM_Write+0xce>
        }

        if (EEPROM_WaitReady(eeprom) != HAL_OK)
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f7ff ff6d 	bl	8001864 <EEPROM_WaitReady>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <EEPROM_Write+0xb4>
            return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e00c      	b.n	80019ae <EEPROM_Write+0xce>

        mem_addr += chunk;
 8001994:	897a      	ldrh	r2, [r7, #10]
 8001996:	8abb      	ldrh	r3, [r7, #20]
 8001998:	4413      	add	r3, r2
 800199a:	817b      	strh	r3, [r7, #10]
        offset   += chunk;
 800199c:	8afa      	ldrh	r2, [r7, #22]
 800199e:	8abb      	ldrh	r3, [r7, #20]
 80019a0:	4413      	add	r3, r2
 80019a2:	82fb      	strh	r3, [r7, #22]
    while (offset < len) {
 80019a4:	8afa      	ldrh	r2, [r7, #22]
 80019a6:	893b      	ldrh	r3, [r7, #8]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d3b7      	bcc.n	800191c <EEPROM_Write+0x3c>
    }

    return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bdb0      	pop	{r4, r5, r7, pc}

080019b6 <EEPROM_Read>:
/* READ ARRAY */
HAL_StatusTypeDef EEPROM_Read(I2C_EEPROM_t *eeprom,
                              uint16_t mem_addr,
                              uint8_t *data,
                              uint16_t len)
{
 80019b6:	b590      	push	{r4, r7, lr}
 80019b8:	b089      	sub	sp, #36	@ 0x24
 80019ba:	af04      	add	r7, sp, #16
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	461a      	mov	r2, r3
 80019c2:	460b      	mov	r3, r1
 80019c4:	817b      	strh	r3, [r7, #10]
 80019c6:	4613      	mov	r3, r2
 80019c8:	813b      	strh	r3, [r7, #8]
    if (!eeprom || !data)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d002      	beq.n	80019d6 <EEPROM_Read+0x20>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <EEPROM_Read+0x24>
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e01c      	b.n	8001a14 <EEPROM_Read+0x5e>

    if ((mem_addr + len) > eeprom->mem_size)
 80019da:	897a      	ldrh	r2, [r7, #10]
 80019dc:	893b      	ldrh	r3, [r7, #8]
 80019de:	4413      	add	r3, r2
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	88d2      	ldrh	r2, [r2, #6]
 80019e4:	4293      	cmp	r3, r2
 80019e6:	dd01      	ble.n	80019ec <EEPROM_Read+0x36>
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e013      	b.n	8001a14 <EEPROM_Read+0x5e>

    return HAL_I2C_Mem_Read(eeprom->hi2c,
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6818      	ldr	r0, [r3, #0]
                            eeprom->dev_addr,
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	791b      	ldrb	r3, [r3, #4]
    return HAL_I2C_Mem_Read(eeprom->hi2c,
 80019f4:	4619      	mov	r1, r3
                            mem_addr,
                            eeprom->addr_size,
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	7a9b      	ldrb	r3, [r3, #10]
    return HAL_I2C_Mem_Read(eeprom->hi2c,
 80019fa:	461c      	mov	r4, r3
 80019fc:	897a      	ldrh	r2, [r7, #10]
 80019fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	893b      	ldrh	r3, [r7, #8]
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	4623      	mov	r3, r4
 8001a0e:	f001 fbf5 	bl	80031fc <HAL_I2C_Mem_Read>
 8001a12:	4603      	mov	r3, r0
                            data,
                            len,
                            1000);
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd90      	pop	{r4, r7, pc}

08001a1c <EEPROM_Fill>:

/* AUTO FILL TEST DATA: 0,1,2,3... */
HAL_StatusTypeDef EEPROM_Fill(I2C_EEPROM_t *eeprom,
                              uint16_t mem_addr,
                              uint16_t len)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08c      	sub	sp, #48	@ 0x30
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	807b      	strh	r3, [r7, #2]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	803b      	strh	r3, [r7, #0]
    uint8_t buf[32];

    for (uint16_t i = 0; i < len; i += sizeof(buf)) {
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a30:	e02f      	b.n	8001a92 <EEPROM_Fill+0x76>
        uint16_t chunk = len - i;
 8001a32:	883a      	ldrh	r2, [r7, #0]
 8001a34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        if (chunk > sizeof(buf))
 8001a3a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a3c:	2b20      	cmp	r3, #32
 8001a3e:	d901      	bls.n	8001a44 <EEPROM_Fill+0x28>
            chunk = sizeof(buf);
 8001a40:	2320      	movs	r3, #32
 8001a42:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        for (uint16_t j = 0; j < chunk; j++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001a48:	e00d      	b.n	8001a66 <EEPROM_Fill+0x4a>
            buf[j] = (uint8_t)(i + j);
 8001a4a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a4c:	b2d9      	uxtb	r1, r3
 8001a4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001a54:	440a      	add	r2, r1
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	3330      	adds	r3, #48	@ 0x30
 8001a5a:	443b      	add	r3, r7
 8001a5c:	f803 2c28 	strb.w	r2, [r3, #-40]
        for (uint16_t j = 0; j < chunk; j++)
 8001a60:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001a62:	3301      	adds	r3, #1
 8001a64:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001a66:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001a68:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d3ed      	bcc.n	8001a4a <EEPROM_Fill+0x2e>

        if (EEPROM_Write(eeprom,
 8001a6e:	887a      	ldrh	r2, [r7, #2]
 8001a70:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a72:	4413      	add	r3, r2
 8001a74:	b299      	uxth	r1, r3
 8001a76:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a78:	f107 0208 	add.w	r2, r7, #8
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ff2f 	bl	80018e0 <EEPROM_Write>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <EEPROM_Fill+0x70>
                         mem_addr + i,
                         buf,
                         chunk) != HAL_OK)
            return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e007      	b.n	8001a9c <EEPROM_Fill+0x80>
    for (uint16_t i = 0; i < len; i += sizeof(buf)) {
 8001a8c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a8e:	3320      	adds	r3, #32
 8001a90:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a92:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001a94:	883b      	ldrh	r3, [r7, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d3cb      	bcc.n	8001a32 <EEPROM_Fill+0x16>
    }

    return HAL_OK;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3730      	adds	r7, #48	@ 0x30
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d101      	bne.n	8001abc <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d101      	bne.n	8001ae2 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	330c      	adds	r3, #12
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	b2db      	uxtb	r3, r3
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	330c      	adds	r3, #12
 8001b1c:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	619a      	str	r2, [r3, #24]
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	041a      	lsls	r2, r3, #16
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	619a      	str	r2, [r3, #24]
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <SPI_TXRX_safe>:
 *
 * @retval true   The transfer completed successfully.
 * @retval false  A timeout occurred before TXE or RXNE became ready.
 */
static void SPI_TXRX_safe(W25Q_t *config, uint8_t tx, uint8_t *rx)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b084      	sub	sp, #16
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	460b      	mov	r3, r1
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	72fb      	strb	r3, [r7, #11]
	while (!LL_SPI_IsActiveFlag_TXE(config->spi)) ;
 8001b78:	bf00      	nop
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ffa3 	bl	8001aca <LL_SPI_IsActiveFlag_TXE>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0f7      	beq.n	8001b7a <SPI_TXRX_safe+0x10>
	LL_SPI_TransmitData8(config->spi, tx);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	7afa      	ldrb	r2, [r7, #11]
 8001b90:	4611      	mov	r1, r2
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ffba 	bl	8001b0c <LL_SPI_TransmitData8>
	while (!LL_SPI_IsActiveFlag_RXNE(config->spi)) ;
 8001b98:	bf00      	nop
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff ff80 	bl	8001aa4 <LL_SPI_IsActiveFlag_RXNE>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f7      	beq.n	8001b9a <SPI_TXRX_safe+0x30>
	*rx = LL_SPI_ReceiveData8(config->spi);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff ff9e 	bl	8001af0 <LL_SPI_ReceiveData8>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	701a      	strb	r2, [r3, #0]
	return;
 8001bbc:	bf00      	nop
}
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <W25Q_ReadStatus>:

static void W25Q_ReadStatus(W25Q_t *config, uint8_t *status)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
	uint8_t dummy;
	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4610      	mov	r0, r2
 8001bda:	f7ff ffb7 	bl	8001b4c <LL_GPIO_ResetOutputPin>
	// Gửi lệnh đọc status register 1
	SPI_TXRX_safe(config, W25Q_READ_STATUS_REG1_CMD, &dummy);
 8001bde:	f107 030f 	add.w	r3, r7, #15
 8001be2:	461a      	mov	r2, r3
 8001be4:	2105      	movs	r1, #5
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff ffbf 	bl	8001b6a <SPI_TXRX_safe>
	// Đọc dữ liệu status
	SPI_TXRX_safe(config, 0xFF, status);
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	21ff      	movs	r1, #255	@ 0xff
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff ffba 	bl	8001b6a <SPI_TXRX_safe>
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4610      	mov	r0, r2
 8001c02:	f7ff ff95 	bl	8001b30 <LL_GPIO_SetOutputPin>
}
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <W25Q_WaitBusy>:

static void W25Q_WaitBusy(W25Q_t *config)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
	uint8_t status;
	while (1) {
		W25Q_ReadStatus(config, &status);
 8001c16:	f107 030f 	add.w	r3, r7, #15
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ffd1 	bl	8001bc4 <W25Q_ReadStatus>
		if ((status & 0x01) == 0) {
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d000      	beq.n	8001c2e <W25Q_WaitBusy+0x20>
		W25Q_ReadStatus(config, &status);
 8001c2c:	e7f3      	b.n	8001c16 <W25Q_WaitBusy+0x8>
			return; // BUSY bit clear => xong việc
 8001c2e:	bf00      	nop
		}
	}
}
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <W25Q_Init>:

void W25Q_Init(W25Q_t *config) {
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b082      	sub	sp, #8
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	4619      	mov	r1, r3
 8001c48:	4610      	mov	r0, r2
 8001c4a:	f7ff ff71 	bl	8001b30 <LL_GPIO_SetOutputPin>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <W25Q_read_id>:

void W25Q_read_id(W25Q_t *config, uint8_t *buffer)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b084      	sub	sp, #16
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	6039      	str	r1, [r7, #0]
	uint8_t cmd[4] = {W25Q_READ_ID_CMD, 0, 0, 0};
 8001c60:	239f      	movs	r3, #159	@ 0x9f
 8001c62:	60bb      	str	r3, [r7, #8]

	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin); // CS LOW
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4610      	mov	r0, r2
 8001c70:	f7ff ff6c 	bl	8001b4c <LL_GPIO_ResetOutputPin>
	for (uint8_t i = 0; i < 4; i++) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]
 8001c78:	e00e      	b.n	8001c98 <W25Q_read_id+0x42>
		SPI_TXRX_safe(config, cmd[i], &buffer[i]);
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	3310      	adds	r3, #16
 8001c7e:	443b      	add	r3, r7
 8001c80:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	4413      	add	r3, r2
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff ff6c 	bl	8001b6a <SPI_TXRX_safe>
	for (uint8_t i = 0; i < 4; i++) {
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	3301      	adds	r3, #1
 8001c96:	73fb      	strb	r3, [r7, #15]
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d9ed      	bls.n	8001c7a <W25Q_read_id+0x24>
	}
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin); // CS HIGH
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4610      	mov	r0, r2
 8001caa:	f7ff ff41 	bl	8001b30 <LL_GPIO_SetOutputPin>
	return;
 8001cae:	bf00      	nop
}
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <W25Q_write_enable>:

/**
 * @brief Enable write operations on W25Q flash.
 */
static void W25Q_write_enable(W25Q_t *config)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
	uint8_t dummy;
	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4610      	mov	r0, r2
 8001cca:	f7ff ff3f 	bl	8001b4c <LL_GPIO_ResetOutputPin>
	SPI_TXRX_safe(config, W25Q_WRITE_ENABLE_CMD, &dummy);
 8001cce:	f107 030f 	add.w	r3, r7, #15
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	2106      	movs	r1, #6
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff ff47 	bl	8001b6a <SPI_TXRX_safe>
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	f7ff ff22 	bl	8001b30 <LL_GPIO_SetOutputPin>
	return;
 8001cec:	bf00      	nop
}
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <W25Q_page_program>:
/**
 * @brief Program a page of data to W25Q flash.
 */
void W25Q_page_program(W25Q_t *config, uint32_t address,
                       uint32_t size, const uint8_t *buffer)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	603b      	str	r3, [r7, #0]
	uint8_t dummy;

	W25Q_write_enable(config);
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f7ff ffd7 	bl	8001cb6 <W25Q_write_enable>

	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4619      	mov	r1, r3
 8001d12:	4610      	mov	r0, r2
 8001d14:	f7ff ff1a 	bl	8001b4c <LL_GPIO_ResetOutputPin>

	SPI_TXRX_safe(config, W25Q_PAGE_PROGRAM_CMD, &dummy);
 8001d18:	f107 0313 	add.w	r3, r7, #19
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	2102      	movs	r1, #2
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff ff22 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, (address >> 16) & 0xFF, &dummy);
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f107 0213 	add.w	r2, r7, #19
 8001d30:	4619      	mov	r1, r3
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f7ff ff19 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, (address >> 8) & 0xFF, &dummy);
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	0a1b      	lsrs	r3, r3, #8
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	f107 0213 	add.w	r2, r7, #19
 8001d42:	4619      	mov	r1, r3
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff ff10 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, address & 0xFF, &dummy);
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	f107 0213 	add.w	r2, r7, #19
 8001d52:	4619      	mov	r1, r3
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7ff ff08 	bl	8001b6a <SPI_TXRX_safe>

	for (uint32_t i = 0; i < size; i++) {
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e00c      	b.n	8001d7a <W25Q_page_program+0x86>
		SPI_TXRX_safe(config, buffer[i], &dummy);
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	f107 0213 	add.w	r2, r7, #19
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f7ff fefb 	bl	8001b6a <SPI_TXRX_safe>
	for (uint32_t i = 0; i < size; i++) {
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	3301      	adds	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d3ee      	bcc.n	8001d60 <W25Q_page_program+0x6c>
	}

	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	f7ff fecf 	bl	8001b30 <LL_GPIO_SetOutputPin>
	return;
 8001d92:	bf00      	nop
}
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <W25Q_write>:
 * @brief Write arbitrary length of data to flash.
 *        This function will split data into multiple page programs.
 */
void W25Q_write(W25Q_t *config, uint32_t address,
                uint32_t size, const uint8_t *buffer)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	603b      	str	r3, [r7, #0]
	while (size > 0) {
 8001da8:	e021      	b.n	8001dee <W25Q_write+0x54>
		uint32_t page_offset = address % W25Q_PAGE_SIZE;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	613b      	str	r3, [r7, #16]
		uint32_t write_size = W25Q_PAGE_SIZE - page_offset; // còn trống trong page
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001db6:	617b      	str	r3, [r7, #20]
		if (write_size > size) write_size = size;
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d901      	bls.n	8001dc4 <W25Q_write+0x2a>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	617b      	str	r3, [r7, #20]

		W25Q_page_program(config, address, write_size, buffer);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	68b9      	ldr	r1, [r7, #8]
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f7ff ff92 	bl	8001cf4 <W25Q_page_program>

		// Wait until flash is not busy
		W25Q_WaitBusy(config);
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f7ff ff1c 	bl	8001c0e <W25Q_WaitBusy>

		address += write_size;
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	4413      	add	r3, r2
 8001ddc:	60bb      	str	r3, [r7, #8]
		buffer  += write_size;
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	4413      	add	r3, r2
 8001de4:	603b      	str	r3, [r7, #0]
		size    -= write_size;
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	607b      	str	r3, [r7, #4]
	while (size > 0) {
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1da      	bne.n	8001daa <W25Q_write+0x10>
	}
	return;
 8001df4:	bf00      	nop
}
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <W25Q_read>:
/**
 * @brief Read data from W25Q flash.
 */
void W25Q_read(W25Q_t *config, uint32_t address,
               uint32_t size, uint8_t *buffer)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
 8001e08:	603b      	str	r3, [r7, #0]
	uint8_t dummy;

	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	4619      	mov	r1, r3
 8001e14:	4610      	mov	r0, r2
 8001e16:	f7ff fe99 	bl	8001b4c <LL_GPIO_ResetOutputPin>

	SPI_TXRX_safe(config, W25Q_READ_CMD, &dummy);
 8001e1a:	f107 0313 	add.w	r3, r7, #19
 8001e1e:	461a      	mov	r2, r3
 8001e20:	2103      	movs	r1, #3
 8001e22:	68f8      	ldr	r0, [r7, #12]
 8001e24:	f7ff fea1 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, (address >> 16) & 0xFF, &dummy);
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	0c1b      	lsrs	r3, r3, #16
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	f107 0213 	add.w	r2, r7, #19
 8001e32:	4619      	mov	r1, r3
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7ff fe98 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, (address >> 8) & 0xFF, &dummy);
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	f107 0213 	add.w	r2, r7, #19
 8001e44:	4619      	mov	r1, r3
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f7ff fe8f 	bl	8001b6a <SPI_TXRX_safe>
	SPI_TXRX_safe(config, address & 0xFF, &dummy);
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	f107 0213 	add.w	r2, r7, #19
 8001e54:	4619      	mov	r1, r3
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f7ff fe87 	bl	8001b6a <SPI_TXRX_safe>

	for (uint32_t i = 0; i < size; i++) {
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	e00a      	b.n	8001e78 <W25Q_read+0x7c>
		SPI_TXRX_safe(config, 0xFF, &buffer[i]);
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	4413      	add	r3, r2
 8001e68:	461a      	mov	r2, r3
 8001e6a:	21ff      	movs	r1, #255	@ 0xff
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f7ff fe7c 	bl	8001b6a <SPI_TXRX_safe>
	for (uint32_t i = 0; i < size; i++) {
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	3301      	adds	r3, #1
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d3f0      	bcc.n	8001e62 <W25Q_read+0x66>
	}

	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	f7ff fe50 	bl	8001b30 <LL_GPIO_SetOutputPin>
	return;
 8001e90:	bf00      	nop
}
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <W25Q_chip_erase>:
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
	return;
}

void W25Q_chip_erase(W25Q_t *config)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	uint8_t dummy;

	// Bật ghi
	W25Q_write_enable(config);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f7ff ff08 	bl	8001cb6 <W25Q_write_enable>

	// Gửi lệnh Chip Erase
	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	f7ff fe4b 	bl	8001b4c <LL_GPIO_ResetOutputPin>

	SPI_TXRX_safe(config, W25Q_CHIP_ERASE_CMD, &dummy);
 8001eb6:	f107 030f 	add.w	r3, r7, #15
 8001eba:	461a      	mov	r2, r3
 8001ebc:	21c7      	movs	r1, #199	@ 0xc7
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff fe53 	bl	8001b6a <SPI_TXRX_safe>

	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4610      	mov	r0, r2
 8001ed0:	f7ff fe2e 	bl	8001b30 <LL_GPIO_SetOutputPin>

	// Chờ xong (xóa chip lâu, có thể vài giây)
	return W25Q_WaitBusy(config);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff fe9a 	bl	8001c0e <W25Q_WaitBusy>
}
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee4:	4b04      	ldr	r3, [pc, #16]	@ (8001ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	0a1b      	lsrs	r3, r3, #8
 8001eea:	f003 0307 	and.w	r3, r3, #7
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	db0b      	blt.n	8001f26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	f003 021f 	and.w	r2, r3, #31
 8001f14:	4907      	ldr	r1, [pc, #28]	@ (8001f34 <__NVIC_EnableIRQ+0x38>)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	095b      	lsrs	r3, r3, #5
 8001f1c:	2001      	movs	r0, #1
 8001f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000e100 	.word	0xe000e100

08001f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	6039      	str	r1, [r7, #0]
 8001f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	db0a      	blt.n	8001f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	490c      	ldr	r1, [pc, #48]	@ (8001f84 <__NVIC_SetPriority+0x4c>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	0112      	lsls	r2, r2, #4
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f60:	e00a      	b.n	8001f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4908      	ldr	r1, [pc, #32]	@ (8001f88 <__NVIC_SetPriority+0x50>)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	3b04      	subs	r3, #4
 8001f70:	0112      	lsls	r2, r2, #4
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	440b      	add	r3, r1
 8001f76:	761a      	strb	r2, [r3, #24]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000e100 	.word	0xe000e100
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	@ 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f1c3 0307 	rsb	r3, r3, #7
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	bf28      	it	cs
 8001faa:	2304      	movcs	r3, #4
 8001fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d902      	bls.n	8001fbc <NVIC_EncodePriority+0x30>
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3b03      	subs	r3, #3
 8001fba:	e000      	b.n	8001fbe <NVIC_EncodePriority+0x32>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	401a      	ands	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	fa01 f303 	lsl.w	r3, r1, r3
 8001fde:	43d9      	mvns	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe4:	4313      	orrs	r3, r2
         );
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3724      	adds	r7, #36	@ 0x24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <LL_SPI_SetStandard>:
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f023 0210 	bic.w	r2, r3, #16
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	605a      	str	r2, [r3, #4]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_USART_Enable>:
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	60da      	str	r2, [r3, #12]
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <LL_USART_ConfigAsyncMode>:
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	615a      	str	r2, [r3, #20]
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_GPIO_ResetOutputPin>:
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	041a      	lsls	r2, r3, #16
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	619a      	str	r2, [r3, #24]
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	695b      	ldr	r3, [r3, #20]
 8002090:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	4013      	ands	r3, r2
 8002098:	041a      	lsls	r2, r3, #16
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	43d9      	mvns	r1, r3
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	400b      	ands	r3, r1
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	619a      	str	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020c0:	4907      	ldr	r1, [pc, #28]	@ (80020e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4013      	ands	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	40023800 	.word	0x40023800

080020e4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80020ec:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020f0:	4907      	ldr	r1, [pc, #28]	@ (8002110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80020f8:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4013      	ands	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002102:	68fb      	ldr	r3, [r7, #12]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	40023800 	.word	0x40023800

08002114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800211a:	f000 fb71 	bl	8002800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800211e:	f000 f833 	bl	8002188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002122:	f000 f985 	bl	8002430 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002126:	f000 f88d 	bl	8002244 <MX_I2C1_Init>
  MX_SPI1_Init();
 800212a:	f000 f8b9 	bl	80022a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800212e:	f000 f91f 	bl	8002370 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	W25Q_Init(&W25Q);
 8002132:	480f      	ldr	r0, [pc, #60]	@ (8002170 <main+0x5c>)
 8002134:	f7ff fd7f 	bl	8001c36 <W25Q_Init>
	CommandLine_Init(DUT_UART_CONSOLE_HANDLE);
 8002138:	480e      	ldr	r0, [pc, #56]	@ (8002174 <main+0x60>)
 800213a:	f7fe fa91 	bl	8000660 <CommandLine_Init>

	xTaskCreate(CommandLine_Task, "DUT Console", configMINIMAL_STACK_SIZE * 4, NULL, 2, NULL);
 800213e:	2300      	movs	r3, #0
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	2302      	movs	r3, #2
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2300      	movs	r3, #0
 8002148:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800214c:	490a      	ldr	r1, [pc, #40]	@ (8002178 <main+0x64>)
 800214e:	480b      	ldr	r0, [pc, #44]	@ (800217c <main+0x68>)
 8002150:	f003 fdbe 	bl	8005cd0 <xTaskCreate>
	xTaskCreate(toggle_led, "toggle_led", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8002154:	2300      	movs	r3, #0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	2301      	movs	r3, #1
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2300      	movs	r3, #0
 800215e:	2280      	movs	r2, #128	@ 0x80
 8002160:	4907      	ldr	r1, [pc, #28]	@ (8002180 <main+0x6c>)
 8002162:	4808      	ldr	r0, [pc, #32]	@ (8002184 <main+0x70>)
 8002164:	f003 fdb4 	bl	8005cd0 <xTaskCreate>
	vTaskStartScheduler();
 8002168:	f003 ff72 	bl	8006050 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <main+0x58>
 8002170:	200000c0 	.word	0x200000c0
 8002174:	40011000 	.word	0x40011000
 8002178:	08008140 	.word	0x08008140
 800217c:	08000649 	.word	0x08000649
 8002180:	0800814c 	.word	0x0800814c
 8002184:	080024a9 	.word	0x080024a9

08002188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b094      	sub	sp, #80	@ 0x50
 800218c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800218e:	f107 0320 	add.w	r3, r7, #32
 8002192:	2230      	movs	r2, #48	@ 0x30
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f005 f8fc 	bl	8007394 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ac:	2300      	movs	r3, #0
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	4b22      	ldr	r3, [pc, #136]	@ (800223c <SystemClock_Config+0xb4>)
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	4a21      	ldr	r2, [pc, #132]	@ (800223c <SystemClock_Config+0xb4>)
 80021b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80021bc:	4b1f      	ldr	r3, [pc, #124]	@ (800223c <SystemClock_Config+0xb4>)
 80021be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021c8:	2300      	movs	r3, #0
 80021ca:	607b      	str	r3, [r7, #4]
 80021cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002240 <SystemClock_Config+0xb8>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002240 <SystemClock_Config+0xb8>)
 80021d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	4b19      	ldr	r3, [pc, #100]	@ (8002240 <SystemClock_Config+0xb8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021e4:	2302      	movs	r3, #2
 80021e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021e8:	2301      	movs	r3, #1
 80021ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021ec:	2310      	movs	r3, #16
 80021ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021f0:	2300      	movs	r3, #0
 80021f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021f4:	f107 0320 	add.w	r3, r7, #32
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 ff13 	bl	8004024 <HAL_RCC_OscConfig>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002204:	f000 f972 	bl	80024ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002208:	230f      	movs	r3, #15
 800220a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800220c:	2300      	movs	r3, #0
 800220e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002214:	2300      	movs	r3, #0
 8002216:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002218:	2300      	movs	r3, #0
 800221a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800221c:	f107 030c 	add.w	r3, r7, #12
 8002220:	2100      	movs	r1, #0
 8002222:	4618      	mov	r0, r3
 8002224:	f002 f976 	bl	8004514 <HAL_RCC_ClockConfig>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800222e:	f000 f95d 	bl	80024ec <Error_Handler>
  }
}
 8002232:	bf00      	nop
 8002234:	3750      	adds	r7, #80	@ 0x50
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	40007000 	.word	0x40007000

08002244 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <MX_I2C1_Init+0x50>)
 800224a:	4a13      	ldr	r2, [pc, #76]	@ (8002298 <MX_I2C1_Init+0x54>)
 800224c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002250:	4a12      	ldr	r2, [pc, #72]	@ (800229c <MX_I2C1_Init+0x58>)
 8002252:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_I2C1_Init+0x50>)
 800225c:	2200      	movs	r2, #0
 800225e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002260:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002262:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002266:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MX_I2C1_Init+0x50>)
 800226a:	2200      	movs	r2, #0
 800226c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002270:	2200      	movs	r2, #0
 8002272:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002276:	2200      	movs	r2, #0
 8002278:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_I2C1_Init+0x50>)
 800227c:	2200      	movs	r2, #0
 800227e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <MX_I2C1_Init+0x50>)
 8002282:	f000 fd7d 	bl	8002d80 <HAL_I2C_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800228c:	f000 f92e 	bl	80024ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000f0c 	.word	0x20000f0c
 8002298:	40005400 	.word	0x40005400
 800229c:	000186a0 	.word	0x000186a0

080022a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b090      	sub	sp, #64	@ 0x40
 80022a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80022a6:	f107 0318 	add.w	r3, r7, #24
 80022aa:	2228      	movs	r2, #40	@ 0x28
 80022ac:	2100      	movs	r1, #0
 80022ae:	4618      	mov	r0, r3
 80022b0:	f005 f870 	bl	8007394 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	463b      	mov	r3, r7
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	60da      	str	r2, [r3, #12]
 80022c0:	611a      	str	r2, [r3, #16]
 80022c2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80022c4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80022c8:	f7ff ff0c 	bl	80020e4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80022cc:	2001      	movs	r0, #1
 80022ce:	f7ff fef1 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80022d2:	2002      	movs	r0, #2
 80022d4:	f7ff feee 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  PB4   ------> SPI1_MISO
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_7;
 80022d8:	23a0      	movs	r3, #160	@ 0xa0
 80022da:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022dc:	2302      	movs	r3, #2
 80022de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022e0:	2303      	movs	r3, #3
 80022e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022e8:	2300      	movs	r3, #0
 80022ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80022ec:	2305      	movs	r3, #5
 80022ee:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f0:	463b      	mov	r3, r7
 80022f2:	4619      	mov	r1, r3
 80022f4:	481b      	ldr	r0, [pc, #108]	@ (8002364 <MX_SPI1_Init+0xc4>)
 80022f6:	f002 ff06 	bl	8005106 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80022fa:	2310      	movs	r3, #16
 80022fc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022fe:	2302      	movs	r3, #2
 8002300:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800230e:	2305      	movs	r3, #5
 8002310:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002312:	463b      	mov	r3, r7
 8002314:	4619      	mov	r1, r3
 8002316:	4814      	ldr	r0, [pc, #80]	@ (8002368 <MX_SPI1_Init+0xc8>)
 8002318:	f002 fef5 	bl	8005106 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002320:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002324:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800232e:	2300      	movs	r3, #0
 8002330:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002332:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8002338:	2300      	movs	r3, #0
 800233a:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800233c:	2300      	movs	r3, #0
 800233e:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002340:	2300      	movs	r3, #0
 8002342:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002344:	230a      	movs	r3, #10
 8002346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002348:	f107 0318 	add.w	r3, r7, #24
 800234c:	4619      	mov	r1, r3
 800234e:	4807      	ldr	r0, [pc, #28]	@ (800236c <MX_SPI1_Init+0xcc>)
 8002350:	f003 f8b7 	bl	80054c2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002354:	2100      	movs	r1, #0
 8002356:	4805      	ldr	r0, [pc, #20]	@ (800236c <MX_SPI1_Init+0xcc>)
 8002358:	f7ff fe4b 	bl	8001ff2 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800235c:	bf00      	nop
 800235e:	3740      	adds	r7, #64	@ 0x40
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40020000 	.word	0x40020000
 8002368:	40020400 	.word	0x40020400
 800236c:	40013000 	.word	0x40013000

08002370 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08e      	sub	sp, #56	@ 0x38
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002376:	f107 031c 	add.w	r3, r7, #28
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]
 8002384:	611a      	str	r2, [r3, #16]
 8002386:	615a      	str	r2, [r3, #20]
 8002388:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238a:	1d3b      	adds	r3, r7, #4
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
 8002398:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800239a:	2010      	movs	r0, #16
 800239c:	f7ff fea2 	bl	80020e4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80023a0:	2001      	movs	r0, #1
 80023a2:	f7ff fe87 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 80023a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80023aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023ac:	2302      	movs	r3, #2
 80023ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023bc:	2307      	movs	r3, #7
 80023be:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c0:	1d3b      	adds	r3, r7, #4
 80023c2:	4619      	mov	r1, r3
 80023c4:	4818      	ldr	r0, [pc, #96]	@ (8002428 <MX_USART1_UART_Init+0xb8>)
 80023c6:	f002 fe9e 	bl	8005106 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),6, 0));
 80023ca:	f7ff fd89 	bl	8001ee0 <__NVIC_GetPriorityGrouping>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2200      	movs	r2, #0
 80023d2:	2106      	movs	r1, #6
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fdd9 	bl	8001f8c <NVIC_EncodePriority>
 80023da:	4603      	mov	r3, r0
 80023dc:	4619      	mov	r1, r3
 80023de:	2025      	movs	r0, #37	@ 0x25
 80023e0:	f7ff fdaa 	bl	8001f38 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80023e4:	2025      	movs	r0, #37	@ 0x25
 80023e6:	f7ff fd89 	bl	8001efc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80023ea:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80023ee:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80023f0:	2300      	movs	r3, #0
 80023f2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80023f4:	2300      	movs	r3, #0
 80023f6:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80023fc:	230c      	movs	r3, #12
 80023fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002400:	2300      	movs	r3, #0
 8002402:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002404:	2300      	movs	r3, #0
 8002406:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002408:	f107 031c 	add.w	r3, r7, #28
 800240c:	4619      	mov	r1, r3
 800240e:	4807      	ldr	r0, [pc, #28]	@ (800242c <MX_USART1_UART_Init+0xbc>)
 8002410:	f003 fb12 	bl	8005a38 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002414:	4805      	ldr	r0, [pc, #20]	@ (800242c <MX_USART1_UART_Init+0xbc>)
 8002416:	f7ff fe0f 	bl	8002038 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 800241a:	4804      	ldr	r0, [pc, #16]	@ (800242c <MX_USART1_UART_Init+0xbc>)
 800241c:	f7ff fdfc 	bl	8002018 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002420:	bf00      	nop
 8002422:	3738      	adds	r7, #56	@ 0x38
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40020000 	.word	0x40020000
 800242c:	40011000 	.word	0x40011000

08002430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002436:	463b      	mov	r3, r7
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
 8002444:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002446:	2080      	movs	r0, #128	@ 0x80
 8002448:	f7ff fe34 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800244c:	2001      	movs	r0, #1
 800244e:	f7ff fe31 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002452:	2002      	movs	r0, #2
 8002454:	f7ff fe2e 	bl	80020b4 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4|LL_GPIO_PIN_6);
 8002458:	2150      	movs	r1, #80	@ 0x50
 800245a:	4812      	ldr	r0, [pc, #72]	@ (80024a4 <MX_GPIO_Init+0x74>)
 800245c:	f7ff fe02 	bl	8002064 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8002460:	2310      	movs	r3, #16
 8002462:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002464:	2301      	movs	r3, #1
 8002466:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002468:	2300      	movs	r3, #0
 800246a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002470:	2301      	movs	r3, #1
 8002472:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002474:	463b      	mov	r3, r7
 8002476:	4619      	mov	r1, r3
 8002478:	480a      	ldr	r0, [pc, #40]	@ (80024a4 <MX_GPIO_Init+0x74>)
 800247a:	f002 fe44 	bl	8005106 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800247e:	2340      	movs	r3, #64	@ 0x40
 8002480:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002482:	2301      	movs	r3, #1
 8002484:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	463b      	mov	r3, r7
 8002494:	4619      	mov	r1, r3
 8002496:	4803      	ldr	r0, [pc, #12]	@ (80024a4 <MX_GPIO_Init+0x74>)
 8002498:	f002 fe35 	bl	8005106 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800249c:	bf00      	nop
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40020000 	.word	0x40020000

080024a8 <toggle_led>:

/* USER CODE BEGIN 4 */
static void toggle_led(void *pvParameters)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	while (1) {
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_6);
 80024b0:	2140      	movs	r1, #64	@ 0x40
 80024b2:	4804      	ldr	r0, [pc, #16]	@ (80024c4 <toggle_led+0x1c>)
 80024b4:	f7ff fde5 	bl	8002082 <LL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 80024b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80024bc:	f003 fd48 	bl	8005f50 <vTaskDelay>
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_6);
 80024c0:	bf00      	nop
 80024c2:	e7f5      	b.n	80024b0 <toggle_led+0x8>
 80024c4:	40020000 	.word	0x40020000

080024c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a04      	ldr	r2, [pc, #16]	@ (80024e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80024da:	f000 f9b3 	bl	8002844 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40010000 	.word	0x40010000

080024ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024f0:	b672      	cpsid	i
}
 80024f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <Error_Handler+0x8>

080024f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <HAL_MspInit+0x4c>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	4a0f      	ldr	r2, [pc, #60]	@ (8002544 <HAL_MspInit+0x4c>)
 8002508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800250c:	6453      	str	r3, [r2, #68]	@ 0x44
 800250e:	4b0d      	ldr	r3, [pc, #52]	@ (8002544 <HAL_MspInit+0x4c>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	603b      	str	r3, [r7, #0]
 800251e:	4b09      	ldr	r3, [pc, #36]	@ (8002544 <HAL_MspInit+0x4c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	4a08      	ldr	r2, [pc, #32]	@ (8002544 <HAL_MspInit+0x4c>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002528:	6413      	str	r3, [r2, #64]	@ 0x40
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_MspInit+0x4c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	@ 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a19      	ldr	r2, [pc, #100]	@ (80025cc <HAL_I2C_MspInit+0x84>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d12b      	bne.n	80025c2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a17      	ldr	r2, [pc, #92]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002586:	23c0      	movs	r3, #192	@ 0xc0
 8002588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800258a:	2312      	movs	r3, #18
 800258c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002592:	2303      	movs	r3, #3
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002596:	2304      	movs	r3, #4
 8002598:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4619      	mov	r1, r3
 80025a0:	480c      	ldr	r0, [pc, #48]	@ (80025d4 <HAL_I2C_MspInit+0x8c>)
 80025a2:	f000 fa51 	bl	8002a48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	4a08      	ldr	r2, [pc, #32]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b6:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_I2C_MspInit+0x88>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80025c2:	bf00      	nop
 80025c4:	3728      	adds	r7, #40	@ 0x28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40005400 	.word	0x40005400
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020400 	.word	0x40020400

080025d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08c      	sub	sp, #48	@ 0x30
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80025e8:	2300      	movs	r3, #0
 80025ea:	60bb      	str	r3, [r7, #8]
 80025ec:	4b2e      	ldr	r3, [pc, #184]	@ (80026a8 <HAL_InitTick+0xd0>)
 80025ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f0:	4a2d      	ldr	r2, [pc, #180]	@ (80026a8 <HAL_InitTick+0xd0>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80025f8:	4b2b      	ldr	r3, [pc, #172]	@ (80026a8 <HAL_InitTick+0xd0>)
 80025fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002604:	f107 020c 	add.w	r2, r7, #12
 8002608:	f107 0310 	add.w	r3, r7, #16
 800260c:	4611      	mov	r1, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f002 f960 	bl	80048d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002614:	f002 f94a 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8002618:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800261a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800261c:	4a23      	ldr	r2, [pc, #140]	@ (80026ac <HAL_InitTick+0xd4>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	0c9b      	lsrs	r3, r3, #18
 8002624:	3b01      	subs	r3, #1
 8002626:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002628:	4b21      	ldr	r3, [pc, #132]	@ (80026b0 <HAL_InitTick+0xd8>)
 800262a:	4a22      	ldr	r2, [pc, #136]	@ (80026b4 <HAL_InitTick+0xdc>)
 800262c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800262e:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <HAL_InitTick+0xd8>)
 8002630:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002634:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002636:	4a1e      	ldr	r2, [pc, #120]	@ (80026b0 <HAL_InitTick+0xd8>)
 8002638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800263c:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <HAL_InitTick+0xd8>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002642:	4b1b      	ldr	r3, [pc, #108]	@ (80026b0 <HAL_InitTick+0xd8>)
 8002644:	2200      	movs	r2, #0
 8002646:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002648:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_InitTick+0xd8>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800264e:	4818      	ldr	r0, [pc, #96]	@ (80026b0 <HAL_InitTick+0xd8>)
 8002650:	f002 f972 	bl	8004938 <HAL_TIM_Base_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800265a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11b      	bne.n	800269a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002662:	4813      	ldr	r0, [pc, #76]	@ (80026b0 <HAL_InitTick+0xd8>)
 8002664:	f002 f9c2 	bl	80049ec <HAL_TIM_Base_Start_IT>
 8002668:	4603      	mov	r3, r0
 800266a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800266e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002672:	2b00      	cmp	r3, #0
 8002674:	d111      	bne.n	800269a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002676:	2019      	movs	r0, #25
 8002678:	f000 f9d8 	bl	8002a2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b0f      	cmp	r3, #15
 8002680:	d808      	bhi.n	8002694 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002682:	2200      	movs	r2, #0
 8002684:	6879      	ldr	r1, [r7, #4]
 8002686:	2019      	movs	r0, #25
 8002688:	f000 f9b4 	bl	80029f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800268c:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <HAL_InitTick+0xe0>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e002      	b.n	800269a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800269a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3730      	adds	r7, #48	@ 0x30
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40023800 	.word	0x40023800
 80026ac:	431bde83 	.word	0x431bde83
 80026b0:	20000f60 	.word	0x20000f60
 80026b4:	40010000 	.word	0x40010000
 80026b8:	200000d0 	.word	0x200000d0

080026bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <NMI_Handler+0x4>

080026c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <HardFault_Handler+0x4>

080026cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <MemManage_Handler+0x4>

080026d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026d8:	bf00      	nop
 80026da:	e7fd      	b.n	80026d8 <BusFault_Handler+0x4>

080026dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <UsageFault_Handler+0x4>

080026e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026f8:	4802      	ldr	r0, [pc, #8]	@ (8002704 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80026fa:	f002 f9e7 	bl	8004acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000f60 	.word	0x20000f60

08002708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  UART_Ring_ISR(USART1);
 800270c:	4802      	ldr	r0, [pc, #8]	@ (8002718 <USART1_IRQHandler+0x10>)
 800270e:	f7ff f831 	bl	8001774 <UART_Ring_ISR>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40011000 	.word	0x40011000

0800271c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002724:	4a14      	ldr	r2, [pc, #80]	@ (8002778 <_sbrk+0x5c>)
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <_sbrk+0x60>)
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002730:	4b13      	ldr	r3, [pc, #76]	@ (8002780 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d102      	bne.n	800273e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002738:	4b11      	ldr	r3, [pc, #68]	@ (8002780 <_sbrk+0x64>)
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <_sbrk+0x68>)
 800273c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800273e:	4b10      	ldr	r3, [pc, #64]	@ (8002780 <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	d207      	bcs.n	800275c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800274c:	f004 fe2a 	bl	80073a4 <__errno>
 8002750:	4603      	mov	r3, r0
 8002752:	220c      	movs	r2, #12
 8002754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
 800275a:	e009      	b.n	8002770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800275c:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <_sbrk+0x64>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002762:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	4a05      	ldr	r2, [pc, #20]	@ (8002780 <_sbrk+0x64>)
 800276c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800276e:	68fb      	ldr	r3, [r7, #12]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20020000 	.word	0x20020000
 800277c:	00000400 	.word	0x00000400
 8002780:	20000fa8 	.word	0x20000fa8
 8002784:	2000b220 	.word	0x2000b220

08002788 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <SystemInit+0x20>)
 800278e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002792:	4a05      	ldr	r2, [pc, #20]	@ (80027a8 <SystemInit+0x20>)
 8002794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027b0:	f7ff ffea 	bl	8002788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027b4:	480c      	ldr	r0, [pc, #48]	@ (80027e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027b6:	490d      	ldr	r1, [pc, #52]	@ (80027ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027b8:	4a0d      	ldr	r2, [pc, #52]	@ (80027f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027bc:	e002      	b.n	80027c4 <LoopCopyDataInit>

080027be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027c2:	3304      	adds	r3, #4

080027c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027c8:	d3f9      	bcc.n	80027be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ca:	4a0a      	ldr	r2, [pc, #40]	@ (80027f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027cc:	4c0a      	ldr	r4, [pc, #40]	@ (80027f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d0:	e001      	b.n	80027d6 <LoopFillZerobss>

080027d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027d4:	3204      	adds	r2, #4

080027d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027d8:	d3fb      	bcc.n	80027d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027da:	f004 fde9 	bl	80073b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027de:	f7ff fc99 	bl	8002114 <main>
  bx  lr    
 80027e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027ec:	20000130 	.word	0x20000130
  ldr r2, =_sidata
 80027f0:	080082bc 	.word	0x080082bc
  ldr r2, =_sbss
 80027f4:	20000130 	.word	0x20000130
  ldr r4, =_ebss
 80027f8:	2000b220 	.word	0x2000b220

080027fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027fc:	e7fe      	b.n	80027fc <ADC_IRQHandler>
	...

08002800 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002804:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <HAL_Init+0x40>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0d      	ldr	r2, [pc, #52]	@ (8002840 <HAL_Init+0x40>)
 800280a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800280e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002810:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <HAL_Init+0x40>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <HAL_Init+0x40>)
 8002816:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800281a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800281c:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a07      	ldr	r2, [pc, #28]	@ (8002840 <HAL_Init+0x40>)
 8002822:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002826:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002828:	2003      	movs	r0, #3
 800282a:	f000 f8d8 	bl	80029de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800282e:	200f      	movs	r0, #15
 8002830:	f7ff fed2 	bl	80025d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002834:	f7ff fe60 	bl	80024f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40023c00 	.word	0x40023c00

08002844 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_IncTick+0x20>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <HAL_IncTick+0x24>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4413      	add	r3, r2
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <HAL_IncTick+0x24>)
 8002856:	6013      	str	r3, [r2, #0]
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	200000d4 	.word	0x200000d4
 8002868:	20000fac 	.word	0x20000fac

0800286c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return uwTick;
 8002870:	4b03      	ldr	r3, [pc, #12]	@ (8002880 <HAL_GetTick+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000fac 	.word	0x20000fac

08002884 <__NVIC_SetPriorityGrouping>:
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002894:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028a0:	4013      	ands	r3, r2
 80028a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028b6:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <__NVIC_SetPriorityGrouping+0x44>)
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	60d3      	str	r3, [r2, #12]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <__NVIC_GetPriorityGrouping>:
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d0:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <__NVIC_GetPriorityGrouping+0x18>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	0a1b      	lsrs	r3, r3, #8
 80028d6:	f003 0307 	and.w	r3, r3, #7
}
 80028da:	4618      	mov	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <__NVIC_EnableIRQ>:
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	db0b      	blt.n	8002912 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	f003 021f 	and.w	r2, r3, #31
 8002900:	4907      	ldr	r1, [pc, #28]	@ (8002920 <__NVIC_EnableIRQ+0x38>)
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	095b      	lsrs	r3, r3, #5
 8002908:	2001      	movs	r0, #1
 800290a:	fa00 f202 	lsl.w	r2, r0, r2
 800290e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	e000e100 	.word	0xe000e100

08002924 <__NVIC_SetPriority>:
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	6039      	str	r1, [r7, #0]
 800292e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002934:	2b00      	cmp	r3, #0
 8002936:	db0a      	blt.n	800294e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	b2da      	uxtb	r2, r3
 800293c:	490c      	ldr	r1, [pc, #48]	@ (8002970 <__NVIC_SetPriority+0x4c>)
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	0112      	lsls	r2, r2, #4
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	440b      	add	r3, r1
 8002948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800294c:	e00a      	b.n	8002964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	b2da      	uxtb	r2, r3
 8002952:	4908      	ldr	r1, [pc, #32]	@ (8002974 <__NVIC_SetPriority+0x50>)
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	3b04      	subs	r3, #4
 800295c:	0112      	lsls	r2, r2, #4
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	440b      	add	r3, r1
 8002962:	761a      	strb	r2, [r3, #24]
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000e100 	.word	0xe000e100
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <NVIC_EncodePriority>:
{
 8002978:	b480      	push	{r7}
 800297a:	b089      	sub	sp, #36	@ 0x24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f1c3 0307 	rsb	r3, r3, #7
 8002992:	2b04      	cmp	r3, #4
 8002994:	bf28      	it	cs
 8002996:	2304      	movcs	r3, #4
 8002998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3304      	adds	r3, #4
 800299e:	2b06      	cmp	r3, #6
 80029a0:	d902      	bls.n	80029a8 <NVIC_EncodePriority+0x30>
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	3b03      	subs	r3, #3
 80029a6:	e000      	b.n	80029aa <NVIC_EncodePriority+0x32>
 80029a8:	2300      	movs	r3, #0
 80029aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ac:	f04f 32ff 	mov.w	r2, #4294967295
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43da      	mvns	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	401a      	ands	r2, r3
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c0:	f04f 31ff 	mov.w	r1, #4294967295
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ca:	43d9      	mvns	r1, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d0:	4313      	orrs	r3, r2
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3724      	adds	r7, #36	@ 0x24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7ff ff4c 	bl	8002884 <__NVIC_SetPriorityGrouping>
}
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
 8002a00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a06:	f7ff ff61 	bl	80028cc <__NVIC_GetPriorityGrouping>
 8002a0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	68b9      	ldr	r1, [r7, #8]
 8002a10:	6978      	ldr	r0, [r7, #20]
 8002a12:	f7ff ffb1 	bl	8002978 <NVIC_EncodePriority>
 8002a16:	4602      	mov	r2, r0
 8002a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff80 	bl	8002924 <__NVIC_SetPriority>
}
 8002a24:	bf00      	nop
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff54 	bl	80028e8 <__NVIC_EnableIRQ>
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b089      	sub	sp, #36	@ 0x24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
 8002a62:	e16b      	b.n	8002d3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a64:	2201      	movs	r2, #1
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	f040 815a 	bne.w	8002d36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d005      	beq.n	8002a9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d130      	bne.n	8002afc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	f003 0201 	and.w	r2, r3, #1
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d017      	beq.n	8002b38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d123      	bne.n	8002b8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	08da      	lsrs	r2, r3, #3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3208      	adds	r2, #8
 8002b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	220f      	movs	r2, #15
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	08da      	lsrs	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3208      	adds	r2, #8
 8002b86:	69b9      	ldr	r1, [r7, #24]
 8002b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	2203      	movs	r2, #3
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 0203 	and.w	r2, r3, #3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80b4 	beq.w	8002d36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	4b60      	ldr	r3, [pc, #384]	@ (8002d54 <HAL_GPIO_Init+0x30c>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	4a5f      	ldr	r2, [pc, #380]	@ (8002d54 <HAL_GPIO_Init+0x30c>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bde:	4b5d      	ldr	r3, [pc, #372]	@ (8002d54 <HAL_GPIO_Init+0x30c>)
 8002be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bea:	4a5b      	ldr	r2, [pc, #364]	@ (8002d58 <HAL_GPIO_Init+0x310>)
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	089b      	lsrs	r3, r3, #2
 8002bf0:	3302      	adds	r3, #2
 8002bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	220f      	movs	r2, #15
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a52      	ldr	r2, [pc, #328]	@ (8002d5c <HAL_GPIO_Init+0x314>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d02b      	beq.n	8002c6e <HAL_GPIO_Init+0x226>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a51      	ldr	r2, [pc, #324]	@ (8002d60 <HAL_GPIO_Init+0x318>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d025      	beq.n	8002c6a <HAL_GPIO_Init+0x222>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a50      	ldr	r2, [pc, #320]	@ (8002d64 <HAL_GPIO_Init+0x31c>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d01f      	beq.n	8002c66 <HAL_GPIO_Init+0x21e>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a4f      	ldr	r2, [pc, #316]	@ (8002d68 <HAL_GPIO_Init+0x320>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d019      	beq.n	8002c62 <HAL_GPIO_Init+0x21a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a4e      	ldr	r2, [pc, #312]	@ (8002d6c <HAL_GPIO_Init+0x324>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d013      	beq.n	8002c5e <HAL_GPIO_Init+0x216>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4d      	ldr	r2, [pc, #308]	@ (8002d70 <HAL_GPIO_Init+0x328>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d00d      	beq.n	8002c5a <HAL_GPIO_Init+0x212>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4c      	ldr	r2, [pc, #304]	@ (8002d74 <HAL_GPIO_Init+0x32c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d007      	beq.n	8002c56 <HAL_GPIO_Init+0x20e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4b      	ldr	r2, [pc, #300]	@ (8002d78 <HAL_GPIO_Init+0x330>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <HAL_GPIO_Init+0x20a>
 8002c4e:	2307      	movs	r3, #7
 8002c50:	e00e      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c52:	2308      	movs	r3, #8
 8002c54:	e00c      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c56:	2306      	movs	r3, #6
 8002c58:	e00a      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c5a:	2305      	movs	r3, #5
 8002c5c:	e008      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c5e:	2304      	movs	r3, #4
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c62:	2303      	movs	r3, #3
 8002c64:	e004      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	f002 0203 	and.w	r2, r2, #3
 8002c76:	0092      	lsls	r2, r2, #2
 8002c78:	4093      	lsls	r3, r2
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c80:	4935      	ldr	r1, [pc, #212]	@ (8002d58 <HAL_GPIO_Init+0x310>)
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	089b      	lsrs	r3, r3, #2
 8002c86:	3302      	adds	r3, #2
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cb2:	4a32      	ldr	r2, [pc, #200]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cb8:	4b30      	ldr	r3, [pc, #192]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cdc:	4a27      	ldr	r2, [pc, #156]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ce2:	4b26      	ldr	r3, [pc, #152]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d06:	4a1d      	ldr	r2, [pc, #116]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d30:	4a12      	ldr	r2, [pc, #72]	@ (8002d7c <HAL_GPIO_Init+0x334>)
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	61fb      	str	r3, [r7, #28]
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	2b0f      	cmp	r3, #15
 8002d40:	f67f ae90 	bls.w	8002a64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3724      	adds	r7, #36	@ 0x24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40013800 	.word	0x40013800
 8002d5c:	40020000 	.word	0x40020000
 8002d60:	40020400 	.word	0x40020400
 8002d64:	40020800 	.word	0x40020800
 8002d68:	40020c00 	.word	0x40020c00
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40021400 	.word	0x40021400
 8002d74:	40021800 	.word	0x40021800
 8002d78:	40021c00 	.word	0x40021c00
 8002d7c:	40013c00 	.word	0x40013c00

08002d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e12b      	b.n	8002fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff fbce 	bl	8002548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2224      	movs	r2, #36	@ 0x24
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0201 	bic.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de4:	f001 fd4e 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8002de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a81      	ldr	r2, [pc, #516]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d807      	bhi.n	8002e04 <HAL_I2C_Init+0x84>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4a80      	ldr	r2, [pc, #512]	@ (8002ff8 <HAL_I2C_Init+0x278>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	e006      	b.n	8002e12 <HAL_I2C_Init+0x92>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4a7d      	ldr	r2, [pc, #500]	@ (8002ffc <HAL_I2C_Init+0x27c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	bf94      	ite	ls
 8002e0c:	2301      	movls	r3, #1
 8002e0e:	2300      	movhi	r3, #0
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0e7      	b.n	8002fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4a78      	ldr	r2, [pc, #480]	@ (8003000 <HAL_I2C_Init+0x280>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	0c9b      	lsrs	r3, r3, #18
 8002e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d802      	bhi.n	8002e54 <HAL_I2C_Init+0xd4>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	e009      	b.n	8002e68 <HAL_I2C_Init+0xe8>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	4a69      	ldr	r2, [pc, #420]	@ (8003004 <HAL_I2C_Init+0x284>)
 8002e60:	fba2 2303 	umull	r2, r3, r2, r3
 8002e64:	099b      	lsrs	r3, r3, #6
 8002e66:	3301      	adds	r3, #1
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	495c      	ldr	r1, [pc, #368]	@ (8002ff4 <HAL_I2C_Init+0x274>)
 8002e84:	428b      	cmp	r3, r1
 8002e86:	d819      	bhi.n	8002ebc <HAL_I2C_Init+0x13c>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e59      	subs	r1, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e96:	1c59      	adds	r1, r3, #1
 8002e98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_I2C_Init+0x138>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1e59      	subs	r1, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb6:	e051      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002eb8:	2304      	movs	r3, #4
 8002eba:	e04f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d111      	bne.n	8002ee8 <HAL_I2C_Init+0x168>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	440b      	add	r3, r1
 8002ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e012      	b.n	8002f0e <HAL_I2C_Init+0x18e>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1e58      	subs	r0, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	0099      	lsls	r1, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	bf0c      	ite	eq
 8002f08:	2301      	moveq	r3, #1
 8002f0a:	2300      	movne	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_Init+0x196>
 8002f12:	2301      	movs	r3, #1
 8002f14:	e022      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10e      	bne.n	8002f3c <HAL_I2C_Init+0x1bc>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	1e58      	subs	r0, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	440b      	add	r3, r1
 8002f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f30:	3301      	adds	r3, #1
 8002f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f3a:	e00f      	b.n	8002f5c <HAL_I2C_Init+0x1dc>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e58      	subs	r0, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	0099      	lsls	r1, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	6809      	ldr	r1, [r1, #0]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6911      	ldr	r1, [r2, #16]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68d2      	ldr	r2, [r2, #12]
 8002f96:	4311      	orrs	r1, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	000186a0 	.word	0x000186a0
 8002ff8:	001e847f 	.word	0x001e847f
 8002ffc:	003d08ff 	.word	0x003d08ff
 8003000:	431bde83 	.word	0x431bde83
 8003004:	10624dd3 	.word	0x10624dd3

08003008 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b088      	sub	sp, #32
 800300c:	af02      	add	r7, sp, #8
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	4608      	mov	r0, r1
 8003012:	4611      	mov	r1, r2
 8003014:	461a      	mov	r2, r3
 8003016:	4603      	mov	r3, r0
 8003018:	817b      	strh	r3, [r7, #10]
 800301a:	460b      	mov	r3, r1
 800301c:	813b      	strh	r3, [r7, #8]
 800301e:	4613      	mov	r3, r2
 8003020:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003022:	f7ff fc23 	bl	800286c <HAL_GetTick>
 8003026:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b20      	cmp	r3, #32
 8003032:	f040 80d9 	bne.w	80031e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	2319      	movs	r3, #25
 800303c:	2201      	movs	r2, #1
 800303e:	496d      	ldr	r1, [pc, #436]	@ (80031f4 <HAL_I2C_Mem_Write+0x1ec>)
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 fdb9 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800304c:	2302      	movs	r3, #2
 800304e:	e0cc      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_I2C_Mem_Write+0x56>
 800305a:	2302      	movs	r3, #2
 800305c:	e0c5      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b01      	cmp	r3, #1
 8003072:	d007      	beq.n	8003084 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003092:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2221      	movs	r2, #33	@ 0x21
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2240      	movs	r2, #64	@ 0x40
 80030a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6a3a      	ldr	r2, [r7, #32]
 80030ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4a4d      	ldr	r2, [pc, #308]	@ (80031f8 <HAL_I2C_Mem_Write+0x1f0>)
 80030c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030c6:	88f8      	ldrh	r0, [r7, #6]
 80030c8:	893a      	ldrh	r2, [r7, #8]
 80030ca:	8979      	ldrh	r1, [r7, #10]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	9301      	str	r3, [sp, #4]
 80030d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	4603      	mov	r3, r0
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 fbf0 	bl	80038bc <I2C_RequestMemoryWrite>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d052      	beq.n	8003188 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e081      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 fe7e 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00d      	beq.n	8003112 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d107      	bne.n	800310e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800310c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e06b      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29b      	uxth	r3, r3
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b04      	cmp	r3, #4
 800314e:	d11b      	bne.n	8003188 <HAL_I2C_Mem_Write+0x180>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d017      	beq.n	8003188 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	781a      	ldrb	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1aa      	bne.n	80030e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 fe71 	bl	8003e7c <I2C_WaitOnBTFFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00d      	beq.n	80031bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d107      	bne.n	80031b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e016      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e000      	b.n	80031ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
  }
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	00100002 	.word	0x00100002
 80031f8:	ffff0000 	.word	0xffff0000

080031fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08c      	sub	sp, #48	@ 0x30
 8003200:	af02      	add	r7, sp, #8
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	4608      	mov	r0, r1
 8003206:	4611      	mov	r1, r2
 8003208:	461a      	mov	r2, r3
 800320a:	4603      	mov	r3, r0
 800320c:	817b      	strh	r3, [r7, #10]
 800320e:	460b      	mov	r3, r1
 8003210:	813b      	strh	r3, [r7, #8]
 8003212:	4613      	mov	r3, r2
 8003214:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003216:	f7ff fb29 	bl	800286c <HAL_GetTick>
 800321a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b20      	cmp	r3, #32
 8003226:	f040 8214 	bne.w	8003652 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	2319      	movs	r3, #25
 8003230:	2201      	movs	r2, #1
 8003232:	497b      	ldr	r1, [pc, #492]	@ (8003420 <HAL_I2C_Mem_Read+0x224>)
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f000 fcbf 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003240:	2302      	movs	r3, #2
 8003242:	e207      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_I2C_Mem_Read+0x56>
 800324e:	2302      	movs	r3, #2
 8003250:	e200      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d007      	beq.n	8003278 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003286:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2222      	movs	r2, #34	@ 0x22
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2240      	movs	r2, #64	@ 0x40
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80032a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003424 <HAL_I2C_Mem_Read+0x228>)
 80032b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ba:	88f8      	ldrh	r0, [r7, #6]
 80032bc:	893a      	ldrh	r2, [r7, #8]
 80032be:	8979      	ldrh	r1, [r7, #10]
 80032c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	4603      	mov	r3, r0
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 fb8c 	bl	80039e8 <I2C_RequestMemoryRead>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e1bc      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d113      	bne.n	800330a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e2:	2300      	movs	r3, #0
 80032e4:	623b      	str	r3, [r7, #32]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	623b      	str	r3, [r7, #32]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	623b      	str	r3, [r7, #32]
 80032f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	e190      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330e:	2b01      	cmp	r3, #1
 8003310:	d11b      	bne.n	800334a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003320:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003322:	2300      	movs	r3, #0
 8003324:	61fb      	str	r3, [r7, #28]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	61fb      	str	r3, [r7, #28]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e170      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334e:	2b02      	cmp	r3, #2
 8003350:	d11b      	bne.n	800338a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003360:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003370:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003372:	2300      	movs	r3, #0
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	61bb      	str	r3, [r7, #24]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	61bb      	str	r3, [r7, #24]
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	e150      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	617b      	str	r3, [r7, #20]
 800339e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033a0:	e144      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	f200 80f1 	bhi.w	800358e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d123      	bne.n	80033fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fda7 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e145      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033fa:	e117      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003400:	2b02      	cmp	r3, #2
 8003402:	d14e      	bne.n	80034a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340a:	2200      	movs	r2, #0
 800340c:	4906      	ldr	r1, [pc, #24]	@ (8003428 <HAL_I2C_Mem_Read+0x22c>)
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 fbd2 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d008      	beq.n	800342c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e11a      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
 800341e:	bf00      	nop
 8003420:	00100002 	.word	0x00100002
 8003424:	ffff0000 	.word	0xffff0000
 8003428:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800343a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034a0:	e0c4      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034a8:	2200      	movs	r2, #0
 80034aa:	496c      	ldr	r1, [pc, #432]	@ (800365c <HAL_I2C_Mem_Read+0x460>)
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fb83 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0cb      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003504:	2200      	movs	r2, #0
 8003506:	4955      	ldr	r1, [pc, #340]	@ (800365c <HAL_I2C_Mem_Read+0x460>)
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fb55 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e09d      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003526:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353a:	1c5a      	adds	r2, r3, #1
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	3b01      	subs	r3, #1
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800358c:	e04e      	b.n	800362c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003590:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fcba 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e058      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f003 0304 	and.w	r3, r3, #4
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d124      	bne.n	800362c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e6:	2b03      	cmp	r3, #3
 80035e8:	d107      	bne.n	80035fa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035f8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	2b00      	cmp	r3, #0
 8003632:	f47f aeb6 	bne.w	80033a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2220      	movs	r2, #32
 800363a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e000      	b.n	8003654 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003652:	2302      	movs	r3, #2
  }
}
 8003654:	4618      	mov	r0, r3
 8003656:	3728      	adds	r7, #40	@ 0x28
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	00010004 	.word	0x00010004

08003660 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	@ 0x28
 8003664:	af02      	add	r7, sp, #8
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	607a      	str	r2, [r7, #4]
 800366a:	603b      	str	r3, [r7, #0]
 800366c:	460b      	mov	r3, r1
 800366e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003670:	f7ff f8fc 	bl	800286c <HAL_GetTick>
 8003674:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b20      	cmp	r3, #32
 8003684:	f040 8111 	bne.w	80038aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	2319      	movs	r3, #25
 800368e:	2201      	movs	r2, #1
 8003690:	4988      	ldr	r1, [pc, #544]	@ (80038b4 <HAL_I2C_IsDeviceReady+0x254>)
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fa90 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800369e:	2302      	movs	r3, #2
 80036a0:	e104      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d101      	bne.n	80036b0 <HAL_I2C_IsDeviceReady+0x50>
 80036ac:	2302      	movs	r3, #2
 80036ae:	e0fd      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d007      	beq.n	80036d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f042 0201 	orr.w	r2, r2, #1
 80036d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2224      	movs	r2, #36	@ 0x24
 80036ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4a70      	ldr	r2, [pc, #448]	@ (80038b8 <HAL_I2C_IsDeviceReady+0x258>)
 80036f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003708:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	2200      	movs	r2, #0
 8003712:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fa4e 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003730:	d103      	bne.n	800373a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003738:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e0b6      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800373e:	897b      	ldrh	r3, [r7, #10]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800374c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800374e:	f7ff f88d 	bl	800286c <HAL_GetTick>
 8003752:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b02      	cmp	r3, #2
 8003760:	bf0c      	ite	eq
 8003762:	2301      	moveq	r3, #1
 8003764:	2300      	movne	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	695b      	ldr	r3, [r3, #20]
 8003770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003778:	bf0c      	ite	eq
 800377a:	2301      	moveq	r3, #1
 800377c:	2300      	movne	r3, #0
 800377e:	b2db      	uxtb	r3, r3
 8003780:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003782:	e025      	b.n	80037d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003784:	f7ff f872 	bl	800286c <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d302      	bcc.n	800379a <HAL_I2C_IsDeviceReady+0x13a>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d103      	bne.n	80037a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	22a0      	movs	r2, #160	@ 0xa0
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80037da:	d005      	beq.n	80037e8 <HAL_I2C_IsDeviceReady+0x188>
 80037dc:	7dfb      	ldrb	r3, [r7, #23]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d102      	bne.n	80037e8 <HAL_I2C_IsDeviceReady+0x188>
 80037e2:	7dbb      	ldrb	r3, [r7, #22]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0cd      	beq.n	8003784 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d129      	bne.n	8003852 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800380c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800380e:	2300      	movs	r3, #0
 8003810:	613b      	str	r3, [r7, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	613b      	str	r3, [r7, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	613b      	str	r3, [r7, #16]
 8003822:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	2319      	movs	r3, #25
 800382a:	2201      	movs	r2, #1
 800382c:	4921      	ldr	r1, [pc, #132]	@ (80038b4 <HAL_I2C_IsDeviceReady+0x254>)
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 f9c2 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e036      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2220      	movs	r2, #32
 8003842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e02c      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003860:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800386a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	2319      	movs	r3, #25
 8003872:	2201      	movs	r2, #1
 8003874:	490f      	ldr	r1, [pc, #60]	@ (80038b4 <HAL_I2C_IsDeviceReady+0x254>)
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 f99e 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e012      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	3301      	adds	r3, #1
 800388a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	429a      	cmp	r2, r3
 8003892:	f4ff af32 	bcc.w	80036fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2220      	movs	r2, #32
 800389a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
  }
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	00100002 	.word	0x00100002
 80038b8:	ffff0000 	.word	0xffff0000

080038bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	4608      	mov	r0, r1
 80038c6:	4611      	mov	r1, r2
 80038c8:	461a      	mov	r2, r3
 80038ca:	4603      	mov	r3, r0
 80038cc:	817b      	strh	r3, [r7, #10]
 80038ce:	460b      	mov	r3, r1
 80038d0:	813b      	strh	r3, [r7, #8]
 80038d2:	4613      	mov	r3, r2
 80038d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f960 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00d      	beq.n	800391a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390c:	d103      	bne.n	8003916 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003914:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e05f      	b.n	80039da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800391a:	897b      	ldrh	r3, [r7, #10]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800392a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392c:	6a3a      	ldr	r2, [r7, #32]
 800392e:	492d      	ldr	r1, [pc, #180]	@ (80039e4 <I2C_RequestMemoryWrite+0x128>)
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f9bb 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e04c      	b.n	80039da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003958:	6a39      	ldr	r1, [r7, #32]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fa46 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00d      	beq.n	8003982 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	2b04      	cmp	r3, #4
 800396c:	d107      	bne.n	800397e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e02b      	b.n	80039da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d105      	bne.n	8003994 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003988:	893b      	ldrh	r3, [r7, #8]
 800398a:	b2da      	uxtb	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	611a      	str	r2, [r3, #16]
 8003992:	e021      	b.n	80039d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003994:	893b      	ldrh	r3, [r7, #8]
 8003996:	0a1b      	lsrs	r3, r3, #8
 8003998:	b29b      	uxth	r3, r3
 800399a:	b2da      	uxtb	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a4:	6a39      	ldr	r1, [r7, #32]
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fa20 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00d      	beq.n	80039ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d107      	bne.n	80039ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e005      	b.n	80039da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ce:	893b      	ldrh	r3, [r7, #8]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3718      	adds	r7, #24
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	00010002 	.word	0x00010002

080039e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	4608      	mov	r0, r1
 80039f2:	4611      	mov	r1, r2
 80039f4:	461a      	mov	r2, r3
 80039f6:	4603      	mov	r3, r0
 80039f8:	817b      	strh	r3, [r7, #10]
 80039fa:	460b      	mov	r3, r1
 80039fc:	813b      	strh	r3, [r7, #8]
 80039fe:	4613      	mov	r3, r2
 8003a00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f8c2 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00d      	beq.n	8003a56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a48:	d103      	bne.n	8003a52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0aa      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a56:	897b      	ldrh	r3, [r7, #10]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	6a3a      	ldr	r2, [r7, #32]
 8003a6a:	4952      	ldr	r1, [pc, #328]	@ (8003bb4 <I2C_RequestMemoryRead+0x1cc>)
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f91d 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e097      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a94:	6a39      	ldr	r1, [r7, #32]
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f9a8 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00d      	beq.n	8003abe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d107      	bne.n	8003aba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e076      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003abe:	88fb      	ldrh	r3, [r7, #6]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d105      	bne.n	8003ad0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac4:	893b      	ldrh	r3, [r7, #8]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	611a      	str	r2, [r3, #16]
 8003ace:	e021      	b.n	8003b14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ad0:	893b      	ldrh	r3, [r7, #8]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae0:	6a39      	ldr	r1, [r7, #32]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f982 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00d      	beq.n	8003b0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	d107      	bne.n	8003b06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e050      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b0a:	893b      	ldrh	r3, [r7, #8]
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	6a39      	ldr	r1, [r7, #32]
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f967 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00d      	beq.n	8003b40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	2b04      	cmp	r3, #4
 8003b2a:	d107      	bne.n	8003b3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e035      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f82b 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00d      	beq.n	8003b84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b76:	d103      	bne.n	8003b80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e013      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b84:	897b      	ldrh	r3, [r7, #10]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	6a3a      	ldr	r2, [r7, #32]
 8003b98:	4906      	ldr	r1, [pc, #24]	@ (8003bb4 <I2C_RequestMemoryRead+0x1cc>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f886 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	00010002 	.word	0x00010002

08003bb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc8:	e048      	b.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd0:	d044      	beq.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd2:	f7fe fe4b 	bl	800286c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d302      	bcc.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d139      	bne.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	0c1b      	lsrs	r3, r3, #16
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d10d      	bne.n	8003c0e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	bf0c      	ite	eq
 8003c04:	2301      	moveq	r3, #1
 8003c06:	2300      	movne	r3, #0
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	e00c      	b.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	43da      	mvns	r2, r3
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d116      	bne.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c48:	f043 0220 	orr.w	r2, r3, #32
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e023      	b.n	8003ca4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	0c1b      	lsrs	r3, r3, #16
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d10d      	bne.n	8003c82 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	43da      	mvns	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4013      	ands	r3, r2
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	bf0c      	ite	eq
 8003c78:	2301      	moveq	r3, #1
 8003c7a:	2300      	movne	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	e00c      	b.n	8003c9c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bf0c      	ite	eq
 8003c94:	2301      	moveq	r3, #1
 8003c96:	2300      	movne	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	79fb      	ldrb	r3, [r7, #7]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d093      	beq.n	8003bca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cba:	e071      	b.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cca:	d123      	bne.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cda:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ce4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d00:	f043 0204 	orr.w	r2, r3, #4
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e067      	b.n	8003de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1a:	d041      	beq.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d1c:	f7fe fda6 	bl	800286c <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d302      	bcc.n	8003d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d136      	bne.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	0c1b      	lsrs	r3, r3, #16
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d10c      	bne.n	8003d56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	43da      	mvns	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	4013      	ands	r3, r2
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	bf14      	ite	ne
 8003d4e:	2301      	movne	r3, #1
 8003d50:	2300      	moveq	r3, #0
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	e00b      	b.n	8003d6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d016      	beq.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e021      	b.n	8003de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	0c1b      	lsrs	r3, r3, #16
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d10c      	bne.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	43da      	mvns	r2, r3
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	4013      	ands	r3, r2
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e00b      	b.n	8003ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	bf14      	ite	ne
 8003dd6:	2301      	movne	r3, #1
 8003dd8:	2300      	moveq	r3, #0
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f47f af6d 	bne.w	8003cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df8:	e034      	b.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f000 f8e3 	bl	8003fc6 <I2C_IsAcknowledgeFailed>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e034      	b.n	8003e74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e10:	d028      	beq.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e12:	f7fe fd2b 	bl	800286c <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d302      	bcc.n	8003e28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d11d      	bne.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e32:	2b80      	cmp	r3, #128	@ 0x80
 8003e34:	d016      	beq.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f043 0220 	orr.w	r2, r3, #32
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e007      	b.n	8003e74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6e:	2b80      	cmp	r3, #128	@ 0x80
 8003e70:	d1c3      	bne.n	8003dfa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e88:	e034      	b.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f89b 	bl	8003fc6 <I2C_IsAcknowledgeFailed>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e034      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea0:	d028      	beq.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea2:	f7fe fce3 	bl	800286c <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d302      	bcc.n	8003eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d11d      	bne.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d016      	beq.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e007      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d1c3      	bne.n	8003e8a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f18:	e049      	b.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d119      	bne.n	8003f5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0210 	mvn.w	r2, #16
 8003f30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e030      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5c:	f7fe fc86 	bl	800286c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d11d      	bne.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f7c:	2b40      	cmp	r3, #64	@ 0x40
 8003f7e:	d016      	beq.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9a:	f043 0220 	orr.w	r2, r3, #32
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e007      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb8:	2b40      	cmp	r3, #64	@ 0x40
 8003fba:	d1ae      	bne.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fdc:	d11b      	bne.n	8004016 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fe6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	f043 0204 	orr.w	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e267      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d075      	beq.n	800412e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004042:	4b88      	ldr	r3, [pc, #544]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b04      	cmp	r3, #4
 800404c:	d00c      	beq.n	8004068 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b85      	ldr	r3, [pc, #532]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004056:	2b08      	cmp	r3, #8
 8004058:	d112      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b82      	ldr	r3, [pc, #520]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004062:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004066:	d10b      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004068:	4b7e      	ldr	r3, [pc, #504]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d05b      	beq.n	800412c <HAL_RCC_OscConfig+0x108>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d157      	bne.n	800412c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e242      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x74>
 800408a:	4b76      	ldr	r3, [pc, #472]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a75      	ldr	r2, [pc, #468]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e01d      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b70      	ldr	r3, [pc, #448]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6f      	ldr	r2, [pc, #444]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b6d      	ldr	r3, [pc, #436]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a6c      	ldr	r2, [pc, #432]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e00b      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 80040bc:	4b69      	ldr	r3, [pc, #420]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a68      	ldr	r2, [pc, #416]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	4b66      	ldr	r3, [pc, #408]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a65      	ldr	r2, [pc, #404]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d013      	beq.n	8004104 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fe fbc6 	bl	800286c <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fe fbc2 	bl	800286c <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	@ 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e207      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0xc0>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7fe fbb2 	bl	800286c <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800410c:	f7fe fbae 	bl	800286c <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	@ 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e1f3      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411e:	4b51      	ldr	r3, [pc, #324]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0xe8>
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d063      	beq.n	8004202 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800413a:	4b4a      	ldr	r3, [pc, #296]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00b      	beq.n	800415e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b47      	ldr	r3, [pc, #284]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800414e:	2b08      	cmp	r3, #8
 8004150:	d11c      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b44      	ldr	r3, [pc, #272]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d116      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415e:	4b41      	ldr	r3, [pc, #260]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e1c7      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004176:	4b3b      	ldr	r3, [pc, #236]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4937      	ldr	r1, [pc, #220]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418a:	e03a      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d020      	beq.n	80041d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004194:	4b34      	ldr	r3, [pc, #208]	@ (8004268 <HAL_RCC_OscConfig+0x244>)
 8004196:	2201      	movs	r2, #1
 8004198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fe fb67 	bl	800286c <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fe fb63 	bl	800286c <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e1a8      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c0:	4b28      	ldr	r3, [pc, #160]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4925      	ldr	r1, [pc, #148]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]
 80041d4:	e015      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d6:	4b24      	ldr	r3, [pc, #144]	@ (8004268 <HAL_RCC_OscConfig+0x244>)
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7fe fb46 	bl	800286c <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e4:	f7fe fb42 	bl	800286c <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e187      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d036      	beq.n	800427c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d016      	beq.n	8004244 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004216:	4b15      	ldr	r3, [pc, #84]	@ (800426c <HAL_RCC_OscConfig+0x248>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421c:	f7fe fb26 	bl	800286c <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004224:	f7fe fb22 	bl	800286c <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e167      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004236:	4b0b      	ldr	r3, [pc, #44]	@ (8004264 <HAL_RCC_OscConfig+0x240>)
 8004238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f0      	beq.n	8004224 <HAL_RCC_OscConfig+0x200>
 8004242:	e01b      	b.n	800427c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004244:	4b09      	ldr	r3, [pc, #36]	@ (800426c <HAL_RCC_OscConfig+0x248>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424a:	f7fe fb0f 	bl	800286c <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004250:	e00e      	b.n	8004270 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004252:	f7fe fb0b 	bl	800286c <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d907      	bls.n	8004270 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e150      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004264:	40023800 	.word	0x40023800
 8004268:	42470000 	.word	0x42470000
 800426c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004270:	4b88      	ldr	r3, [pc, #544]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1ea      	bne.n	8004252 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8097 	beq.w	80043b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428e:	4b81      	ldr	r3, [pc, #516]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	4b7d      	ldr	r3, [pc, #500]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a2:	4a7c      	ldr	r2, [pc, #496]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042aa:	4b7a      	ldr	r3, [pc, #488]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ba:	4b77      	ldr	r3, [pc, #476]	@ (8004498 <HAL_RCC_OscConfig+0x474>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c6:	4b74      	ldr	r3, [pc, #464]	@ (8004498 <HAL_RCC_OscConfig+0x474>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a73      	ldr	r2, [pc, #460]	@ (8004498 <HAL_RCC_OscConfig+0x474>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d2:	f7fe facb 	bl	800286c <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042da:	f7fe fac7 	bl	800286c <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e10c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004498 <HAL_RCC_OscConfig+0x474>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x2ea>
 8004300:	4b64      	ldr	r3, [pc, #400]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004304:	4a63      	ldr	r2, [pc, #396]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6713      	str	r3, [r2, #112]	@ 0x70
 800430c:	e01c      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b05      	cmp	r3, #5
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x30c>
 8004316:	4b5f      	ldr	r3, [pc, #380]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431a:	4a5e      	ldr	r2, [pc, #376]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 0304 	orr.w	r3, r3, #4
 8004320:	6713      	str	r3, [r2, #112]	@ 0x70
 8004322:	4b5c      	ldr	r3, [pc, #368]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004326:	4a5b      	ldr	r2, [pc, #364]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6713      	str	r3, [r2, #112]	@ 0x70
 800432e:	e00b      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 8004330:	4b58      	ldr	r3, [pc, #352]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004334:	4a57      	ldr	r2, [pc, #348]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	6713      	str	r3, [r2, #112]	@ 0x70
 800433c:	4b55      	ldr	r3, [pc, #340]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004340:	4a54      	ldr	r2, [pc, #336]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004342:	f023 0304 	bic.w	r3, r3, #4
 8004346:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004350:	f7fe fa8c 	bl	800286c <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004356:	e00a      	b.n	800436e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004358:	f7fe fa88 	bl	800286c <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e0cb      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436e:	4b49      	ldr	r3, [pc, #292]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0ee      	beq.n	8004358 <HAL_RCC_OscConfig+0x334>
 800437a:	e014      	b.n	80043a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800437c:	f7fe fa76 	bl	800286c <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004382:	e00a      	b.n	800439a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004384:	f7fe fa72 	bl	800286c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e0b5      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439a:	4b3e      	ldr	r3, [pc, #248]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 800439c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1ee      	bne.n	8004384 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d105      	bne.n	80043b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ac:	4b39      	ldr	r3, [pc, #228]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80043ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b0:	4a38      	ldr	r2, [pc, #224]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80043b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 80a1 	beq.w	8004504 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c2:	4b34      	ldr	r3, [pc, #208]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d05c      	beq.n	8004488 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d141      	bne.n	800445a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d6:	4b31      	ldr	r3, [pc, #196]	@ (800449c <HAL_RCC_OscConfig+0x478>)
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe fa46 	bl	800286c <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe fa42 	bl	800286c <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e087      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f6:	4b27      	ldr	r3, [pc, #156]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69da      	ldr	r2, [r3, #28]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004410:	019b      	lsls	r3, r3, #6
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004418:	085b      	lsrs	r3, r3, #1
 800441a:	3b01      	subs	r3, #1
 800441c:	041b      	lsls	r3, r3, #16
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004424:	061b      	lsls	r3, r3, #24
 8004426:	491b      	ldr	r1, [pc, #108]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_OscConfig+0x478>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fe fa1b 	bl	800286c <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443a:	f7fe fa17 	bl	800286c <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e05c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	4b11      	ldr	r3, [pc, #68]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x416>
 8004458:	e054      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <HAL_RCC_OscConfig+0x478>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe fa04 	bl	800286c <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fa00 	bl	800286c <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e045      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <HAL_RCC_OscConfig+0x470>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x444>
 8004486:	e03d      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d107      	bne.n	80044a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e038      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004494:	40023800 	.word	0x40023800
 8004498:	40007000 	.word	0x40007000
 800449c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004510 <HAL_RCC_OscConfig+0x4ec>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d028      	beq.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d121      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d11a      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d8:	4293      	cmp	r3, r2
 80044da:	d111      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e6:	085b      	lsrs	r3, r3, #1
 80044e8:	3b01      	subs	r3, #1
 80044ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d107      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d001      	beq.n	8004504 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40023800 	.word	0x40023800

08004514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e0cc      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004528:	4b68      	ldr	r3, [pc, #416]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d90c      	bls.n	8004550 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004536:	4b65      	ldr	r3, [pc, #404]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b63      	ldr	r3, [pc, #396]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e0b8      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d020      	beq.n	800459e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004568:	4b59      	ldr	r3, [pc, #356]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	4a58      	ldr	r2, [pc, #352]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004572:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004580:	4b53      	ldr	r3, [pc, #332]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	4a52      	ldr	r2, [pc, #328]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004586:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800458a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800458c:	4b50      	ldr	r3, [pc, #320]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	494d      	ldr	r1, [pc, #308]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d044      	beq.n	8004634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d107      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b2:	4b47      	ldr	r3, [pc, #284]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d119      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e07f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d003      	beq.n	80045d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d107      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d2:	4b3f      	ldr	r3, [pc, #252]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d109      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e06f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e2:	4b3b      	ldr	r3, [pc, #236]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e067      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f2:	4b37      	ldr	r3, [pc, #220]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f023 0203 	bic.w	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	4934      	ldr	r1, [pc, #208]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	4313      	orrs	r3, r2
 8004602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004604:	f7fe f932 	bl	800286c <HAL_GetTick>
 8004608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460a:	e00a      	b.n	8004622 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800460c:	f7fe f92e 	bl	800286c <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461a:	4293      	cmp	r3, r2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e04f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004622:	4b2b      	ldr	r3, [pc, #172]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 020c 	and.w	r2, r3, #12
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	429a      	cmp	r2, r3
 8004632:	d1eb      	bne.n	800460c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004634:	4b25      	ldr	r3, [pc, #148]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d20c      	bcs.n	800465c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004642:	4b22      	ldr	r3, [pc, #136]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464a:	4b20      	ldr	r3, [pc, #128]	@ (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e032      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004668:	4b19      	ldr	r3, [pc, #100]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4916      	ldr	r1, [pc, #88]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0308 	and.w	r3, r3, #8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004686:	4b12      	ldr	r3, [pc, #72]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	490e      	ldr	r1, [pc, #56]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800469a:	f000 f821 	bl	80046e0 <HAL_RCC_GetSysClockFreq>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	490a      	ldr	r1, [pc, #40]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	5ccb      	ldrb	r3, [r1, r3]
 80046ae:	fa22 f303 	lsr.w	r3, r2, r3
 80046b2:	4a09      	ldr	r2, [pc, #36]	@ (80046d8 <HAL_RCC_ClockConfig+0x1c4>)
 80046b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046b6:	4b09      	ldr	r3, [pc, #36]	@ (80046dc <HAL_RCC_ClockConfig+0x1c8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fd ff8c 	bl	80025d8 <HAL_InitTick>

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40023c00 	.word	0x40023c00
 80046d0:	40023800 	.word	0x40023800
 80046d4:	08008160 	.word	0x08008160
 80046d8:	200000cc 	.word	0x200000cc
 80046dc:	200000d0 	.word	0x200000d0

080046e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e4:	b090      	sub	sp, #64	@ 0x40
 80046e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f8:	4b59      	ldr	r3, [pc, #356]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 030c 	and.w	r3, r3, #12
 8004700:	2b08      	cmp	r3, #8
 8004702:	d00d      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0x40>
 8004704:	2b08      	cmp	r3, #8
 8004706:	f200 80a1 	bhi.w	800484c <HAL_RCC_GetSysClockFreq+0x16c>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x34>
 800470e:	2b04      	cmp	r3, #4
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0x3a>
 8004712:	e09b      	b.n	800484c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004714:	4b53      	ldr	r3, [pc, #332]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x184>)
 8004716:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004718:	e09b      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800471a:	4b53      	ldr	r3, [pc, #332]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800471c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800471e:	e098      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004720:	4b4f      	ldr	r3, [pc, #316]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004728:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800472a:	4b4d      	ldr	r3, [pc, #308]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d028      	beq.n	8004788 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004736:	4b4a      	ldr	r3, [pc, #296]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	099b      	lsrs	r3, r3, #6
 800473c:	2200      	movs	r2, #0
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	627a      	str	r2, [r7, #36]	@ 0x24
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004748:	2100      	movs	r1, #0
 800474a:	4b47      	ldr	r3, [pc, #284]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800474c:	fb03 f201 	mul.w	r2, r3, r1
 8004750:	2300      	movs	r3, #0
 8004752:	fb00 f303 	mul.w	r3, r0, r3
 8004756:	4413      	add	r3, r2
 8004758:	4a43      	ldr	r2, [pc, #268]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800475a:	fba0 1202 	umull	r1, r2, r0, r2
 800475e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004760:	460a      	mov	r2, r1
 8004762:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004766:	4413      	add	r3, r2
 8004768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800476a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476c:	2200      	movs	r2, #0
 800476e:	61bb      	str	r3, [r7, #24]
 8004770:	61fa      	str	r2, [r7, #28]
 8004772:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004776:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800477a:	f7fb fd91 	bl	80002a0 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4613      	mov	r3, r2
 8004784:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004786:	e053      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004788:	4b35      	ldr	r3, [pc, #212]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	099b      	lsrs	r3, r3, #6
 800478e:	2200      	movs	r2, #0
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	617a      	str	r2, [r7, #20]
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800479a:	f04f 0b00 	mov.w	fp, #0
 800479e:	4652      	mov	r2, sl
 80047a0:	465b      	mov	r3, fp
 80047a2:	f04f 0000 	mov.w	r0, #0
 80047a6:	f04f 0100 	mov.w	r1, #0
 80047aa:	0159      	lsls	r1, r3, #5
 80047ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047b0:	0150      	lsls	r0, r2, #5
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	ebb2 080a 	subs.w	r8, r2, sl
 80047ba:	eb63 090b 	sbc.w	r9, r3, fp
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047d2:	ebb2 0408 	subs.w	r4, r2, r8
 80047d6:	eb63 0509 	sbc.w	r5, r3, r9
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	00eb      	lsls	r3, r5, #3
 80047e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e8:	00e2      	lsls	r2, r4, #3
 80047ea:	4614      	mov	r4, r2
 80047ec:	461d      	mov	r5, r3
 80047ee:	eb14 030a 	adds.w	r3, r4, sl
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	eb45 030b 	adc.w	r3, r5, fp
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004806:	4629      	mov	r1, r5
 8004808:	028b      	lsls	r3, r1, #10
 800480a:	4621      	mov	r1, r4
 800480c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004810:	4621      	mov	r1, r4
 8004812:	028a      	lsls	r2, r1, #10
 8004814:	4610      	mov	r0, r2
 8004816:	4619      	mov	r1, r3
 8004818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800481a:	2200      	movs	r2, #0
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	60fa      	str	r2, [r7, #12]
 8004820:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004824:	f7fb fd3c 	bl	80002a0 <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4613      	mov	r3, r2
 800482e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004830:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	0c1b      	lsrs	r3, r3, #16
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	3301      	adds	r3, #1
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004840:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800484a:	e002      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800484c:	4b05      	ldr	r3, [pc, #20]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x184>)
 800484e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004854:	4618      	mov	r0, r3
 8004856:	3740      	adds	r7, #64	@ 0x40
 8004858:	46bd      	mov	sp, r7
 800485a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800485e:	bf00      	nop
 8004860:	40023800 	.word	0x40023800
 8004864:	00f42400 	.word	0x00f42400
 8004868:	017d7840 	.word	0x017d7840

0800486c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004870:	4b03      	ldr	r3, [pc, #12]	@ (8004880 <HAL_RCC_GetHCLKFreq+0x14>)
 8004872:	681b      	ldr	r3, [r3, #0]
}
 8004874:	4618      	mov	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	200000cc 	.word	0x200000cc

08004884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004888:	f7ff fff0 	bl	800486c <HAL_RCC_GetHCLKFreq>
 800488c:	4602      	mov	r2, r0
 800488e:	4b05      	ldr	r3, [pc, #20]	@ (80048a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0a9b      	lsrs	r3, r3, #10
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	4903      	ldr	r1, [pc, #12]	@ (80048a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800489a:	5ccb      	ldrb	r3, [r1, r3]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40023800 	.word	0x40023800
 80048a8:	08008170 	.word	0x08008170

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048b0:	f7ff ffdc 	bl	800486c <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0b5b      	lsrs	r3, r3, #13
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4903      	ldr	r1, [pc, #12]	@ (80048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40023800 	.word	0x40023800
 80048d0:	08008170 	.word	0x08008170

080048d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	220f      	movs	r2, #15
 80048e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048e4:	4b12      	ldr	r3, [pc, #72]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0203 	and.w	r2, r3, #3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80048f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80048fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004908:	4b09      	ldr	r3, [pc, #36]	@ (8004930 <HAL_RCC_GetClockConfig+0x5c>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	08db      	lsrs	r3, r3, #3
 800490e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004916:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <HAL_RCC_GetClockConfig+0x60>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0207 	and.w	r2, r3, #7
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	601a      	str	r2, [r3, #0]
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800
 8004934:	40023c00 	.word	0x40023c00

08004938 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e041      	b.n	80049ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f839 	bl	80049d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	3304      	adds	r3, #4
 8004974:	4619      	mov	r1, r3
 8004976:	4610      	mov	r0, r2
 8004978:	f000 f9c0 	bl	8004cfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80049de:	bf00      	nop
 80049e0:	370c      	adds	r7, #12
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
	...

080049ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d001      	beq.n	8004a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e04e      	b.n	8004aa2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0201 	orr.w	r2, r2, #1
 8004a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a23      	ldr	r2, [pc, #140]	@ (8004ab0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d022      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a2e:	d01d      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d018      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ab8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d013      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a1c      	ldr	r2, [pc, #112]	@ (8004abc <HAL_TIM_Base_Start_IT+0xd0>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d00e      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a1b      	ldr	r2, [pc, #108]	@ (8004ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d009      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a19      	ldr	r2, [pc, #100]	@ (8004ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d004      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0x80>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d111      	bne.n	8004a90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b06      	cmp	r3, #6
 8004a7c:	d010      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 0201 	orr.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8e:	e007      	b.n	8004aa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	40010000 	.word	0x40010000
 8004ab4:	40000400 	.word	0x40000400
 8004ab8:	40000800 	.word	0x40000800
 8004abc:	40000c00 	.word	0x40000c00
 8004ac0:	40010400 	.word	0x40010400
 8004ac4:	40014000 	.word	0x40014000
 8004ac8:	40001800 	.word	0x40001800

08004acc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d020      	beq.n	8004b30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d01b      	beq.n	8004b30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0202 	mvn.w	r2, #2
 8004b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f8d2 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f8c4 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f8d5 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f003 0304 	and.w	r3, r3, #4
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d020      	beq.n	8004b7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01b      	beq.n	8004b7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f06f 0204 	mvn.w	r2, #4
 8004b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2202      	movs	r2, #2
 8004b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f8ac 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004b68:	e005      	b.n	8004b76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f89e 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f8af 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d020      	beq.n	8004bc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f003 0308 	and.w	r3, r3, #8
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01b      	beq.n	8004bc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0208 	mvn.w	r2, #8
 8004b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2204      	movs	r2, #4
 8004b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	f003 0303 	and.w	r3, r3, #3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f886 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004bb4:	e005      	b.n	8004bc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f878 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f889 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	f003 0310 	and.w	r3, r3, #16
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d020      	beq.n	8004c14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f003 0310 	and.w	r3, r3, #16
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d01b      	beq.n	8004c14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f06f 0210 	mvn.w	r2, #16
 8004be4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2208      	movs	r2, #8
 8004bea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f860 	bl	8004cc0 <HAL_TIM_IC_CaptureCallback>
 8004c00:	e005      	b.n	8004c0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f852 	bl	8004cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 f863 	bl	8004cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00c      	beq.n	8004c38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f06f 0201 	mvn.w	r2, #1
 8004c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fd fc48 	bl	80024c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00c      	beq.n	8004c5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d007      	beq.n	8004c5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f900 	bl	8004e5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00c      	beq.n	8004c80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d007      	beq.n	8004c80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f834 	bl	8004ce8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00c      	beq.n	8004ca4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f003 0320 	and.w	r3, r3, #32
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d007      	beq.n	8004ca4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0220 	mvn.w	r2, #32
 8004c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f8d2 	bl	8004e48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ca4:	bf00      	nop
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a43      	ldr	r2, [pc, #268]	@ (8004e1c <TIM_Base_SetConfig+0x120>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d013      	beq.n	8004d3c <TIM_Base_SetConfig+0x40>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d1a:	d00f      	beq.n	8004d3c <TIM_Base_SetConfig+0x40>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a40      	ldr	r2, [pc, #256]	@ (8004e20 <TIM_Base_SetConfig+0x124>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00b      	beq.n	8004d3c <TIM_Base_SetConfig+0x40>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a3f      	ldr	r2, [pc, #252]	@ (8004e24 <TIM_Base_SetConfig+0x128>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d007      	beq.n	8004d3c <TIM_Base_SetConfig+0x40>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a3e      	ldr	r2, [pc, #248]	@ (8004e28 <TIM_Base_SetConfig+0x12c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d003      	beq.n	8004d3c <TIM_Base_SetConfig+0x40>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a3d      	ldr	r2, [pc, #244]	@ (8004e2c <TIM_Base_SetConfig+0x130>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d108      	bne.n	8004d4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a32      	ldr	r2, [pc, #200]	@ (8004e1c <TIM_Base_SetConfig+0x120>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d02b      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5c:	d027      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a2f      	ldr	r2, [pc, #188]	@ (8004e20 <TIM_Base_SetConfig+0x124>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d023      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a2e      	ldr	r2, [pc, #184]	@ (8004e24 <TIM_Base_SetConfig+0x128>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d01f      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a2d      	ldr	r2, [pc, #180]	@ (8004e28 <TIM_Base_SetConfig+0x12c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d01b      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a2c      	ldr	r2, [pc, #176]	@ (8004e2c <TIM_Base_SetConfig+0x130>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d017      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a2b      	ldr	r2, [pc, #172]	@ (8004e30 <TIM_Base_SetConfig+0x134>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a2a      	ldr	r2, [pc, #168]	@ (8004e34 <TIM_Base_SetConfig+0x138>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d00f      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a29      	ldr	r2, [pc, #164]	@ (8004e38 <TIM_Base_SetConfig+0x13c>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00b      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a28      	ldr	r2, [pc, #160]	@ (8004e3c <TIM_Base_SetConfig+0x140>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d007      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a27      	ldr	r2, [pc, #156]	@ (8004e40 <TIM_Base_SetConfig+0x144>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d003      	beq.n	8004dae <TIM_Base_SetConfig+0xb2>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a26      	ldr	r2, [pc, #152]	@ (8004e44 <TIM_Base_SetConfig+0x148>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d108      	bne.n	8004dc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a0e      	ldr	r2, [pc, #56]	@ (8004e1c <TIM_Base_SetConfig+0x120>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d003      	beq.n	8004dee <TIM_Base_SetConfig+0xf2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a10      	ldr	r2, [pc, #64]	@ (8004e2c <TIM_Base_SetConfig+0x130>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d103      	bne.n	8004df6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	691a      	ldr	r2, [r3, #16]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f043 0204 	orr.w	r2, r3, #4
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	601a      	str	r2, [r3, #0]
}
 8004e0e:	bf00      	nop
 8004e10:	3714      	adds	r7, #20
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40010000 	.word	0x40010000
 8004e20:	40000400 	.word	0x40000400
 8004e24:	40000800 	.word	0x40000800
 8004e28:	40000c00 	.word	0x40000c00
 8004e2c:	40010400 	.word	0x40010400
 8004e30:	40014000 	.word	0x40014000
 8004e34:	40014400 	.word	0x40014400
 8004e38:	40014800 	.word	0x40014800
 8004e3c:	40001800 	.word	0x40001800
 8004e40:	40001c00 	.word	0x40001c00
 8004e44:	40002000 	.word	0x40002000

08004e48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <LL_GPIO_SetPinMode>:
{
 8004e70:	b480      	push	{r7}
 8004e72:	b08b      	sub	sp, #44	@ 0x2c
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	fa93 f3a3 	rbit	r3, r3
 8004e8a:	613b      	str	r3, [r7, #16]
  return result;
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8004e96:	2320      	movs	r3, #32
 8004e98:	e003      	b.n	8004ea2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	fab3 f383 	clz	r3, r3
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	2103      	movs	r1, #3
 8004ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	401a      	ands	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	fa93 f3a3 	rbit	r3, r3
 8004eb8:	61fb      	str	r3, [r7, #28]
  return result;
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004ec4:	2320      	movs	r3, #32
 8004ec6:	e003      	b.n	8004ed0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	fab3 f383 	clz	r3, r3
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	6879      	ldr	r1, [r7, #4]
 8004ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	601a      	str	r2, [r3, #0]
}
 8004ede:	bf00      	nop
 8004ee0:	372c      	adds	r7, #44	@ 0x2c
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <LL_GPIO_SetPinOutputType>:
{
 8004eea:	b480      	push	{r7}
 8004eec:	b085      	sub	sp, #20
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	60f8      	str	r0, [r7, #12]
 8004ef2:	60b9      	str	r1, [r7, #8]
 8004ef4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	43db      	mvns	r3, r3
 8004efe:	401a      	ands	r2, r3
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	6879      	ldr	r1, [r7, #4]
 8004f04:	fb01 f303 	mul.w	r3, r1, r3
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	605a      	str	r2, [r3, #4]
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <LL_GPIO_SetPinSpeed>:
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b08b      	sub	sp, #44	@ 0x2c
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	fa93 f3a3 	rbit	r3, r3
 8004f34:	613b      	str	r3, [r7, #16]
  return result;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8004f40:	2320      	movs	r3, #32
 8004f42:	e003      	b.n	8004f4c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	fab3 f383 	clz	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	2103      	movs	r1, #3
 8004f50:	fa01 f303 	lsl.w	r3, r1, r3
 8004f54:	43db      	mvns	r3, r3
 8004f56:	401a      	ands	r2, r3
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	fa93 f3a3 	rbit	r3, r3
 8004f62:	61fb      	str	r3, [r7, #28]
  return result;
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004f6e:	2320      	movs	r3, #32
 8004f70:	e003      	b.n	8004f7a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	fab3 f383 	clz	r3, r3
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	6879      	ldr	r1, [r7, #4]
 8004f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f82:	431a      	orrs	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	609a      	str	r2, [r3, #8]
}
 8004f88:	bf00      	nop
 8004f8a:	372c      	adds	r7, #44	@ 0x2c
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <LL_GPIO_SetPinPull>:
{
 8004f94:	b480      	push	{r7}
 8004f96:	b08b      	sub	sp, #44	@ 0x2c
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	fa93 f3a3 	rbit	r3, r3
 8004fae:	613b      	str	r3, [r7, #16]
  return result;
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8004fba:	2320      	movs	r3, #32
 8004fbc:	e003      	b.n	8004fc6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	fab3 f383 	clz	r3, r3
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	2103      	movs	r1, #3
 8004fca:	fa01 f303 	lsl.w	r3, r1, r3
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	401a      	ands	r2, r3
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	fa93 f3a3 	rbit	r3, r3
 8004fdc:	61fb      	str	r3, [r7, #28]
  return result;
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004fe8:	2320      	movs	r3, #32
 8004fea:	e003      	b.n	8004ff4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	6879      	ldr	r1, [r7, #4]
 8004ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	60da      	str	r2, [r3, #12]
}
 8005002:	bf00      	nop
 8005004:	372c      	adds	r7, #44	@ 0x2c
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <LL_GPIO_SetAFPin_0_7>:
{
 800500e:	b480      	push	{r7}
 8005010:	b08b      	sub	sp, #44	@ 0x2c
 8005012:	af00      	add	r7, sp, #0
 8005014:	60f8      	str	r0, [r7, #12]
 8005016:	60b9      	str	r1, [r7, #8]
 8005018:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a1a      	ldr	r2, [r3, #32]
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	fa93 f3a3 	rbit	r3, r3
 8005028:	613b      	str	r3, [r7, #16]
  return result;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005034:	2320      	movs	r3, #32
 8005036:	e003      	b.n	8005040 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	fab3 f383 	clz	r3, r3
 800503e:	b2db      	uxtb	r3, r3
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	210f      	movs	r1, #15
 8005044:	fa01 f303 	lsl.w	r3, r1, r3
 8005048:	43db      	mvns	r3, r3
 800504a:	401a      	ands	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	fa93 f3a3 	rbit	r3, r3
 8005056:	61fb      	str	r3, [r7, #28]
  return result;
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8005062:	2320      	movs	r3, #32
 8005064:	e003      	b.n	800506e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	fab3 f383 	clz	r3, r3
 800506c:	b2db      	uxtb	r3, r3
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	fa01 f303 	lsl.w	r3, r1, r3
 8005076:	431a      	orrs	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	621a      	str	r2, [r3, #32]
}
 800507c:	bf00      	nop
 800507e:	372c      	adds	r7, #44	@ 0x2c
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <LL_GPIO_SetAFPin_8_15>:
{
 8005088:	b480      	push	{r7}
 800508a:	b08b      	sub	sp, #44	@ 0x2c
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	0a1b      	lsrs	r3, r3, #8
 800509c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	fa93 f3a3 	rbit	r3, r3
 80050a4:	613b      	str	r3, [r7, #16]
  return result;
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80050b0:	2320      	movs	r3, #32
 80050b2:	e003      	b.n	80050bc <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	fab3 f383 	clz	r3, r3
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	210f      	movs	r1, #15
 80050c0:	fa01 f303 	lsl.w	r3, r1, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	401a      	ands	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	0a1b      	lsrs	r3, r3, #8
 80050cc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ce:	6a3b      	ldr	r3, [r7, #32]
 80050d0:	fa93 f3a3 	rbit	r3, r3
 80050d4:	61fb      	str	r3, [r7, #28]
  return result;
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80050da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80050e0:	2320      	movs	r3, #32
 80050e2:	e003      	b.n	80050ec <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80050e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e6:	fab3 f383 	clz	r3, r3
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	fa01 f303 	lsl.w	r3, r1, r3
 80050f4:	431a      	orrs	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80050fa:	bf00      	nop
 80050fc:	372c      	adds	r7, #44	@ 0x2c
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b08a      	sub	sp, #40	@ 0x28
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005110:	2300      	movs	r3, #0
 8005112:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8005114:	2300      	movs	r3, #0
 8005116:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	fa93 f3a3 	rbit	r3, r3
 8005124:	617b      	str	r3, [r7, #20]
  return result;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <LL_GPIO_Init+0x2e>
    return 32U;
 8005130:	2320      	movs	r3, #32
 8005132:	e003      	b.n	800513c <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	fab3 f383 	clz	r3, r3
 800513a:	b2db      	uxtb	r3, r3
 800513c:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800513e:	e057      	b.n	80051f0 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	2101      	movs	r1, #1
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	fa01 f303 	lsl.w	r3, r1, r3
 800514c:	4013      	ands	r3, r2
 800514e:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d049      	beq.n	80051ea <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d003      	beq.n	8005166 <LL_GPIO_Init+0x60>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d10d      	bne.n	8005182 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	461a      	mov	r2, r3
 800516c:	6a39      	ldr	r1, [r7, #32]
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7ff fed3 	bl	8004f1a <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	461a      	mov	r2, r3
 800517a:	6a39      	ldr	r1, [r7, #32]
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f7ff feb4 	bl	8004eea <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	461a      	mov	r2, r3
 8005188:	6a39      	ldr	r1, [r7, #32]
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff ff02 	bl	8004f94 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d121      	bne.n	80051dc <LL_GPIO_Init+0xd6>
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	fa93 f3a3 	rbit	r3, r3
 80051a2:	60bb      	str	r3, [r7, #8]
  return result;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <LL_GPIO_Init+0xac>
    return 32U;
 80051ae:	2320      	movs	r3, #32
 80051b0:	e003      	b.n	80051ba <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	fab3 f383 	clz	r3, r3
 80051b8:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80051ba:	2b07      	cmp	r3, #7
 80051bc:	d807      	bhi.n	80051ce <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	461a      	mov	r2, r3
 80051c4:	6a39      	ldr	r1, [r7, #32]
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7ff ff21 	bl	800500e <LL_GPIO_SetAFPin_0_7>
 80051cc:	e006      	b.n	80051dc <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	461a      	mov	r2, r3
 80051d4:	6a39      	ldr	r1, [r7, #32]
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f7ff ff56 	bl	8005088 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	461a      	mov	r2, r3
 80051e2:	6a39      	ldr	r1, [r7, #32]
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff fe43 	bl	8004e70 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	3301      	adds	r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f6:	fa22 f303 	lsr.w	r3, r2, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1a0      	bne.n	8005140 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3728      	adds	r7, #40	@ 0x28
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800520c:	4b04      	ldr	r3, [pc, #16]	@ (8005220 <LL_RCC_GetSysClkSource+0x18>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 030c 	and.w	r3, r3, #12
}
 8005214:	4618      	mov	r0, r3
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40023800 	.word	0x40023800

08005224 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005228:	4b04      	ldr	r3, [pc, #16]	@ (800523c <LL_RCC_GetAHBPrescaler+0x18>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005230:	4618      	mov	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40023800 	.word	0x40023800

08005240 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005244:	4b04      	ldr	r3, [pc, #16]	@ (8005258 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 800524c:	4618      	mov	r0, r3
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40023800 	.word	0x40023800

0800525c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005260:	4b04      	ldr	r3, [pc, #16]	@ (8005274 <LL_RCC_GetAPB2Prescaler+0x18>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40023800 	.word	0x40023800

08005278 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800527c:	4b04      	ldr	r3, [pc, #16]	@ (8005290 <LL_RCC_PLL_GetMainSource+0x18>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8005284:	4618      	mov	r0, r3
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40023800 	.word	0x40023800

08005294 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005294:	b480      	push	{r7}
 8005296:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005298:	4b04      	ldr	r3, [pc, #16]	@ (80052ac <LL_RCC_PLL_GetN+0x18>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	099b      	lsrs	r3, r3, #6
 800529e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	40023800 	.word	0x40023800

080052b0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80052b4:	4b04      	ldr	r3, [pc, #16]	@ (80052c8 <LL_RCC_PLL_GetP+0x18>)
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80052bc:	4618      	mov	r0, r3
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40023800 	.word	0x40023800

080052cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80052d0:	4b04      	ldr	r3, [pc, #16]	@ (80052e4 <LL_RCC_PLL_GetDivider+0x18>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80052d8:	4618      	mov	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40023800 	.word	0x40023800

080052e8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80052f0:	f000 f820 	bl	8005334 <RCC_GetSystemClockFreq>
 80052f4:	4602      	mov	r2, r0
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 f840 	bl	8005384 <RCC_GetHCLKClockFreq>
 8005304:	4602      	mov	r2, r0
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 f84e 	bl	80053b0 <RCC_GetPCLK1ClockFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	4618      	mov	r0, r3
 8005320:	f000 f85a 	bl	80053d8 <RCC_GetPCLK2ClockFreq>
 8005324:	4602      	mov	r2, r0
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	60da      	str	r2, [r3, #12]
}
 800532a:	bf00      	nop
 800532c:	3708      	adds	r7, #8
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
	...

08005334 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800533e:	f7ff ff63 	bl	8005208 <LL_RCC_GetSysClkSource>
 8005342:	4603      	mov	r3, r0
 8005344:	2b08      	cmp	r3, #8
 8005346:	d00c      	beq.n	8005362 <RCC_GetSystemClockFreq+0x2e>
 8005348:	2b08      	cmp	r3, #8
 800534a:	d80f      	bhi.n	800536c <RCC_GetSystemClockFreq+0x38>
 800534c:	2b00      	cmp	r3, #0
 800534e:	d002      	beq.n	8005356 <RCC_GetSystemClockFreq+0x22>
 8005350:	2b04      	cmp	r3, #4
 8005352:	d003      	beq.n	800535c <RCC_GetSystemClockFreq+0x28>
 8005354:	e00a      	b.n	800536c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005356:	4b09      	ldr	r3, [pc, #36]	@ (800537c <RCC_GetSystemClockFreq+0x48>)
 8005358:	607b      	str	r3, [r7, #4]
      break;
 800535a:	e00a      	b.n	8005372 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800535c:	4b08      	ldr	r3, [pc, #32]	@ (8005380 <RCC_GetSystemClockFreq+0x4c>)
 800535e:	607b      	str	r3, [r7, #4]
      break;
 8005360:	e007      	b.n	8005372 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8005362:	2008      	movs	r0, #8
 8005364:	f000 f84c 	bl	8005400 <RCC_PLL_GetFreqDomain_SYS>
 8005368:	6078      	str	r0, [r7, #4]
      break;
 800536a:	e002      	b.n	8005372 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800536c:	4b03      	ldr	r3, [pc, #12]	@ (800537c <RCC_GetSystemClockFreq+0x48>)
 800536e:	607b      	str	r3, [r7, #4]
      break;
 8005370:	bf00      	nop
  }

  return frequency;
 8005372:	687b      	ldr	r3, [r7, #4]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}
 800537c:	00f42400 	.word	0x00f42400
 8005380:	017d7840 	.word	0x017d7840

08005384 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800538c:	f7ff ff4a 	bl	8005224 <LL_RCC_GetAHBPrescaler>
 8005390:	4603      	mov	r3, r0
 8005392:	091b      	lsrs	r3, r3, #4
 8005394:	f003 030f 	and.w	r3, r3, #15
 8005398:	4a04      	ldr	r2, [pc, #16]	@ (80053ac <RCC_GetHCLKClockFreq+0x28>)
 800539a:	5cd3      	ldrb	r3, [r2, r3]
 800539c:	461a      	mov	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	40d3      	lsrs	r3, r2
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3708      	adds	r7, #8
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	08008160 	.word	0x08008160

080053b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80053b8:	f7ff ff42 	bl	8005240 <LL_RCC_GetAPB1Prescaler>
 80053bc:	4603      	mov	r3, r0
 80053be:	0a9b      	lsrs	r3, r3, #10
 80053c0:	4a04      	ldr	r2, [pc, #16]	@ (80053d4 <RCC_GetPCLK1ClockFreq+0x24>)
 80053c2:	5cd3      	ldrb	r3, [r2, r3]
 80053c4:	461a      	mov	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	40d3      	lsrs	r3, r2
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3708      	adds	r7, #8
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	08008170 	.word	0x08008170

080053d8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80053e0:	f7ff ff3c 	bl	800525c <LL_RCC_GetAPB2Prescaler>
 80053e4:	4603      	mov	r3, r0
 80053e6:	0b5b      	lsrs	r3, r3, #13
 80053e8:	4a04      	ldr	r2, [pc, #16]	@ (80053fc <RCC_GetPCLK2ClockFreq+0x24>)
 80053ea:	5cd3      	ldrb	r3, [r2, r3]
 80053ec:	461a      	mov	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	40d3      	lsrs	r3, r2
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	08008170 	.word	0x08008170

08005400 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8005400:	b590      	push	{r4, r7, lr}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8005408:	2300      	movs	r3, #0
 800540a:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8005410:	2300      	movs	r3, #0
 8005412:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005414:	f7ff ff30 	bl	8005278 <LL_RCC_PLL_GetMainSource>
 8005418:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d004      	beq.n	800542a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005426:	d003      	beq.n	8005430 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8005428:	e005      	b.n	8005436 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800542a:	4b12      	ldr	r3, [pc, #72]	@ (8005474 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800542c:	617b      	str	r3, [r7, #20]
      break;
 800542e:	e005      	b.n	800543c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005430:	4b11      	ldr	r3, [pc, #68]	@ (8005478 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8005432:	617b      	str	r3, [r7, #20]
      break;
 8005434:	e002      	b.n	800543c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8005436:	4b0f      	ldr	r3, [pc, #60]	@ (8005474 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005438:	617b      	str	r3, [r7, #20]
      break;
 800543a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b08      	cmp	r3, #8
 8005440:	d113      	bne.n	800546a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005442:	f7ff ff43 	bl	80052cc <LL_RCC_PLL_GetDivider>
 8005446:	4602      	mov	r2, r0
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	fbb3 f4f2 	udiv	r4, r3, r2
 800544e:	f7ff ff21 	bl	8005294 <LL_RCC_PLL_GetN>
 8005452:	4603      	mov	r3, r0
 8005454:	fb03 f404 	mul.w	r4, r3, r4
 8005458:	f7ff ff2a 	bl	80052b0 <LL_RCC_PLL_GetP>
 800545c:	4603      	mov	r3, r0
 800545e:	0c1b      	lsrs	r3, r3, #16
 8005460:	3301      	adds	r3, #1
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	fbb4 f3f3 	udiv	r3, r4, r3
 8005468:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800546a:	693b      	ldr	r3, [r7, #16]
}
 800546c:	4618      	mov	r0, r3
 800546e:	371c      	adds	r7, #28
 8005470:	46bd      	mov	sp, r7
 8005472:	bd90      	pop	{r4, r7, pc}
 8005474:	00f42400 	.word	0x00f42400
 8005478:	017d7840 	.word	0x017d7840

0800547c <LL_SPI_IsEnabled>:
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548c:	2b40      	cmp	r3, #64	@ 0x40
 800548e:	d101      	bne.n	8005494 <LL_SPI_IsEnabled+0x18>
 8005490:	2301      	movs	r3, #1
 8005492:	e000      	b.n	8005496 <LL_SPI_IsEnabled+0x1a>
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <LL_SPI_SetCRCPolynomial>:
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
 80054aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	461a      	mov	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	611a      	str	r2, [r3, #16]
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b084      	sub	sp, #16
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f7ff ffd3 	bl	800547c <LL_SPI_IsEnabled>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d139      	bne.n	8005550 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054e4:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	6811      	ldr	r1, [r2, #0]
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	6852      	ldr	r2, [r2, #4]
 80054f0:	4311      	orrs	r1, r2
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	6892      	ldr	r2, [r2, #8]
 80054f6:	4311      	orrs	r1, r2
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	68d2      	ldr	r2, [r2, #12]
 80054fc:	4311      	orrs	r1, r2
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	6912      	ldr	r2, [r2, #16]
 8005502:	4311      	orrs	r1, r2
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	6952      	ldr	r2, [r2, #20]
 8005508:	4311      	orrs	r1, r2
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	6992      	ldr	r2, [r2, #24]
 800550e:	4311      	orrs	r1, r2
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	69d2      	ldr	r2, [r2, #28]
 8005514:	4311      	orrs	r1, r2
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	6a12      	ldr	r2, [r2, #32]
 800551a:	430a      	orrs	r2, r1
 800551c:	431a      	orrs	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f023 0204 	bic.w	r2, r3, #4
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	0c1b      	lsrs	r3, r3, #16
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800553e:	d105      	bne.n	800554c <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005544:	4619      	mov	r1, r3
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f7ff ffab 	bl	80054a2 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800554c:	2300      	movs	r3, #0
 800554e:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	61da      	str	r2, [r3, #28]
  return status;
 800555c:	7bfb      	ldrb	r3, [r7, #15]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <LL_USART_IsEnabled>:
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800557a:	bf0c      	ite	eq
 800557c:	2301      	moveq	r3, #1
 800557e:	2300      	movne	r3, #0
 8005580:	b2db      	uxtb	r3, r3
}
 8005582:	4618      	mov	r0, r3
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <LL_USART_SetStopBitsLength>:
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	611a      	str	r2, [r3, #16]
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <LL_USART_SetHWFlowCtrl>:
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	615a      	str	r2, [r3, #20]
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
	...

080055dc <LL_USART_SetBaudRate>:
{
 80055dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055e0:	b0c0      	sub	sp, #256	@ 0x100
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80055e8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80055ec:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80055f0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80055f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055fc:	f040 810c 	bne.w	8005818 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005600:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005604:	2200      	movs	r2, #0
 8005606:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800560a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800560e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005612:	4622      	mov	r2, r4
 8005614:	462b      	mov	r3, r5
 8005616:	1891      	adds	r1, r2, r2
 8005618:	6639      	str	r1, [r7, #96]	@ 0x60
 800561a:	415b      	adcs	r3, r3
 800561c:	667b      	str	r3, [r7, #100]	@ 0x64
 800561e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005622:	4621      	mov	r1, r4
 8005624:	eb12 0801 	adds.w	r8, r2, r1
 8005628:	4629      	mov	r1, r5
 800562a:	eb43 0901 	adc.w	r9, r3, r1
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	f04f 0300 	mov.w	r3, #0
 8005636:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800563a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800563e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005642:	4690      	mov	r8, r2
 8005644:	4699      	mov	r9, r3
 8005646:	4623      	mov	r3, r4
 8005648:	eb18 0303 	adds.w	r3, r8, r3
 800564c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005650:	462b      	mov	r3, r5
 8005652:	eb49 0303 	adc.w	r3, r9, r3
 8005656:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800565a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800565e:	2200      	movs	r2, #0
 8005660:	469a      	mov	sl, r3
 8005662:	4693      	mov	fp, r2
 8005664:	eb1a 030a 	adds.w	r3, sl, sl
 8005668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800566a:	eb4b 030b 	adc.w	r3, fp, fp
 800566e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005670:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005674:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005678:	f7fa fe12 	bl	80002a0 <__aeabi_uldivmod>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	4b64      	ldr	r3, [pc, #400]	@ (8005814 <LL_USART_SetBaudRate+0x238>)
 8005682:	fba3 2302 	umull	r2, r3, r3, r2
 8005686:	095b      	lsrs	r3, r3, #5
 8005688:	b29b      	uxth	r3, r3
 800568a:	011b      	lsls	r3, r3, #4
 800568c:	b29c      	uxth	r4, r3
 800568e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005692:	2200      	movs	r2, #0
 8005694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005698:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800569c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80056a0:	4642      	mov	r2, r8
 80056a2:	464b      	mov	r3, r9
 80056a4:	1891      	adds	r1, r2, r2
 80056a6:	6539      	str	r1, [r7, #80]	@ 0x50
 80056a8:	415b      	adcs	r3, r3
 80056aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80056ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056b0:	4641      	mov	r1, r8
 80056b2:	1851      	adds	r1, r2, r1
 80056b4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056b6:	4649      	mov	r1, r9
 80056b8:	414b      	adcs	r3, r1
 80056ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056bc:	f04f 0200 	mov.w	r2, #0
 80056c0:	f04f 0300 	mov.w	r3, #0
 80056c4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80056c8:	4659      	mov	r1, fp
 80056ca:	00cb      	lsls	r3, r1, #3
 80056cc:	4651      	mov	r1, sl
 80056ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056d2:	4651      	mov	r1, sl
 80056d4:	00ca      	lsls	r2, r1, #3
 80056d6:	4610      	mov	r0, r2
 80056d8:	4619      	mov	r1, r3
 80056da:	4603      	mov	r3, r0
 80056dc:	4642      	mov	r2, r8
 80056de:	189b      	adds	r3, r3, r2
 80056e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056e4:	464b      	mov	r3, r9
 80056e6:	460a      	mov	r2, r1
 80056e8:	eb42 0303 	adc.w	r3, r2, r3
 80056ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80056f0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80056f4:	2200      	movs	r2, #0
 80056f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056fa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80056fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005702:	460b      	mov	r3, r1
 8005704:	18db      	adds	r3, r3, r3
 8005706:	643b      	str	r3, [r7, #64]	@ 0x40
 8005708:	4613      	mov	r3, r2
 800570a:	eb42 0303 	adc.w	r3, r2, r3
 800570e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005710:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005714:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8005718:	f7fa fdc2 	bl	80002a0 <__aeabi_uldivmod>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4611      	mov	r1, r2
 8005722:	4b3c      	ldr	r3, [pc, #240]	@ (8005814 <LL_USART_SetBaudRate+0x238>)
 8005724:	fba3 2301 	umull	r2, r3, r3, r1
 8005728:	095b      	lsrs	r3, r3, #5
 800572a:	2264      	movs	r2, #100	@ 0x64
 800572c:	fb02 f303 	mul.w	r3, r2, r3
 8005730:	1acb      	subs	r3, r1, r3
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005738:	4b36      	ldr	r3, [pc, #216]	@ (8005814 <LL_USART_SetBaudRate+0x238>)
 800573a:	fba3 2302 	umull	r2, r3, r3, r2
 800573e:	095b      	lsrs	r3, r3, #5
 8005740:	b29b      	uxth	r3, r3
 8005742:	005b      	lsls	r3, r3, #1
 8005744:	b29b      	uxth	r3, r3
 8005746:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800574a:	b29b      	uxth	r3, r3
 800574c:	4423      	add	r3, r4
 800574e:	b29c      	uxth	r4, r3
 8005750:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005754:	2200      	movs	r2, #0
 8005756:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800575a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800575e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8005762:	4642      	mov	r2, r8
 8005764:	464b      	mov	r3, r9
 8005766:	1891      	adds	r1, r2, r2
 8005768:	63b9      	str	r1, [r7, #56]	@ 0x38
 800576a:	415b      	adcs	r3, r3
 800576c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800576e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005772:	4641      	mov	r1, r8
 8005774:	1851      	adds	r1, r2, r1
 8005776:	6339      	str	r1, [r7, #48]	@ 0x30
 8005778:	4649      	mov	r1, r9
 800577a:	414b      	adcs	r3, r1
 800577c:	637b      	str	r3, [r7, #52]	@ 0x34
 800577e:	f04f 0200 	mov.w	r2, #0
 8005782:	f04f 0300 	mov.w	r3, #0
 8005786:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800578a:	4659      	mov	r1, fp
 800578c:	00cb      	lsls	r3, r1, #3
 800578e:	4651      	mov	r1, sl
 8005790:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005794:	4651      	mov	r1, sl
 8005796:	00ca      	lsls	r2, r1, #3
 8005798:	4610      	mov	r0, r2
 800579a:	4619      	mov	r1, r3
 800579c:	4603      	mov	r3, r0
 800579e:	4642      	mov	r2, r8
 80057a0:	189b      	adds	r3, r3, r2
 80057a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057a6:	464b      	mov	r3, r9
 80057a8:	460a      	mov	r2, r1
 80057aa:	eb42 0303 	adc.w	r3, r2, r3
 80057ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80057b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80057b6:	2200      	movs	r2, #0
 80057b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057bc:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80057c0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80057c4:	460b      	mov	r3, r1
 80057c6:	18db      	adds	r3, r3, r3
 80057c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057ca:	4613      	mov	r3, r2
 80057cc:	eb42 0303 	adc.w	r3, r2, r3
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057d6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80057da:	f7fa fd61 	bl	80002a0 <__aeabi_uldivmod>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005814 <LL_USART_SetBaudRate+0x238>)
 80057e4:	fba3 1302 	umull	r1, r3, r3, r2
 80057e8:	095b      	lsrs	r3, r3, #5
 80057ea:	2164      	movs	r1, #100	@ 0x64
 80057ec:	fb01 f303 	mul.w	r3, r1, r3
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	3332      	adds	r3, #50	@ 0x32
 80057f6:	4a07      	ldr	r2, [pc, #28]	@ (8005814 <LL_USART_SetBaudRate+0x238>)
 80057f8:	fba2 2303 	umull	r2, r3, r2, r3
 80057fc:	095b      	lsrs	r3, r3, #5
 80057fe:	b29b      	uxth	r3, r3
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	b29b      	uxth	r3, r3
 8005806:	4423      	add	r3, r4
 8005808:	b29b      	uxth	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005810:	609a      	str	r2, [r3, #8]
}
 8005812:	e108      	b.n	8005a26 <LL_USART_SetBaudRate+0x44a>
 8005814:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005818:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800581c:	2200      	movs	r2, #0
 800581e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005822:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005826:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800582a:	4642      	mov	r2, r8
 800582c:	464b      	mov	r3, r9
 800582e:	1891      	adds	r1, r2, r2
 8005830:	6239      	str	r1, [r7, #32]
 8005832:	415b      	adcs	r3, r3
 8005834:	627b      	str	r3, [r7, #36]	@ 0x24
 8005836:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800583a:	4641      	mov	r1, r8
 800583c:	1854      	adds	r4, r2, r1
 800583e:	4649      	mov	r1, r9
 8005840:	eb43 0501 	adc.w	r5, r3, r1
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	f04f 0300 	mov.w	r3, #0
 800584c:	00eb      	lsls	r3, r5, #3
 800584e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005852:	00e2      	lsls	r2, r4, #3
 8005854:	4614      	mov	r4, r2
 8005856:	461d      	mov	r5, r3
 8005858:	4643      	mov	r3, r8
 800585a:	18e3      	adds	r3, r4, r3
 800585c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005860:	464b      	mov	r3, r9
 8005862:	eb45 0303 	adc.w	r3, r5, r3
 8005866:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800586a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800586e:	2200      	movs	r2, #0
 8005870:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005874:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	f04f 0300 	mov.w	r3, #0
 8005880:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8005884:	4629      	mov	r1, r5
 8005886:	008b      	lsls	r3, r1, #2
 8005888:	4621      	mov	r1, r4
 800588a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800588e:	4621      	mov	r1, r4
 8005890:	008a      	lsls	r2, r1, #2
 8005892:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005896:	f7fa fd03 	bl	80002a0 <__aeabi_uldivmod>
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	4b65      	ldr	r3, [pc, #404]	@ (8005a34 <LL_USART_SetBaudRate+0x458>)
 80058a0:	fba3 2302 	umull	r2, r3, r3, r2
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	b29c      	uxth	r4, r3
 80058ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80058b0:	2200      	movs	r2, #0
 80058b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058ba:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80058be:	4642      	mov	r2, r8
 80058c0:	464b      	mov	r3, r9
 80058c2:	1891      	adds	r1, r2, r2
 80058c4:	61b9      	str	r1, [r7, #24]
 80058c6:	415b      	adcs	r3, r3
 80058c8:	61fb      	str	r3, [r7, #28]
 80058ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058ce:	4641      	mov	r1, r8
 80058d0:	1851      	adds	r1, r2, r1
 80058d2:	6139      	str	r1, [r7, #16]
 80058d4:	4649      	mov	r1, r9
 80058d6:	414b      	adcs	r3, r1
 80058d8:	617b      	str	r3, [r7, #20]
 80058da:	f04f 0200 	mov.w	r2, #0
 80058de:	f04f 0300 	mov.w	r3, #0
 80058e2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058e6:	4659      	mov	r1, fp
 80058e8:	00cb      	lsls	r3, r1, #3
 80058ea:	4651      	mov	r1, sl
 80058ec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058f0:	4651      	mov	r1, sl
 80058f2:	00ca      	lsls	r2, r1, #3
 80058f4:	4610      	mov	r0, r2
 80058f6:	4619      	mov	r1, r3
 80058f8:	4603      	mov	r3, r0
 80058fa:	4642      	mov	r2, r8
 80058fc:	189b      	adds	r3, r3, r2
 80058fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005902:	464b      	mov	r3, r9
 8005904:	460a      	mov	r2, r1
 8005906:	eb42 0303 	adc.w	r3, r2, r3
 800590a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800590e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005912:	2200      	movs	r2, #0
 8005914:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005918:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8005928:	4649      	mov	r1, r9
 800592a:	008b      	lsls	r3, r1, #2
 800592c:	4641      	mov	r1, r8
 800592e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005932:	4641      	mov	r1, r8
 8005934:	008a      	lsls	r2, r1, #2
 8005936:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800593a:	f7fa fcb1 	bl	80002a0 <__aeabi_uldivmod>
 800593e:	4602      	mov	r2, r0
 8005940:	460b      	mov	r3, r1
 8005942:	4611      	mov	r1, r2
 8005944:	4b3b      	ldr	r3, [pc, #236]	@ (8005a34 <LL_USART_SetBaudRate+0x458>)
 8005946:	fba3 2301 	umull	r2, r3, r3, r1
 800594a:	095b      	lsrs	r3, r3, #5
 800594c:	2264      	movs	r2, #100	@ 0x64
 800594e:	fb02 f303 	mul.w	r3, r2, r3
 8005952:	1acb      	subs	r3, r1, r3
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	3332      	adds	r3, #50	@ 0x32
 8005958:	4a36      	ldr	r2, [pc, #216]	@ (8005a34 <LL_USART_SetBaudRate+0x458>)
 800595a:	fba2 2303 	umull	r2, r3, r2, r3
 800595e:	095b      	lsrs	r3, r3, #5
 8005960:	b29b      	uxth	r3, r3
 8005962:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005966:	b29b      	uxth	r3, r3
 8005968:	4423      	add	r3, r4
 800596a:	b29c      	uxth	r4, r3
 800596c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005970:	2200      	movs	r2, #0
 8005972:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005974:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005976:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800597a:	4642      	mov	r2, r8
 800597c:	464b      	mov	r3, r9
 800597e:	1891      	adds	r1, r2, r2
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	415b      	adcs	r3, r3
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800598a:	4641      	mov	r1, r8
 800598c:	1851      	adds	r1, r2, r1
 800598e:	6039      	str	r1, [r7, #0]
 8005990:	4649      	mov	r1, r9
 8005992:	414b      	adcs	r3, r1
 8005994:	607b      	str	r3, [r7, #4]
 8005996:	f04f 0200 	mov.w	r2, #0
 800599a:	f04f 0300 	mov.w	r3, #0
 800599e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059a2:	4659      	mov	r1, fp
 80059a4:	00cb      	lsls	r3, r1, #3
 80059a6:	4651      	mov	r1, sl
 80059a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059ac:	4651      	mov	r1, sl
 80059ae:	00ca      	lsls	r2, r1, #3
 80059b0:	4610      	mov	r0, r2
 80059b2:	4619      	mov	r1, r3
 80059b4:	4603      	mov	r3, r0
 80059b6:	4642      	mov	r2, r8
 80059b8:	189b      	adds	r3, r3, r2
 80059ba:	673b      	str	r3, [r7, #112]	@ 0x70
 80059bc:	464b      	mov	r3, r9
 80059be:	460a      	mov	r2, r1
 80059c0:	eb42 0303 	adc.w	r3, r2, r3
 80059c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80059c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80059ca:	2200      	movs	r2, #0
 80059cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059d0:	f04f 0200 	mov.w	r2, #0
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80059dc:	4649      	mov	r1, r9
 80059de:	008b      	lsls	r3, r1, #2
 80059e0:	4641      	mov	r1, r8
 80059e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059e6:	4641      	mov	r1, r8
 80059e8:	008a      	lsls	r2, r1, #2
 80059ea:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80059ee:	f7fa fc57 	bl	80002a0 <__aeabi_uldivmod>
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005a34 <LL_USART_SetBaudRate+0x458>)
 80059f8:	fba3 1302 	umull	r1, r3, r3, r2
 80059fc:	095b      	lsrs	r3, r3, #5
 80059fe:	2164      	movs	r1, #100	@ 0x64
 8005a00:	fb01 f303 	mul.w	r3, r1, r3
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	3332      	adds	r3, #50	@ 0x32
 8005a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a34 <LL_USART_SetBaudRate+0x458>)
 8005a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a10:	095b      	lsrs	r3, r3, #5
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	f003 030f 	and.w	r3, r3, #15
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	4423      	add	r3, r4
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a24:	609a      	str	r2, [r3, #8]
}
 8005a26:	bf00      	nop
 8005a28:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a32:	bf00      	nop
 8005a34:	51eb851f 	.word	0x51eb851f

08005a38 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b088      	sub	sp, #32
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005a46:	2300      	movs	r3, #0
 8005a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7ff fd8b 	bl	8005566 <LL_USART_IsEnabled>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d15e      	bne.n	8005b14 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005a5e:	f023 030c 	bic.w	r3, r3, #12
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	6851      	ldr	r1, [r2, #4]
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	68d2      	ldr	r2, [r2, #12]
 8005a6a:	4311      	orrs	r1, r2
 8005a6c:	683a      	ldr	r2, [r7, #0]
 8005a6e:	6912      	ldr	r2, [r2, #16]
 8005a70:	4311      	orrs	r1, r2
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	6992      	ldr	r2, [r2, #24]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	4619      	mov	r1, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff fd82 	bl	800558e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f7ff fd8f 	bl	80055b4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8005a96:	f107 0308 	add.w	r3, r7, #8
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7ff fc24 	bl	80052e8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8005b20 <LL_USART_Init+0xe8>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d102      	bne.n	8005aae <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	61bb      	str	r3, [r7, #24]
 8005aac:	e021      	b.n	8005af2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8005b24 <LL_USART_Init+0xec>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d102      	bne.n	8005abc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	e01a      	b.n	8005af2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a1a      	ldr	r2, [pc, #104]	@ (8005b28 <LL_USART_Init+0xf0>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d102      	bne.n	8005aca <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	61bb      	str	r3, [r7, #24]
 8005ac8:	e013      	b.n	8005af2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a17      	ldr	r2, [pc, #92]	@ (8005b2c <LL_USART_Init+0xf4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d102      	bne.n	8005ad8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	61bb      	str	r3, [r7, #24]
 8005ad6:	e00c      	b.n	8005af2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a15      	ldr	r2, [pc, #84]	@ (8005b30 <LL_USART_Init+0xf8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d102      	bne.n	8005ae6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	61bb      	str	r3, [r7, #24]
 8005ae4:	e005      	b.n	8005af2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a12      	ldr	r2, [pc, #72]	@ (8005b34 <LL_USART_Init+0xfc>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d101      	bne.n	8005af2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00d      	beq.n	8005b14 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d009      	beq.n	8005b14 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8005b00:	2300      	movs	r3, #0
 8005b02:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8005b0c:	69b9      	ldr	r1, [r7, #24]
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff fd64 	bl	80055dc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005b14:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3720      	adds	r7, #32
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	40011000 	.word	0x40011000
 8005b24:	40004400 	.word	0x40004400
 8005b28:	40004800 	.word	0x40004800
 8005b2c:	40011400 	.word	0x40011400
 8005b30:	40004c00 	.word	0x40004c00
 8005b34:	40005000 	.word	0x40005000

08005b38 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f103 0208 	add.w	r2, r3, #8
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b50:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f103 0208 	add.w	r2, r3, #8
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f103 0208 	add.w	r2, r3, #8
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8005b86:	bf00      	nop
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr

08005b92 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005b92:	b480      	push	{r7}
 8005b94:	b085      	sub	sp, #20
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
 8005b9a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba8:	d103      	bne.n	8005bb2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	e00c      	b.n	8005bcc <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	60fb      	str	r3, [r7, #12]
 8005bb8:	e002      	b.n	8005bc0 <vListInsert+0x2e>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d2f6      	bcs.n	8005bba <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6892      	ldr	r2, [r2, #8]
 8005c1a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6852      	ldr	r2, [r2, #4]
 8005c24:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d103      	bne.n	8005c38 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	1e5a      	subs	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af04      	add	r7, sp, #16
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f001 f856 	bl	8006d1c <pvPortMalloc>
 8005c70:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d013      	beq.n	8005ca0 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8005c78:	2054      	movs	r0, #84	@ 0x54
 8005c7a:	f001 f84f 	bl	8006d1c <pvPortMalloc>
 8005c7e:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d008      	beq.n	8005c98 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005c86:	2254      	movs	r2, #84	@ 0x54
 8005c88:	2100      	movs	r1, #0
 8005c8a:	6978      	ldr	r0, [r7, #20]
 8005c8c:	f001 fb82 	bl	8007394 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c96:	e005      	b.n	8005ca4 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005c98:	6938      	ldr	r0, [r7, #16]
 8005c9a:	f001 f971 	bl	8006f80 <vPortFree>
 8005c9e:	e001      	b.n	8005ca4 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00d      	beq.n	8005cc6 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005caa:	2300      	movs	r3, #0
 8005cac:	9303      	str	r3, [sp, #12]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	9302      	str	r3, [sp, #8]
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	9301      	str	r3, [sp, #4]
 8005cb6:	6a3b      	ldr	r3, [r7, #32]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	68b9      	ldr	r1, [r7, #8]
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f828 	bl	8005d16 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005cc6:	697b      	ldr	r3, [r7, #20]
    }
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b088      	sub	sp, #32
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	9301      	str	r3, [sp, #4]
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	68b9      	ldr	r1, [r7, #8]
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f7ff ffb3 	bl	8005c58 <prvCreateTask>
 8005cf2:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d005      	beq.n	8005d06 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005cfa:	6938      	ldr	r0, [r7, #16]
 8005cfc:	f000 f894 	bl	8005e28 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005d00:	2301      	movs	r3, #1
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	e002      	b.n	8005d0c <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d06:	f04f 33ff 	mov.w	r3, #4294967295
 8005d0a:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8005d0c:	697b      	ldr	r3, [r7, #20]
    }
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3718      	adds	r7, #24
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}

08005d16 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b088      	sub	sp, #32
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	607a      	str	r2, [r7, #4]
 8005d22:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8005d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	f023 0307 	bic.w	r3, r3, #7
 8005d3c:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	f003 0307 	and.w	r3, r3, #7
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00b      	beq.n	8005d60 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8005d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	617b      	str	r3, [r7, #20]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d01e      	beq.n	8005da4 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d66:	2300      	movs	r3, #0
 8005d68:	61fb      	str	r3, [r7, #28]
 8005d6a:	e012      	b.n	8005d92 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d6c:	68ba      	ldr	r2, [r7, #8]
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	4413      	add	r3, r2
 8005d72:	7819      	ldrb	r1, [r3, #0]
 8005d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	4413      	add	r3, r2
 8005d7a:	3334      	adds	r3, #52	@ 0x34
 8005d7c:	460a      	mov	r2, r1
 8005d7e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	4413      	add	r3, r2
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d006      	beq.n	8005d9a <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	61fb      	str	r3, [r7, #28]
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	2b0f      	cmp	r3, #15
 8005d96:	d9e9      	bls.n	8005d6c <prvInitialiseNewTask+0x56>
 8005d98:	e000      	b.n	8005d9c <prvInitialiseNewTask+0x86>
            {
                break;
 8005d9a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da6:	2b04      	cmp	r3, #4
 8005da8:	d90b      	bls.n	8005dc2 <prvInitialiseNewTask+0xac>
    __asm volatile
 8005daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	613b      	str	r3, [r7, #16]
}
 8005dbc:	bf00      	nop
 8005dbe:	bf00      	nop
 8005dc0:	e7fd      	b.n	8005dbe <prvInitialiseNewTask+0xa8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d901      	bls.n	8005dcc <prvInitialiseNewTask+0xb6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005dc8:	2304      	movs	r3, #4
 8005dca:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dd6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dda:	3304      	adds	r3, #4
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7ff fecb 	bl	8005b78 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de4:	3318      	adds	r3, #24
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff fec6 	bl	8005b78 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005df0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8005df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df4:	f1c3 0205 	rsb	r2, r3, #5
 8005df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e00:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	68f9      	ldr	r1, [r7, #12]
 8005e06:	69b8      	ldr	r0, [r7, #24]
 8005e08:	f000 fd22 	bl	8006850 <pxPortInitialiseStack>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8005e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <prvInitialiseNewTask+0x108>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e1c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005e1e:	bf00      	nop
 8005e20:	3720      	adds	r7, #32
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
	...

08005e28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8005e30:	f000 fe90 	bl	8006b54 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8005e34:	4b3f      	ldr	r3, [pc, #252]	@ (8005f34 <prvAddNewTaskToReadyList+0x10c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	4a3e      	ldr	r2, [pc, #248]	@ (8005f34 <prvAddNewTaskToReadyList+0x10c>)
 8005e3c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8005e3e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f38 <prvAddNewTaskToReadyList+0x110>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d109      	bne.n	8005e5a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8005e46:	4a3c      	ldr	r2, [pc, #240]	@ (8005f38 <prvAddNewTaskToReadyList+0x110>)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e4c:	4b39      	ldr	r3, [pc, #228]	@ (8005f34 <prvAddNewTaskToReadyList+0x10c>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d110      	bne.n	8005e76 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005e54:	f000 fbe0 	bl	8006618 <prvInitialiseTaskLists>
 8005e58:	e00d      	b.n	8005e76 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8005e5a:	4b38      	ldr	r3, [pc, #224]	@ (8005f3c <prvAddNewTaskToReadyList+0x114>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d109      	bne.n	8005e76 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e62:	4b35      	ldr	r3, [pc, #212]	@ (8005f38 <prvAddNewTaskToReadyList+0x110>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d802      	bhi.n	8005e76 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8005e70:	4a31      	ldr	r2, [pc, #196]	@ (8005f38 <prvAddNewTaskToReadyList+0x110>)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005e76:	4b32      	ldr	r3, [pc, #200]	@ (8005f40 <prvAddNewTaskToReadyList+0x118>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	4a30      	ldr	r2, [pc, #192]	@ (8005f40 <prvAddNewTaskToReadyList+0x118>)
 8005e7e:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	2201      	movs	r2, #1
 8005e86:	409a      	lsls	r2, r3
 8005e88:	4b2e      	ldr	r3, [pc, #184]	@ (8005f44 <prvAddNewTaskToReadyList+0x11c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	4a2d      	ldr	r2, [pc, #180]	@ (8005f44 <prvAddNewTaskToReadyList+0x11c>)
 8005e90:	6013      	str	r3, [r2, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e96:	492c      	ldr	r1, [pc, #176]	@ (8005f48 <prvAddNewTaskToReadyList+0x120>)
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	609a      	str	r2, [r3, #8]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	689a      	ldr	r2, [r3, #8]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	60da      	str	r2, [r3, #12]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	3204      	adds	r2, #4
 8005ebe:	605a      	str	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	1d1a      	adds	r2, r3, #4
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	609a      	str	r2, [r3, #8]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ecc:	4613      	mov	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f48 <prvAddNewTaskToReadyList+0x120>)
 8005ed6:	441a      	add	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	615a      	str	r2, [r3, #20]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4919      	ldr	r1, [pc, #100]	@ (8005f48 <prvAddNewTaskToReadyList+0x120>)
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	440b      	add	r3, r1
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ef2:	1c59      	adds	r1, r3, #1
 8005ef4:	4814      	ldr	r0, [pc, #80]	@ (8005f48 <prvAddNewTaskToReadyList+0x120>)
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4403      	add	r3, r0
 8005f00:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005f02:	f000 fe59 	bl	8006bb8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <prvAddNewTaskToReadyList+0x114>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00e      	beq.n	8005f2c <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <prvAddNewTaskToReadyList+0x110>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d207      	bcs.n	8005f2c <prvAddNewTaskToReadyList+0x104>
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <prvAddNewTaskToReadyList+0x124>)
 8005f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005f2c:	bf00      	nop
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	20001088 	.word	0x20001088
 8005f38:	20000fb0 	.word	0x20000fb0
 8005f3c:	20001094 	.word	0x20001094
 8005f40:	200010a4 	.word	0x200010a4
 8005f44:	20001090 	.word	0x20001090
 8005f48:	20000fb4 	.word	0x20000fb4
 8005f4c:	e000ed04 	.word	0xe000ed04

08005f50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d018      	beq.n	8005f94 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8005f62:	f000 f8b3 	bl	80060cc <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8005f66:	4b13      	ldr	r3, [pc, #76]	@ (8005fb4 <vTaskDelay+0x64>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d00b      	beq.n	8005f86 <vTaskDelay+0x36>
    __asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	60bb      	str	r3, [r7, #8]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f86:	2100      	movs	r1, #0
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fbdf 	bl	800674c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8005f8e:	f000 f8ab 	bl	80060e8 <xTaskResumeAll>
 8005f92:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d107      	bne.n	8005faa <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 8005f9a:	4b07      	ldr	r3, [pc, #28]	@ (8005fb8 <vTaskDelay+0x68>)
 8005f9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8005faa:	bf00      	nop
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	200010b0 	.word	0x200010b0
 8005fb8:	e000ed04 	.word	0xe000ed04

08005fbc <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005fca:	2300      	movs	r3, #0
 8005fcc:	617b      	str	r3, [r7, #20]
 8005fce:	e011      	b.n	8005ff4 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8005fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8006044 <prvCreateIdleTasks+0x88>)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	7819      	ldrb	r1, [r3, #0]
 8005fd8:	463a      	mov	r2, r7
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	4413      	add	r3, r2
 8005fde:	460a      	mov	r2, r1
 8005fe0:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8005fe2:	463a      	mov	r2, r7
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d006      	beq.n	8005ffc <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	2b0f      	cmp	r3, #15
 8005ff8:	ddea      	ble.n	8005fd0 <prvCreateIdleTasks+0x14>
 8005ffa:	e000      	b.n	8005ffe <prvCreateIdleTasks+0x42>
        {
            break;
 8005ffc:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005ffe:	2300      	movs	r3, #0
 8006000:	61bb      	str	r3, [r7, #24]
 8006002:	e015      	b.n	8006030 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8006004:	4b10      	ldr	r3, [pc, #64]	@ (8006048 <prvCreateIdleTasks+0x8c>)
 8006006:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4a0f      	ldr	r2, [pc, #60]	@ (800604c <prvCreateIdleTasks+0x90>)
 800600e:	4413      	add	r3, r2
 8006010:	4639      	mov	r1, r7
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	2300      	movs	r3, #0
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	2300      	movs	r3, #0
 800601a:	2280      	movs	r2, #128	@ 0x80
 800601c:	6938      	ldr	r0, [r7, #16]
 800601e:	f7ff fe57 	bl	8005cd0 <xTaskCreate>
 8006022:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d006      	beq.n	8006038 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	3301      	adds	r3, #1
 800602e:	61bb      	str	r3, [r7, #24]
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	2b00      	cmp	r3, #0
 8006034:	dde6      	ble.n	8006004 <prvCreateIdleTasks+0x48>
 8006036:	e000      	b.n	800603a <prvCreateIdleTasks+0x7e>
        {
            break;
 8006038:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800603a:	69fb      	ldr	r3, [r7, #28]
}
 800603c:	4618      	mov	r0, r3
 800603e:	3720      	adds	r7, #32
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	08008158 	.word	0x08008158
 8006048:	080065e9 	.word	0x080065e9
 800604c:	200010ac 	.word	0x200010ac

08006050 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006056:	f7ff ffb1 	bl	8005fbc <prvCreateIdleTasks>
 800605a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d116      	bne.n	8006090 <vTaskStartScheduler+0x40>
    __asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	60bb      	str	r3, [r7, #8]
}
 8006074:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006076:	4b11      	ldr	r3, [pc, #68]	@ (80060bc <vTaskStartScheduler+0x6c>)
 8006078:	f04f 32ff 	mov.w	r2, #4294967295
 800607c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800607e:	4b10      	ldr	r3, [pc, #64]	@ (80060c0 <vTaskStartScheduler+0x70>)
 8006080:	2201      	movs	r2, #1
 8006082:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006084:	4b0f      	ldr	r3, [pc, #60]	@ (80060c4 <vTaskStartScheduler+0x74>)
 8006086:	2200      	movs	r2, #0
 8006088:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800608a:	f000 fc73 	bl	8006974 <xPortStartScheduler>
 800608e:	e00f      	b.n	80060b0 <vTaskStartScheduler+0x60>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006096:	d10b      	bne.n	80060b0 <vTaskStartScheduler+0x60>
    __asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	607b      	str	r3, [r7, #4]
}
 80060aa:	bf00      	nop
 80060ac:	bf00      	nop
 80060ae:	e7fd      	b.n	80060ac <vTaskStartScheduler+0x5c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80060b0:	4b05      	ldr	r3, [pc, #20]	@ (80060c8 <vTaskStartScheduler+0x78>)
 80060b2:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80060b4:	bf00      	nop
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	200010a8 	.word	0x200010a8
 80060c0:	20001094 	.word	0x20001094
 80060c4:	2000108c 	.word	0x2000108c
 80060c8:	200000d8 	.word	0x200000d8

080060cc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80060cc:	b480      	push	{r7}
 80060ce:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80060d0:	4b04      	ldr	r3, [pc, #16]	@ (80060e4 <vTaskSuspendAll+0x18>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3301      	adds	r3, #1
 80060d6:	4a03      	ldr	r2, [pc, #12]	@ (80060e4 <vTaskSuspendAll+0x18>)
 80060d8:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80060da:	bf00      	nop
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	200010b0 	.word	0x200010b0

080060e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80060ee:	2300      	movs	r3, #0
 80060f0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80060f2:	2300      	movs	r3, #0
 80060f4:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80060f6:	f000 fd2d 	bl	8006b54 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80060fa:	2300      	movs	r3, #0
 80060fc:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80060fe:	4b75      	ldr	r3, [pc, #468]	@ (80062d4 <xTaskResumeAll+0x1ec>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10b      	bne.n	800611e <xTaskResumeAll+0x36>
    __asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	603b      	str	r3, [r7, #0]
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	e7fd      	b.n	800611a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800611e:	4b6d      	ldr	r3, [pc, #436]	@ (80062d4 <xTaskResumeAll+0x1ec>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3b01      	subs	r3, #1
 8006124:	4a6b      	ldr	r2, [pc, #428]	@ (80062d4 <xTaskResumeAll+0x1ec>)
 8006126:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006128:	4b6a      	ldr	r3, [pc, #424]	@ (80062d4 <xTaskResumeAll+0x1ec>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	f040 80ca 	bne.w	80062c6 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006132:	4b69      	ldr	r3, [pc, #420]	@ (80062d8 <xTaskResumeAll+0x1f0>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 80c5 	beq.w	80062c6 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800613c:	e08e      	b.n	800625c <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800613e:	4b67      	ldr	r3, [pc, #412]	@ (80062dc <xTaskResumeAll+0x1f4>)
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614a:	60fb      	str	r3, [r7, #12]
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	69fa      	ldr	r2, [r7, #28]
 8006152:	6a12      	ldr	r2, [r2, #32]
 8006154:	609a      	str	r2, [r3, #8]
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	69fa      	ldr	r2, [r7, #28]
 800615c:	69d2      	ldr	r2, [r2, #28]
 800615e:	605a      	str	r2, [r3, #4]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	3318      	adds	r3, #24
 8006168:	429a      	cmp	r2, r3
 800616a:	d103      	bne.n	8006174 <xTaskResumeAll+0x8c>
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	6a1a      	ldr	r2, [r3, #32]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	605a      	str	r2, [r3, #4]
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	2200      	movs	r2, #0
 8006178:	629a      	str	r2, [r3, #40]	@ 0x28
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	1e5a      	subs	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	60bb      	str	r3, [r7, #8]
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	69fa      	ldr	r2, [r7, #28]
 8006190:	68d2      	ldr	r2, [r2, #12]
 8006192:	609a      	str	r2, [r3, #8]
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	6892      	ldr	r2, [r2, #8]
 800619c:	605a      	str	r2, [r3, #4]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	3304      	adds	r3, #4
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d103      	bne.n	80061b2 <xTaskResumeAll+0xca>
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	68da      	ldr	r2, [r3, #12]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	605a      	str	r2, [r3, #4]
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2200      	movs	r2, #0
 80061b6:	615a      	str	r2, [r3, #20]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	1e5a      	subs	r2, r3, #1
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c6:	2201      	movs	r2, #1
 80061c8:	409a      	lsls	r2, r3
 80061ca:	4b45      	ldr	r3, [pc, #276]	@ (80062e0 <xTaskResumeAll+0x1f8>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	4a43      	ldr	r2, [pc, #268]	@ (80062e0 <xTaskResumeAll+0x1f8>)
 80061d2:	6013      	str	r3, [r2, #0]
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d8:	4942      	ldr	r1, [pc, #264]	@ (80062e4 <xTaskResumeAll+0x1fc>)
 80061da:	4613      	mov	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	440b      	add	r3, r1
 80061e4:	3304      	adds	r3, #4
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	607b      	str	r3, [r7, #4]
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	609a      	str	r2, [r3, #8]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	60da      	str	r2, [r3, #12]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	69fa      	ldr	r2, [r7, #28]
 80061fe:	3204      	adds	r2, #4
 8006200:	605a      	str	r2, [r3, #4]
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	1d1a      	adds	r2, r3, #4
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	609a      	str	r2, [r3, #8]
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	4a33      	ldr	r2, [pc, #204]	@ (80062e4 <xTaskResumeAll+0x1fc>)
 8006218:	441a      	add	r2, r3
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	615a      	str	r2, [r3, #20]
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006222:	4930      	ldr	r1, [pc, #192]	@ (80062e4 <xTaskResumeAll+0x1fc>)
 8006224:	4613      	mov	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	440b      	add	r3, r1
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	69fa      	ldr	r2, [r7, #28]
 8006232:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006234:	1c59      	adds	r1, r3, #1
 8006236:	482b      	ldr	r0, [pc, #172]	@ (80062e4 <xTaskResumeAll+0x1fc>)
 8006238:	4613      	mov	r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4403      	add	r3, r0
 8006242:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006248:	4b27      	ldr	r3, [pc, #156]	@ (80062e8 <xTaskResumeAll+0x200>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624e:	429a      	cmp	r2, r3
 8006250:	d904      	bls.n	800625c <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8006252:	4a26      	ldr	r2, [pc, #152]	@ (80062ec <xTaskResumeAll+0x204>)
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2101      	movs	r1, #1
 8006258:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800625c:	4b1f      	ldr	r3, [pc, #124]	@ (80062dc <xTaskResumeAll+0x1f4>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	f47f af6c 	bne.w	800613e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d001      	beq.n	8006270 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800626c:	f000 fa52 	bl	8006714 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006270:	4b1f      	ldr	r3, [pc, #124]	@ (80062f0 <xTaskResumeAll+0x208>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d012      	beq.n	80062a2 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800627c:	f000 f83c 	bl	80062f8 <xTaskIncrementTick>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d004      	beq.n	8006290 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8006286:	4a19      	ldr	r2, [pc, #100]	@ (80062ec <xTaskResumeAll+0x204>)
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	2101      	movs	r1, #1
 800628c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	3b01      	subs	r3, #1
 8006294:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1ef      	bne.n	800627c <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 800629c:	4b14      	ldr	r3, [pc, #80]	@ (80062f0 <xTaskResumeAll+0x208>)
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80062a2:	4a12      	ldr	r2, [pc, #72]	@ (80062ec <xTaskResumeAll+0x204>)
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00b      	beq.n	80062c6 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80062ae:	2301      	movs	r3, #1
 80062b0:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80062b2:	4b0d      	ldr	r3, [pc, #52]	@ (80062e8 <xTaskResumeAll+0x200>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4b0f      	ldr	r3, [pc, #60]	@ (80062f4 <xTaskResumeAll+0x20c>)
 80062b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80062c6:	f000 fc77 	bl	8006bb8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80062ca:	69bb      	ldr	r3, [r7, #24]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3720      	adds	r7, #32
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	200010b0 	.word	0x200010b0
 80062d8:	20001088 	.word	0x20001088
 80062dc:	20001048 	.word	0x20001048
 80062e0:	20001090 	.word	0x20001090
 80062e4:	20000fb4 	.word	0x20000fb4
 80062e8:	20000fb0 	.word	0x20000fb0
 80062ec:	2000109c 	.word	0x2000109c
 80062f0:	20001098 	.word	0x20001098
 80062f4:	e000ed04 	.word	0xe000ed04

080062f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80062fe:	2300      	movs	r3, #0
 8006300:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006302:	4b7f      	ldr	r3, [pc, #508]	@ (8006500 <xTaskIncrementTick+0x208>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f040 80ef 	bne.w	80064ea <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800630c:	4b7d      	ldr	r3, [pc, #500]	@ (8006504 <xTaskIncrementTick+0x20c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3301      	adds	r3, #1
 8006312:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006314:	4a7b      	ldr	r2, [pc, #492]	@ (8006504 <xTaskIncrementTick+0x20c>)
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d121      	bne.n	8006364 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8006320:	4b79      	ldr	r3, [pc, #484]	@ (8006508 <xTaskIncrementTick+0x210>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00b      	beq.n	8006342 <xTaskIncrementTick+0x4a>
    __asm volatile
 800632a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632e:	f383 8811 	msr	BASEPRI, r3
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	607b      	str	r3, [r7, #4]
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	e7fd      	b.n	800633e <xTaskIncrementTick+0x46>
 8006342:	4b71      	ldr	r3, [pc, #452]	@ (8006508 <xTaskIncrementTick+0x210>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	61fb      	str	r3, [r7, #28]
 8006348:	4b70      	ldr	r3, [pc, #448]	@ (800650c <xTaskIncrementTick+0x214>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a6e      	ldr	r2, [pc, #440]	@ (8006508 <xTaskIncrementTick+0x210>)
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	4a6e      	ldr	r2, [pc, #440]	@ (800650c <xTaskIncrementTick+0x214>)
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	6013      	str	r3, [r2, #0]
 8006356:	4b6e      	ldr	r3, [pc, #440]	@ (8006510 <xTaskIncrementTick+0x218>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3301      	adds	r3, #1
 800635c:	4a6c      	ldr	r2, [pc, #432]	@ (8006510 <xTaskIncrementTick+0x218>)
 800635e:	6013      	str	r3, [r2, #0]
 8006360:	f000 f9d8 	bl	8006714 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006364:	4b6b      	ldr	r3, [pc, #428]	@ (8006514 <xTaskIncrementTick+0x21c>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6a3a      	ldr	r2, [r7, #32]
 800636a:	429a      	cmp	r2, r3
 800636c:	f0c0 80a8 	bcc.w	80064c0 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006370:	4b65      	ldr	r3, [pc, #404]	@ (8006508 <xTaskIncrementTick+0x210>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d104      	bne.n	8006384 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800637a:	4b66      	ldr	r3, [pc, #408]	@ (8006514 <xTaskIncrementTick+0x21c>)
 800637c:	f04f 32ff 	mov.w	r2, #4294967295
 8006380:	601a      	str	r2, [r3, #0]
                    break;
 8006382:	e09d      	b.n	80064c0 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006384:	4b60      	ldr	r3, [pc, #384]	@ (8006508 <xTaskIncrementTick+0x210>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006394:	6a3a      	ldr	r2, [r7, #32]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	429a      	cmp	r2, r3
 800639a:	d203      	bcs.n	80063a4 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800639c:	4a5d      	ldr	r2, [pc, #372]	@ (8006514 <xTaskIncrementTick+0x21c>)
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	6013      	str	r3, [r2, #0]
                        break;
 80063a2:	e08d      	b.n	80064c0 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	613b      	str	r3, [r7, #16]
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	68d2      	ldr	r2, [r2, #12]
 80063b2:	609a      	str	r2, [r3, #8]
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	6892      	ldr	r2, [r2, #8]
 80063bc:	605a      	str	r2, [r3, #4]
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	3304      	adds	r3, #4
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d103      	bne.n	80063d2 <xTaskIncrementTick+0xda>
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	605a      	str	r2, [r3, #4]
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	2200      	movs	r2, #0
 80063d6:	615a      	str	r2, [r3, #20]
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	1e5a      	subs	r2, r3, #1
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d01e      	beq.n	8006428 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ee:	60fb      	str	r3, [r7, #12]
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	6a12      	ldr	r2, [r2, #32]
 80063f8:	609a      	str	r2, [r3, #8]
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	69d2      	ldr	r2, [r2, #28]
 8006402:	605a      	str	r2, [r3, #4]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	3318      	adds	r3, #24
 800640c:	429a      	cmp	r2, r3
 800640e:	d103      	bne.n	8006418 <xTaskIncrementTick+0x120>
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	6a1a      	ldr	r2, [r3, #32]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	605a      	str	r2, [r3, #4]
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	2200      	movs	r2, #0
 800641c:	629a      	str	r2, [r3, #40]	@ 0x28
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	1e5a      	subs	r2, r3, #1
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642c:	2201      	movs	r2, #1
 800642e:	409a      	lsls	r2, r3
 8006430:	4b39      	ldr	r3, [pc, #228]	@ (8006518 <xTaskIncrementTick+0x220>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4313      	orrs	r3, r2
 8006436:	4a38      	ldr	r2, [pc, #224]	@ (8006518 <xTaskIncrementTick+0x220>)
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643e:	4937      	ldr	r1, [pc, #220]	@ (800651c <xTaskIncrementTick+0x224>)
 8006440:	4613      	mov	r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	4413      	add	r3, r2
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	440b      	add	r3, r1
 800644a:	3304      	adds	r3, #4
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60bb      	str	r3, [r7, #8]
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	609a      	str	r2, [r3, #8]
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	60da      	str	r2, [r3, #12]
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	3204      	adds	r2, #4
 8006466:	605a      	str	r2, [r3, #4]
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	1d1a      	adds	r2, r3, #4
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	609a      	str	r2, [r3, #8]
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	4613      	mov	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	4a27      	ldr	r2, [pc, #156]	@ (800651c <xTaskIncrementTick+0x224>)
 800647e:	441a      	add	r2, r3
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	615a      	str	r2, [r3, #20]
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006488:	4924      	ldr	r1, [pc, #144]	@ (800651c <xTaskIncrementTick+0x224>)
 800648a:	4613      	mov	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800649a:	1c59      	adds	r1, r3, #1
 800649c:	481f      	ldr	r0, [pc, #124]	@ (800651c <xTaskIncrementTick+0x224>)
 800649e:	4613      	mov	r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	4413      	add	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4403      	add	r3, r0
 80064a8:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006520 <xTaskIncrementTick+0x228>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b4:	429a      	cmp	r2, r3
 80064b6:	f67f af5b 	bls.w	8006370 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80064ba:	2301      	movs	r3, #1
 80064bc:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064be:	e757      	b.n	8006370 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80064c0:	4b17      	ldr	r3, [pc, #92]	@ (8006520 <xTaskIncrementTick+0x228>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c6:	4915      	ldr	r1, [pc, #84]	@ (800651c <xTaskIncrementTick+0x224>)
 80064c8:	4613      	mov	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	440b      	add	r3, r1
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d901      	bls.n	80064dc <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 80064d8:	2301      	movs	r3, #1
 80064da:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80064dc:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <xTaskIncrementTick+0x22c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d007      	beq.n	80064f4 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 80064e4:	2301      	movs	r3, #1
 80064e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e8:	e004      	b.n	80064f4 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80064ea:	4b0f      	ldr	r3, [pc, #60]	@ (8006528 <xTaskIncrementTick+0x230>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3301      	adds	r3, #1
 80064f0:	4a0d      	ldr	r2, [pc, #52]	@ (8006528 <xTaskIncrementTick+0x230>)
 80064f2:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3728      	adds	r7, #40	@ 0x28
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	200010b0 	.word	0x200010b0
 8006504:	2000108c 	.word	0x2000108c
 8006508:	20001040 	.word	0x20001040
 800650c:	20001044 	.word	0x20001044
 8006510:	200010a0 	.word	0x200010a0
 8006514:	200010a8 	.word	0x200010a8
 8006518:	20001090 	.word	0x20001090
 800651c:	20000fb4 	.word	0x20000fb4
 8006520:	20000fb0 	.word	0x20000fb0
 8006524:	2000109c 	.word	0x2000109c
 8006528:	20001098 	.word	0x20001098

0800652c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8006532:	4b28      	ldr	r3, [pc, #160]	@ (80065d4 <vTaskSwitchContext+0xa8>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800653a:	4b27      	ldr	r3, [pc, #156]	@ (80065d8 <vTaskSwitchContext+0xac>)
 800653c:	2201      	movs	r2, #1
 800653e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8006540:	e041      	b.n	80065c6 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8006542:	4b25      	ldr	r3, [pc, #148]	@ (80065d8 <vTaskSwitchContext+0xac>)
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006548:	4b24      	ldr	r3, [pc, #144]	@ (80065dc <vTaskSwitchContext+0xb0>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	fab3 f383 	clz	r3, r3
 8006554:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8006556:	7afb      	ldrb	r3, [r7, #11]
 8006558:	f1c3 031f 	rsb	r3, r3, #31
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	4920      	ldr	r1, [pc, #128]	@ (80065e0 <vTaskSwitchContext+0xb4>)
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	4613      	mov	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	440b      	add	r3, r1
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10b      	bne.n	800658a <vTaskSwitchContext+0x5e>
    __asm volatile
 8006572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006576:	f383 8811 	msr	BASEPRI, r3
 800657a:	f3bf 8f6f 	isb	sy
 800657e:	f3bf 8f4f 	dsb	sy
 8006582:	607b      	str	r3, [r7, #4]
}
 8006584:	bf00      	nop
 8006586:	bf00      	nop
 8006588:	e7fd      	b.n	8006586 <vTaskSwitchContext+0x5a>
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	4613      	mov	r3, r2
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	4413      	add	r3, r2
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4a12      	ldr	r2, [pc, #72]	@ (80065e0 <vTaskSwitchContext+0xb4>)
 8006596:	4413      	add	r3, r2
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	605a      	str	r2, [r3, #4]
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	3308      	adds	r3, #8
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d103      	bne.n	80065b8 <vTaskSwitchContext+0x8c>
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	605a      	str	r2, [r3, #4]
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	4a09      	ldr	r2, [pc, #36]	@ (80065e4 <vTaskSwitchContext+0xb8>)
 80065c0:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80065c2:	4b08      	ldr	r3, [pc, #32]	@ (80065e4 <vTaskSwitchContext+0xb8>)
 80065c4:	681b      	ldr	r3, [r3, #0]
    }
 80065c6:	bf00      	nop
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	200010b0 	.word	0x200010b0
 80065d8:	2000109c 	.word	0x2000109c
 80065dc:	20001090 	.word	0x20001090
 80065e0:	20000fb4 	.word	0x20000fb4
 80065e4:	20000fb0 	.word	0x20000fb0

080065e8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80065f0:	f000 f852 	bl	8006698 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80065f4:	4b06      	ldr	r3, [pc, #24]	@ (8006610 <prvIdleTask+0x28>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d9f9      	bls.n	80065f0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80065fc:	4b05      	ldr	r3, [pc, #20]	@ (8006614 <prvIdleTask+0x2c>)
 80065fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006602:	601a      	str	r2, [r3, #0]
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800660c:	e7f0      	b.n	80065f0 <prvIdleTask+0x8>
 800660e:	bf00      	nop
 8006610:	20000fb4 	.word	0x20000fb4
 8006614:	e000ed04 	.word	0xe000ed04

08006618 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800661e:	2300      	movs	r3, #0
 8006620:	607b      	str	r3, [r7, #4]
 8006622:	e00c      	b.n	800663e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	4613      	mov	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4413      	add	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4a12      	ldr	r2, [pc, #72]	@ (8006678 <prvInitialiseTaskLists+0x60>)
 8006630:	4413      	add	r3, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fa80 	bl	8005b38 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3301      	adds	r3, #1
 800663c:	607b      	str	r3, [r7, #4]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2b04      	cmp	r3, #4
 8006642:	d9ef      	bls.n	8006624 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006644:	480d      	ldr	r0, [pc, #52]	@ (800667c <prvInitialiseTaskLists+0x64>)
 8006646:	f7ff fa77 	bl	8005b38 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800664a:	480d      	ldr	r0, [pc, #52]	@ (8006680 <prvInitialiseTaskLists+0x68>)
 800664c:	f7ff fa74 	bl	8005b38 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006650:	480c      	ldr	r0, [pc, #48]	@ (8006684 <prvInitialiseTaskLists+0x6c>)
 8006652:	f7ff fa71 	bl	8005b38 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006656:	480c      	ldr	r0, [pc, #48]	@ (8006688 <prvInitialiseTaskLists+0x70>)
 8006658:	f7ff fa6e 	bl	8005b38 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800665c:	480b      	ldr	r0, [pc, #44]	@ (800668c <prvInitialiseTaskLists+0x74>)
 800665e:	f7ff fa6b 	bl	8005b38 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006662:	4b0b      	ldr	r3, [pc, #44]	@ (8006690 <prvInitialiseTaskLists+0x78>)
 8006664:	4a05      	ldr	r2, [pc, #20]	@ (800667c <prvInitialiseTaskLists+0x64>)
 8006666:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006668:	4b0a      	ldr	r3, [pc, #40]	@ (8006694 <prvInitialiseTaskLists+0x7c>)
 800666a:	4a05      	ldr	r2, [pc, #20]	@ (8006680 <prvInitialiseTaskLists+0x68>)
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	bf00      	nop
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20000fb4 	.word	0x20000fb4
 800667c:	20001018 	.word	0x20001018
 8006680:	2000102c 	.word	0x2000102c
 8006684:	20001048 	.word	0x20001048
 8006688:	2000105c 	.word	0x2000105c
 800668c:	20001074 	.word	0x20001074
 8006690:	20001040 	.word	0x20001040
 8006694:	20001044 	.word	0x20001044

08006698 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800669e:	e019      	b.n	80066d4 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 80066a0:	f000 fa58 	bl	8006b54 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80066a4:	4b10      	ldr	r3, [pc, #64]	@ (80066e8 <prvCheckTasksWaitingTermination+0x50>)
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	3304      	adds	r3, #4
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff faa7 	bl	8005c04 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 80066b6:	4b0d      	ldr	r3, [pc, #52]	@ (80066ec <prvCheckTasksWaitingTermination+0x54>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3b01      	subs	r3, #1
 80066bc:	4a0b      	ldr	r2, [pc, #44]	@ (80066ec <prvCheckTasksWaitingTermination+0x54>)
 80066be:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80066c0:	4b0b      	ldr	r3, [pc, #44]	@ (80066f0 <prvCheckTasksWaitingTermination+0x58>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	4a0a      	ldr	r2, [pc, #40]	@ (80066f0 <prvCheckTasksWaitingTermination+0x58>)
 80066c8:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80066ca:	f000 fa75 	bl	8006bb8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f810 	bl	80066f4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066d4:	4b06      	ldr	r3, [pc, #24]	@ (80066f0 <prvCheckTasksWaitingTermination+0x58>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1e1      	bne.n	80066a0 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80066dc:	bf00      	nop
 80066de:	bf00      	nop
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	2000105c 	.word	0x2000105c
 80066ec:	20001088 	.word	0x20001088
 80066f0:	20001070 	.word	0x20001070

080066f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006700:	4618      	mov	r0, r3
 8006702:	f000 fc3d 	bl	8006f80 <vPortFree>
            vPortFree( pxTCB );
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fc3a 	bl	8006f80 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800670c:	bf00      	nop
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006714:	b480      	push	{r7}
 8006716:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006718:	4b0a      	ldr	r3, [pc, #40]	@ (8006744 <prvResetNextTaskUnblockTime+0x30>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d104      	bne.n	800672c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006722:	4b09      	ldr	r3, [pc, #36]	@ (8006748 <prvResetNextTaskUnblockTime+0x34>)
 8006724:	f04f 32ff 	mov.w	r2, #4294967295
 8006728:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800672a:	e005      	b.n	8006738 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800672c:	4b05      	ldr	r3, [pc, #20]	@ (8006744 <prvResetNextTaskUnblockTime+0x30>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a04      	ldr	r2, [pc, #16]	@ (8006748 <prvResetNextTaskUnblockTime+0x34>)
 8006736:	6013      	str	r3, [r2, #0]
}
 8006738:	bf00      	nop
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	20001040 	.word	0x20001040
 8006748:	200010a8 	.word	0x200010a8

0800674c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b088      	sub	sp, #32
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006756:	4b37      	ldr	r3, [pc, #220]	@ (8006834 <prvAddCurrentTaskToDelayedList+0xe8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800675c:	4b36      	ldr	r3, [pc, #216]	@ (8006838 <prvAddCurrentTaskToDelayedList+0xec>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006762:	4b36      	ldr	r3, [pc, #216]	@ (800683c <prvAddCurrentTaskToDelayedList+0xf0>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006768:	4b35      	ldr	r3, [pc, #212]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3304      	adds	r3, #4
 800676e:	4618      	mov	r0, r3
 8006770:	f7ff fa48 	bl	8005c04 <uxListRemove>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800677a:	4b31      	ldr	r3, [pc, #196]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006780:	2201      	movs	r2, #1
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	43da      	mvns	r2, r3
 8006788:	4b2e      	ldr	r3, [pc, #184]	@ (8006844 <prvAddCurrentTaskToDelayedList+0xf8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4013      	ands	r3, r2
 800678e:	4a2d      	ldr	r2, [pc, #180]	@ (8006844 <prvAddCurrentTaskToDelayedList+0xf8>)
 8006790:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006798:	d124      	bne.n	80067e4 <prvAddCurrentTaskToDelayedList+0x98>
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d021      	beq.n	80067e4 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067a0:	4b29      	ldr	r3, [pc, #164]	@ (8006848 <prvAddCurrentTaskToDelayedList+0xfc>)
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	613b      	str	r3, [r7, #16]
 80067a6:	4b26      	ldr	r3, [pc, #152]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	693a      	ldr	r2, [r7, #16]
 80067ac:	609a      	str	r2, [r3, #8]
 80067ae:	4b24      	ldr	r3, [pc, #144]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	693a      	ldr	r2, [r7, #16]
 80067b4:	6892      	ldr	r2, [r2, #8]
 80067b6:	60da      	str	r2, [r3, #12]
 80067b8:	4b21      	ldr	r3, [pc, #132]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	3204      	adds	r2, #4
 80067c2:	605a      	str	r2, [r3, #4]
 80067c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	1d1a      	adds	r2, r3, #4
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	609a      	str	r2, [r3, #8]
 80067ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006848 <prvAddCurrentTaskToDelayedList+0xfc>)
 80067d4:	615a      	str	r2, [r3, #20]
 80067d6:	4b1c      	ldr	r3, [pc, #112]	@ (8006848 <prvAddCurrentTaskToDelayedList+0xfc>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3301      	adds	r3, #1
 80067dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006848 <prvAddCurrentTaskToDelayedList+0xfc>)
 80067de:	6013      	str	r3, [r2, #0]
 80067e0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80067e2:	e022      	b.n	800682a <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80067e4:	69fa      	ldr	r2, [r7, #28]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4413      	add	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067ec:	4b14      	ldr	r3, [pc, #80]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d207      	bcs.n	800680c <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80067fc:	4b10      	ldr	r3, [pc, #64]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	6978      	ldr	r0, [r7, #20]
 8006806:	f7ff f9c4 	bl	8005b92 <vListInsert>
}
 800680a:	e00e      	b.n	800682a <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800680c:	4b0c      	ldr	r3, [pc, #48]	@ (8006840 <prvAddCurrentTaskToDelayedList+0xf4>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3304      	adds	r3, #4
 8006812:	4619      	mov	r1, r3
 8006814:	69b8      	ldr	r0, [r7, #24]
 8006816:	f7ff f9bc 	bl	8005b92 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800681a:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <prvAddCurrentTaskToDelayedList+0x100>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	429a      	cmp	r2, r3
 8006822:	d202      	bcs.n	800682a <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8006824:	4a09      	ldr	r2, [pc, #36]	@ (800684c <prvAddCurrentTaskToDelayedList+0x100>)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6013      	str	r3, [r2, #0]
}
 800682a:	bf00      	nop
 800682c:	3720      	adds	r7, #32
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	2000108c 	.word	0x2000108c
 8006838:	20001040 	.word	0x20001040
 800683c:	20001044 	.word	0x20001044
 8006840:	20000fb0 	.word	0x20000fb0
 8006844:	20001090 	.word	0x20001090
 8006848:	20001074 	.word	0x20001074
 800684c:	200010a8 	.word	0x200010a8

08006850 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	3b04      	subs	r3, #4
 8006860:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006868:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3b04      	subs	r3, #4
 800686e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f023 0201 	bic.w	r2, r3, #1
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	3b04      	subs	r3, #4
 800687e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006880:	4a0c      	ldr	r2, [pc, #48]	@ (80068b4 <pxPortInitialiseStack+0x64>)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3b14      	subs	r3, #20
 800688a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	3b04      	subs	r3, #4
 8006896:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f06f 0202 	mvn.w	r2, #2
 800689e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3b20      	subs	r3, #32
 80068a4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80068a6:	68fb      	ldr	r3, [r7, #12]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	080068b9 	.word	0x080068b9

080068b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80068be:	2300      	movs	r3, #0
 80068c0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80068c2:	4b13      	ldr	r3, [pc, #76]	@ (8006910 <prvTaskExitError+0x58>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ca:	d00b      	beq.n	80068e4 <prvTaskExitError+0x2c>
    __asm volatile
 80068cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d0:	f383 8811 	msr	BASEPRI, r3
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	f3bf 8f4f 	dsb	sy
 80068dc:	60fb      	str	r3, [r7, #12]
}
 80068de:	bf00      	nop
 80068e0:	bf00      	nop
 80068e2:	e7fd      	b.n	80068e0 <prvTaskExitError+0x28>
    __asm volatile
 80068e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e8:	f383 8811 	msr	BASEPRI, r3
 80068ec:	f3bf 8f6f 	isb	sy
 80068f0:	f3bf 8f4f 	dsb	sy
 80068f4:	60bb      	str	r3, [r7, #8]
}
 80068f6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80068f8:	bf00      	nop
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d0fc      	beq.n	80068fa <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	200000dc 	.word	0x200000dc
	...

08006920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006920:	4b07      	ldr	r3, [pc, #28]	@ (8006940 <pxCurrentTCBConst2>)
 8006922:	6819      	ldr	r1, [r3, #0]
 8006924:	6808      	ldr	r0, [r1, #0]
 8006926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692a:	f380 8809 	msr	PSP, r0
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f04f 0000 	mov.w	r0, #0
 8006936:	f380 8811 	msr	BASEPRI, r0
 800693a:	4770      	bx	lr
 800693c:	f3af 8000 	nop.w

08006940 <pxCurrentTCBConst2>:
 8006940:	20000fb0 	.word	0x20000fb0
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8006944:	bf00      	nop
 8006946:	bf00      	nop

08006948 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006948:	4808      	ldr	r0, [pc, #32]	@ (800696c <prvPortStartFirstTask+0x24>)
 800694a:	6800      	ldr	r0, [r0, #0]
 800694c:	6800      	ldr	r0, [r0, #0]
 800694e:	f380 8808 	msr	MSP, r0
 8006952:	f04f 0000 	mov.w	r0, #0
 8006956:	f380 8814 	msr	CONTROL, r0
 800695a:	b662      	cpsie	i
 800695c:	b661      	cpsie	f
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	df00      	svc	0
 8006968:	bf00      	nop
 800696a:	0000      	.short	0x0000
 800696c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop

08006974 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08c      	sub	sp, #48	@ 0x30
 8006978:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800697a:	4b69      	ldr	r3, [pc, #420]	@ (8006b20 <xPortStartScheduler+0x1ac>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a69      	ldr	r2, [pc, #420]	@ (8006b24 <xPortStartScheduler+0x1b0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d10b      	bne.n	800699c <xPortStartScheduler+0x28>
    __asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006996:	bf00      	nop
 8006998:	bf00      	nop
 800699a:	e7fd      	b.n	8006998 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800699c:	4b60      	ldr	r3, [pc, #384]	@ (8006b20 <xPortStartScheduler+0x1ac>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a61      	ldr	r2, [pc, #388]	@ (8006b28 <xPortStartScheduler+0x1b4>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d10b      	bne.n	80069be <xPortStartScheduler+0x4a>
    __asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	623b      	str	r3, [r7, #32]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80069be:	4b5b      	ldr	r3, [pc, #364]	@ (8006b2c <xPortStartScheduler+0x1b8>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80069c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c6:	332c      	adds	r3, #44	@ 0x2c
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a59      	ldr	r2, [pc, #356]	@ (8006b30 <xPortStartScheduler+0x1bc>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d00b      	beq.n	80069e8 <xPortStartScheduler+0x74>
    __asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	61fb      	str	r3, [r7, #28]
}
 80069e2:	bf00      	nop
 80069e4:	bf00      	nop
 80069e6:	e7fd      	b.n	80069e4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80069e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ea:	3338      	adds	r3, #56	@ 0x38
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a51      	ldr	r2, [pc, #324]	@ (8006b34 <xPortStartScheduler+0x1c0>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00b      	beq.n	8006a0c <xPortStartScheduler+0x98>
    __asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	61bb      	str	r3, [r7, #24]
}
 8006a06:	bf00      	nop
 8006a08:	bf00      	nop
 8006a0a:	e7fd      	b.n	8006a08 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a10:	4b49      	ldr	r3, [pc, #292]	@ (8006b38 <xPortStartScheduler+0x1c4>)
 8006a12:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8006a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1e:	22ff      	movs	r2, #255	@ 0xff
 8006a20:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a2a:	79fb      	ldrb	r3, [r7, #7]
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	4b41      	ldr	r3, [pc, #260]	@ (8006b3c <xPortStartScheduler+0x1c8>)
 8006a36:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006a38:	4b40      	ldr	r3, [pc, #256]	@ (8006b3c <xPortStartScheduler+0x1c8>)
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10b      	bne.n	8006a58 <xPortStartScheduler+0xe4>
    __asm volatile
 8006a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	617b      	str	r3, [r7, #20]
}
 8006a52:	bf00      	nop
 8006a54:	bf00      	nop
 8006a56:	e7fd      	b.n	8006a54 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8006a58:	79fb      	ldrb	r3, [r7, #7]
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d013      	beq.n	8006a8e <xPortStartScheduler+0x11a>
    __asm volatile
 8006a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6a:	f383 8811 	msr	BASEPRI, r3
 8006a6e:	f3bf 8f6f 	isb	sy
 8006a72:	f3bf 8f4f 	dsb	sy
 8006a76:	613b      	str	r3, [r7, #16]
}
 8006a78:	bf00      	nop
 8006a7a:	bf00      	nop
 8006a7c:	e7fd      	b.n	8006a7a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	3301      	adds	r3, #1
 8006a82:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a84:	79fb      	ldrb	r3, [r7, #7]
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a8e:	79fb      	ldrb	r3, [r7, #7]
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a96:	2b80      	cmp	r3, #128	@ 0x80
 8006a98:	d0f1      	beq.n	8006a7e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2b08      	cmp	r3, #8
 8006a9e:	d103      	bne.n	8006aa8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8006aa0:	4b27      	ldr	r3, [pc, #156]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e004      	b.n	8006ab2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f1c3 0307 	rsb	r3, r3, #7
 8006aae:	4a24      	ldr	r2, [pc, #144]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006ab0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ab2:	4b23      	ldr	r3, [pc, #140]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	4a21      	ldr	r2, [pc, #132]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006aba:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006abc:	4b20      	ldr	r3, [pc, #128]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8006b40 <xPortStartScheduler+0x1cc>)
 8006ac6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ace:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8006b44 <xPortStartScheduler+0x1d0>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b44 <xPortStartScheduler+0x1d0>)
 8006ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ada:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006adc:	4b19      	ldr	r3, [pc, #100]	@ (8006b44 <xPortStartScheduler+0x1d0>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a18      	ldr	r2, [pc, #96]	@ (8006b44 <xPortStartScheduler+0x1d0>)
 8006ae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ae6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8006ae8:	4b17      	ldr	r3, [pc, #92]	@ (8006b48 <xPortStartScheduler+0x1d4>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006aee:	f000 f8e5 	bl	8006cbc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006af2:	4b16      	ldr	r3, [pc, #88]	@ (8006b4c <xPortStartScheduler+0x1d8>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006af8:	f000 f904 	bl	8006d04 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006afc:	4b14      	ldr	r3, [pc, #80]	@ (8006b50 <xPortStartScheduler+0x1dc>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a13      	ldr	r2, [pc, #76]	@ (8006b50 <xPortStartScheduler+0x1dc>)
 8006b02:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b06:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006b08:	f7ff ff1e 	bl	8006948 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006b0c:	f7ff fd0e 	bl	800652c <vTaskSwitchContext>
    prvTaskExitError();
 8006b10:	f7ff fed2 	bl	80068b8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3730      	adds	r7, #48	@ 0x30
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	e000ed00 	.word	0xe000ed00
 8006b24:	410fc271 	.word	0x410fc271
 8006b28:	410fc270 	.word	0x410fc270
 8006b2c:	e000ed08 	.word	0xe000ed08
 8006b30:	08006921 	.word	0x08006921
 8006b34:	08006c11 	.word	0x08006c11
 8006b38:	e000e400 	.word	0xe000e400
 8006b3c:	200010b4 	.word	0x200010b4
 8006b40:	200010b8 	.word	0x200010b8
 8006b44:	e000ed20 	.word	0xe000ed20
 8006b48:	e000ed1c 	.word	0xe000ed1c
 8006b4c:	200000dc 	.word	0x200000dc
 8006b50:	e000ef34 	.word	0xe000ef34

08006b54 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
    __asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	607b      	str	r3, [r7, #4]
}
 8006b6c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006b6e:	4b10      	ldr	r3, [pc, #64]	@ (8006bb0 <vPortEnterCritical+0x5c>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3301      	adds	r3, #1
 8006b74:	4a0e      	ldr	r2, [pc, #56]	@ (8006bb0 <vPortEnterCritical+0x5c>)
 8006b76:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006b78:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <vPortEnterCritical+0x5c>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d110      	bne.n	8006ba2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b80:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <vPortEnterCritical+0x60>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00b      	beq.n	8006ba2 <vPortEnterCritical+0x4e>
    __asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	603b      	str	r3, [r7, #0]
}
 8006b9c:	bf00      	nop
 8006b9e:	bf00      	nop
 8006ba0:	e7fd      	b.n	8006b9e <vPortEnterCritical+0x4a>
    }
}
 8006ba2:	bf00      	nop
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	200000dc 	.word	0x200000dc
 8006bb4:	e000ed04 	.word	0xe000ed04

08006bb8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8006bbe:	4b12      	ldr	r3, [pc, #72]	@ (8006c08 <vPortExitCritical+0x50>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10b      	bne.n	8006bde <vPortExitCritical+0x26>
    __asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	607b      	str	r3, [r7, #4]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8006bde:	4b0a      	ldr	r3, [pc, #40]	@ (8006c08 <vPortExitCritical+0x50>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3b01      	subs	r3, #1
 8006be4:	4a08      	ldr	r2, [pc, #32]	@ (8006c08 <vPortExitCritical+0x50>)
 8006be6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006be8:	4b07      	ldr	r3, [pc, #28]	@ (8006c08 <vPortExitCritical+0x50>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d105      	bne.n	8006bfc <vPortExitCritical+0x44>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8006bfa:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr
 8006c08:	200000dc 	.word	0x200000dc
 8006c0c:	00000000 	.word	0x00000000

08006c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006c10:	f3ef 8009 	mrs	r0, PSP
 8006c14:	f3bf 8f6f 	isb	sy
 8006c18:	4b15      	ldr	r3, [pc, #84]	@ (8006c70 <pxCurrentTCBConst>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	f01e 0f10 	tst.w	lr, #16
 8006c20:	bf08      	it	eq
 8006c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2a:	6010      	str	r0, [r2, #0]
 8006c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c34:	f380 8811 	msr	BASEPRI, r0
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	f3bf 8f6f 	isb	sy
 8006c40:	f7ff fc74 	bl	800652c <vTaskSwitchContext>
 8006c44:	f04f 0000 	mov.w	r0, #0
 8006c48:	f380 8811 	msr	BASEPRI, r0
 8006c4c:	bc09      	pop	{r0, r3}
 8006c4e:	6819      	ldr	r1, [r3, #0]
 8006c50:	6808      	ldr	r0, [r1, #0]
 8006c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c56:	f01e 0f10 	tst.w	lr, #16
 8006c5a:	bf08      	it	eq
 8006c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c60:	f380 8809 	msr	PSP, r0
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	f3af 8000 	nop.w

08006c70 <pxCurrentTCBConst>:
 8006c70:	20000fb0 	.word	0x20000fb0
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006c74:	bf00      	nop
 8006c76:	bf00      	nop

08006c78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
    __asm volatile
 8006c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	607b      	str	r3, [r7, #4]
}
 8006c90:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006c92:	f7ff fb31 	bl	80062f8 <xTaskIncrementTick>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <SysTick_Handler+0x40>)
 8006c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ca2:	601a      	str	r2, [r3, #0]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	f383 8811 	msr	BASEPRI, r3
}
 8006cae:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8006cb0:	bf00      	nop
 8006cb2:	3708      	adds	r7, #8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	e000ed04 	.word	0xe000ed04

08006cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf0 <vPortSetupTimerInterrupt+0x34>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <vPortSetupTimerInterrupt+0x38>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf8 <vPortSetupTimerInterrupt+0x3c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8006cfc <vPortSetupTimerInterrupt+0x40>)
 8006cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd6:	099b      	lsrs	r3, r3, #6
 8006cd8:	4a09      	ldr	r2, [pc, #36]	@ (8006d00 <vPortSetupTimerInterrupt+0x44>)
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006cde:	4b04      	ldr	r3, [pc, #16]	@ (8006cf0 <vPortSetupTimerInterrupt+0x34>)
 8006ce0:	2207      	movs	r2, #7
 8006ce2:	601a      	str	r2, [r3, #0]
}
 8006ce4:	bf00      	nop
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	e000e010 	.word	0xe000e010
 8006cf4:	e000e018 	.word	0xe000e018
 8006cf8:	200000cc 	.word	0x200000cc
 8006cfc:	10624dd3 	.word	0x10624dd3
 8006d00:	e000e014 	.word	0xe000e014

08006d04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006d04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d14 <vPortEnableVFP+0x10>
 8006d08:	6801      	ldr	r1, [r0, #0]
 8006d0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d0e:	6001      	str	r1, [r0, #0]
 8006d10:	4770      	bx	lr
 8006d12:	0000      	.short	0x0000
 8006d14:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop

08006d1c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08e      	sub	sp, #56	@ 0x38
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d022      	beq.n	8006d74 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006d2e:	2308      	movs	r3, #8
 8006d30:	43db      	mvns	r3, r3
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d81b      	bhi.n	8006d70 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8006d38:	2208      	movs	r2, #8
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d014      	beq.n	8006d74 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f003 0307 	and.w	r3, r3, #7
 8006d50:	f1c3 0308 	rsb	r3, r3, #8
 8006d54:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	43db      	mvns	r3, r3
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d804      	bhi.n	8006d6a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	4413      	add	r3, r2
 8006d66:	607b      	str	r3, [r7, #4]
 8006d68:	e004      	b.n	8006d74 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	607b      	str	r3, [r7, #4]
 8006d6e:	e001      	b.n	8006d74 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8006d70:	2300      	movs	r3, #0
 8006d72:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8006d74:	f7ff f9aa 	bl	80060cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8006d78:	4b7a      	ldr	r3, [pc, #488]	@ (8006f64 <pvPortMalloc+0x248>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8006d80:	f000 f978 	bl	8007074 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f2c0 80d3 	blt.w	8006f32 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f000 80cf 	beq.w	8006f32 <pvPortMalloc+0x216>
 8006d94:	4b74      	ldr	r3, [pc, #464]	@ (8006f68 <pvPortMalloc+0x24c>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	f200 80c9 	bhi.w	8006f32 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006da0:	4b72      	ldr	r3, [pc, #456]	@ (8006f6c <pvPortMalloc+0x250>)
 8006da2:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8006da4:	4b71      	ldr	r3, [pc, #452]	@ (8006f6c <pvPortMalloc+0x250>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8006daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dac:	4a70      	ldr	r2, [pc, #448]	@ (8006f70 <pvPortMalloc+0x254>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d305      	bcc.n	8006dbe <pvPortMalloc+0xa2>
 8006db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db4:	4a6f      	ldr	r2, [pc, #444]	@ (8006f74 <pvPortMalloc+0x258>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d801      	bhi.n	8006dbe <pvPortMalloc+0xa2>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e000      	b.n	8006dc0 <pvPortMalloc+0xa4>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d129      	bne.n	8006e18 <pvPortMalloc+0xfc>
    __asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	623b      	str	r3, [r7, #32]
}
 8006dd6:	bf00      	nop
 8006dd8:	bf00      	nop
 8006dda:	e7fd      	b.n	8006dd8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8006ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dde:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8006de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8006de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de8:	4a61      	ldr	r2, [pc, #388]	@ (8006f70 <pvPortMalloc+0x254>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d305      	bcc.n	8006dfa <pvPortMalloc+0xde>
 8006dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006df0:	4a60      	ldr	r2, [pc, #384]	@ (8006f74 <pvPortMalloc+0x258>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d801      	bhi.n	8006dfa <pvPortMalloc+0xde>
 8006df6:	2301      	movs	r3, #1
 8006df8:	e000      	b.n	8006dfc <pvPortMalloc+0xe0>
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <pvPortMalloc+0xfc>
    __asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	61fb      	str	r3, [r7, #28]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8006e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d903      	bls.n	8006e2a <pvPortMalloc+0x10e>
 8006e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1d8      	bne.n	8006ddc <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8006f64 <pvPortMalloc+0x248>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d07e      	beq.n	8006f32 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2208      	movs	r2, #8
 8006e3a:	4413      	add	r3, r2
 8006e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8006e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e40:	4a4b      	ldr	r2, [pc, #300]	@ (8006f70 <pvPortMalloc+0x254>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d305      	bcc.n	8006e52 <pvPortMalloc+0x136>
 8006e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e48:	4a4a      	ldr	r2, [pc, #296]	@ (8006f74 <pvPortMalloc+0x258>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d801      	bhi.n	8006e52 <pvPortMalloc+0x136>
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e000      	b.n	8006e54 <pvPortMalloc+0x138>
 8006e52:	2300      	movs	r3, #0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d10b      	bne.n	8006e70 <pvPortMalloc+0x154>
    __asm volatile
 8006e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5c:	f383 8811 	msr	BASEPRI, r3
 8006e60:	f3bf 8f6f 	isb	sy
 8006e64:	f3bf 8f4f 	dsb	sy
 8006e68:	61bb      	str	r3, [r7, #24]
}
 8006e6a:	bf00      	nop
 8006e6c:	bf00      	nop
 8006e6e:	e7fd      	b.n	8006e6c <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e76:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8006e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d90b      	bls.n	8006e9a <pvPortMalloc+0x17e>
    __asm volatile
 8006e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e86:	f383 8811 	msr	BASEPRI, r3
 8006e8a:	f3bf 8f6f 	isb	sy
 8006e8e:	f3bf 8f4f 	dsb	sy
 8006e92:	617b      	str	r3, [r7, #20]
}
 8006e94:	bf00      	nop
 8006e96:	bf00      	nop
 8006e98:	e7fd      	b.n	8006e96 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	1ad2      	subs	r2, r2, r3
 8006ea2:	2308      	movs	r3, #8
 8006ea4:	005b      	lsls	r3, r3, #1
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d924      	bls.n	8006ef4 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006eaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4413      	add	r3, r2
 8006eb0:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb4:	f003 0307 	and.w	r3, r3, #7
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <pvPortMalloc+0x1b8>
    __asm volatile
 8006ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	613b      	str	r3, [r7, #16]
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	e7fd      	b.n	8006ed0 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	1ad2      	subs	r2, r2, r3
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8006ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eec:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8006eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef2:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8006f68 <pvPortMalloc+0x24c>)
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	4a1a      	ldr	r2, [pc, #104]	@ (8006f68 <pvPortMalloc+0x24c>)
 8006f00:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006f02:	4b19      	ldr	r3, [pc, #100]	@ (8006f68 <pvPortMalloc+0x24c>)
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	4b1c      	ldr	r3, [pc, #112]	@ (8006f78 <pvPortMalloc+0x25c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d203      	bcs.n	8006f16 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f0e:	4b16      	ldr	r3, [pc, #88]	@ (8006f68 <pvPortMalloc+0x24c>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a19      	ldr	r2, [pc, #100]	@ (8006f78 <pvPortMalloc+0x25c>)
 8006f14:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8006f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f20:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f24:	2200      	movs	r2, #0
 8006f26:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006f28:	4b14      	ldr	r3, [pc, #80]	@ (8006f7c <pvPortMalloc+0x260>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	4a13      	ldr	r2, [pc, #76]	@ (8006f7c <pvPortMalloc+0x260>)
 8006f30:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006f32:	f7ff f8d9 	bl	80060e8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f38:	f003 0307 	and.w	r3, r3, #7
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <pvPortMalloc+0x23c>
    __asm volatile
 8006f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f44:	f383 8811 	msr	BASEPRI, r3
 8006f48:	f3bf 8f6f 	isb	sy
 8006f4c:	f3bf 8f4f 	dsb	sy
 8006f50:	60fb      	str	r3, [r7, #12]
}
 8006f52:	bf00      	nop
 8006f54:	bf00      	nop
 8006f56:	e7fd      	b.n	8006f54 <pvPortMalloc+0x238>
    return pvReturn;
 8006f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3738      	adds	r7, #56	@ 0x38
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	2000b0c4 	.word	0x2000b0c4
 8006f68:	2000b0c8 	.word	0x2000b0c8
 8006f6c:	2000b0bc 	.word	0x2000b0bc
 8006f70:	200010bc 	.word	0x200010bc
 8006f74:	2000b0bb 	.word	0x2000b0bb
 8006f78:	2000b0cc 	.word	0x2000b0cc
 8006f7c:	2000b0d0 	.word	0x2000b0d0

08006f80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b088      	sub	sp, #32
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d064      	beq.n	800705c <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006f92:	2308      	movs	r3, #8
 8006f94:	425b      	negs	r3, r3
 8006f96:	69fa      	ldr	r2, [r7, #28]
 8006f98:	4413      	add	r3, r2
 8006f9a:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	4a30      	ldr	r2, [pc, #192]	@ (8007064 <vPortFree+0xe4>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d305      	bcc.n	8006fb4 <vPortFree+0x34>
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	4a2f      	ldr	r2, [pc, #188]	@ (8007068 <vPortFree+0xe8>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d801      	bhi.n	8006fb4 <vPortFree+0x34>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e000      	b.n	8006fb6 <vPortFree+0x36>
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <vPortFree+0x52>
    __asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	617b      	str	r3, [r7, #20]
}
 8006fcc:	bf00      	nop
 8006fce:	bf00      	nop
 8006fd0:	e7fd      	b.n	8006fce <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8006fd2:	69bb      	ldr	r3, [r7, #24]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	db0b      	blt.n	8006ff2 <vPortFree+0x72>
    __asm volatile
 8006fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fde:	f383 8811 	msr	BASEPRI, r3
 8006fe2:	f3bf 8f6f 	isb	sy
 8006fe6:	f3bf 8f4f 	dsb	sy
 8006fea:	613b      	str	r3, [r7, #16]
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	e7fd      	b.n	8006fee <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00b      	beq.n	8007012 <vPortFree+0x92>
    __asm volatile
 8006ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	60fb      	str	r3, [r7, #12]
}
 800700c:	bf00      	nop
 800700e:	bf00      	nop
 8007010:	e7fd      	b.n	800700e <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	0fdb      	lsrs	r3, r3, #31
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d01c      	beq.n	800705c <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d118      	bne.n	800705c <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8007036:	f7ff f849 	bl	80060cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800703a:	69bb      	ldr	r3, [r7, #24]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	4b0b      	ldr	r3, [pc, #44]	@ (800706c <vPortFree+0xec>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4413      	add	r3, r2
 8007044:	4a09      	ldr	r2, [pc, #36]	@ (800706c <vPortFree+0xec>)
 8007046:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007048:	69b8      	ldr	r0, [r7, #24]
 800704a:	f000 f86d 	bl	8007128 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800704e:	4b08      	ldr	r3, [pc, #32]	@ (8007070 <vPortFree+0xf0>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3301      	adds	r3, #1
 8007054:	4a06      	ldr	r2, [pc, #24]	@ (8007070 <vPortFree+0xf0>)
 8007056:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007058:	f7ff f846 	bl	80060e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800705c:	bf00      	nop
 800705e:	3720      	adds	r7, #32
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	200010bc 	.word	0x200010bc
 8007068:	2000b0bb 	.word	0x2000b0bb
 800706c:	2000b0c8 	.word	0x2000b0c8
 8007070:	2000b0d4 	.word	0x2000b0d4

08007074 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800707a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800707e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007080:	4b24      	ldr	r3, [pc, #144]	@ (8007114 <prvHeapInit+0xa0>)
 8007082:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f003 0307 	and.w	r3, r3, #7
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00c      	beq.n	80070a8 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3307      	adds	r3, #7
 8007092:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0307 	bic.w	r3, r3, #7
 800709a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800709c:	68ba      	ldr	r2, [r7, #8]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	4a1c      	ldr	r2, [pc, #112]	@ (8007114 <prvHeapInit+0xa0>)
 80070a4:	4413      	add	r3, r2
 80070a6:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007118 <prvHeapInit+0xa4>)
 80070ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80070ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007118 <prvHeapInit+0xa4>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	4413      	add	r3, r2
 80070ba:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80070bc:	2208      	movs	r2, #8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	1a9b      	subs	r3, r3, r2
 80070c2:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f023 0307 	bic.w	r3, r3, #7
 80070ca:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a13      	ldr	r2, [pc, #76]	@ (800711c <prvHeapInit+0xa8>)
 80070d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80070d2:	4b12      	ldr	r3, [pc, #72]	@ (800711c <prvHeapInit+0xa8>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2200      	movs	r2, #0
 80070d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80070da:	4b10      	ldr	r3, [pc, #64]	@ (800711c <prvHeapInit+0xa8>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2200      	movs	r2, #0
 80070e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	1ad2      	subs	r2, r2, r3
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80070f0:	4b0a      	ldr	r3, [pc, #40]	@ (800711c <prvHeapInit+0xa8>)
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	4a08      	ldr	r2, [pc, #32]	@ (8007120 <prvHeapInit+0xac>)
 80070fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	4a07      	ldr	r2, [pc, #28]	@ (8007124 <prvHeapInit+0xb0>)
 8007106:	6013      	str	r3, [r2, #0]
}
 8007108:	bf00      	nop
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr
 8007114:	200010bc 	.word	0x200010bc
 8007118:	2000b0bc 	.word	0x2000b0bc
 800711c:	2000b0c4 	.word	0x2000b0c4
 8007120:	2000b0cc 	.word	0x2000b0cc
 8007124:	2000b0c8 	.word	0x2000b0c8

08007128 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007128:	b480      	push	{r7}
 800712a:	b087      	sub	sp, #28
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8007130:	4b36      	ldr	r3, [pc, #216]	@ (800720c <prvInsertBlockIntoFreeList+0xe4>)
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	e002      	b.n	800713c <prvInsertBlockIntoFreeList+0x14>
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	429a      	cmp	r2, r3
 8007144:	d8f7      	bhi.n	8007136 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	4a30      	ldr	r2, [pc, #192]	@ (800720c <prvInsertBlockIntoFreeList+0xe4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d018      	beq.n	8007180 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	4a2f      	ldr	r2, [pc, #188]	@ (8007210 <prvInsertBlockIntoFreeList+0xe8>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d305      	bcc.n	8007162 <prvInsertBlockIntoFreeList+0x3a>
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	4a2e      	ldr	r2, [pc, #184]	@ (8007214 <prvInsertBlockIntoFreeList+0xec>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d801      	bhi.n	8007162 <prvInsertBlockIntoFreeList+0x3a>
 800715e:	2301      	movs	r3, #1
 8007160:	e000      	b.n	8007164 <prvInsertBlockIntoFreeList+0x3c>
 8007162:	2300      	movs	r3, #0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	60fb      	str	r3, [r7, #12]
}
 800717a:	bf00      	nop
 800717c:	bf00      	nop
 800717e:	e7fd      	b.n	800717c <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4413      	add	r3, r2
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	429a      	cmp	r2, r3
 8007190:	d108      	bne.n	80071a4 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	441a      	add	r2, r3
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	441a      	add	r2, r3
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d118      	bne.n	80071ea <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	4b16      	ldr	r3, [pc, #88]	@ (8007218 <prvInsertBlockIntoFreeList+0xf0>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d00d      	beq.n	80071e0 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	441a      	add	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	601a      	str	r2, [r3, #0]
 80071de:	e008      	b.n	80071f2 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80071e0:	4b0d      	ldr	r3, [pc, #52]	@ (8007218 <prvInsertBlockIntoFreeList+0xf0>)
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	601a      	str	r2, [r3, #0]
 80071e8:	e003      	b.n	80071f2 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d002      	beq.n	8007200 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007200:	bf00      	nop
 8007202:	371c      	adds	r7, #28
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr
 800720c:	2000b0bc 	.word	0x2000b0bc
 8007210:	200010bc 	.word	0x200010bc
 8007214:	2000b0bb 	.word	0x2000b0bb
 8007218:	2000b0c4 	.word	0x2000b0c4

0800721c <atoi>:
 800721c:	220a      	movs	r2, #10
 800721e:	2100      	movs	r1, #0
 8007220:	f000 b87a 	b.w	8007318 <strtol>

08007224 <_strtol_l.constprop.0>:
 8007224:	2b24      	cmp	r3, #36	@ 0x24
 8007226:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800722a:	4686      	mov	lr, r0
 800722c:	4690      	mov	r8, r2
 800722e:	d801      	bhi.n	8007234 <_strtol_l.constprop.0+0x10>
 8007230:	2b01      	cmp	r3, #1
 8007232:	d106      	bne.n	8007242 <_strtol_l.constprop.0+0x1e>
 8007234:	f000 f8b6 	bl	80073a4 <__errno>
 8007238:	2316      	movs	r3, #22
 800723a:	6003      	str	r3, [r0, #0]
 800723c:	2000      	movs	r0, #0
 800723e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007242:	4834      	ldr	r0, [pc, #208]	@ (8007314 <_strtol_l.constprop.0+0xf0>)
 8007244:	460d      	mov	r5, r1
 8007246:	462a      	mov	r2, r5
 8007248:	f815 4b01 	ldrb.w	r4, [r5], #1
 800724c:	5d06      	ldrb	r6, [r0, r4]
 800724e:	f016 0608 	ands.w	r6, r6, #8
 8007252:	d1f8      	bne.n	8007246 <_strtol_l.constprop.0+0x22>
 8007254:	2c2d      	cmp	r4, #45	@ 0x2d
 8007256:	d12d      	bne.n	80072b4 <_strtol_l.constprop.0+0x90>
 8007258:	782c      	ldrb	r4, [r5, #0]
 800725a:	2601      	movs	r6, #1
 800725c:	1c95      	adds	r5, r2, #2
 800725e:	f033 0210 	bics.w	r2, r3, #16
 8007262:	d109      	bne.n	8007278 <_strtol_l.constprop.0+0x54>
 8007264:	2c30      	cmp	r4, #48	@ 0x30
 8007266:	d12a      	bne.n	80072be <_strtol_l.constprop.0+0x9a>
 8007268:	782a      	ldrb	r2, [r5, #0]
 800726a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800726e:	2a58      	cmp	r2, #88	@ 0x58
 8007270:	d125      	bne.n	80072be <_strtol_l.constprop.0+0x9a>
 8007272:	786c      	ldrb	r4, [r5, #1]
 8007274:	2310      	movs	r3, #16
 8007276:	3502      	adds	r5, #2
 8007278:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800727c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007280:	2200      	movs	r2, #0
 8007282:	fbbc f9f3 	udiv	r9, ip, r3
 8007286:	4610      	mov	r0, r2
 8007288:	fb03 ca19 	mls	sl, r3, r9, ip
 800728c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007290:	2f09      	cmp	r7, #9
 8007292:	d81b      	bhi.n	80072cc <_strtol_l.constprop.0+0xa8>
 8007294:	463c      	mov	r4, r7
 8007296:	42a3      	cmp	r3, r4
 8007298:	dd27      	ble.n	80072ea <_strtol_l.constprop.0+0xc6>
 800729a:	1c57      	adds	r7, r2, #1
 800729c:	d007      	beq.n	80072ae <_strtol_l.constprop.0+0x8a>
 800729e:	4581      	cmp	r9, r0
 80072a0:	d320      	bcc.n	80072e4 <_strtol_l.constprop.0+0xc0>
 80072a2:	d101      	bne.n	80072a8 <_strtol_l.constprop.0+0x84>
 80072a4:	45a2      	cmp	sl, r4
 80072a6:	db1d      	blt.n	80072e4 <_strtol_l.constprop.0+0xc0>
 80072a8:	fb00 4003 	mla	r0, r0, r3, r4
 80072ac:	2201      	movs	r2, #1
 80072ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072b2:	e7eb      	b.n	800728c <_strtol_l.constprop.0+0x68>
 80072b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80072b6:	bf04      	itt	eq
 80072b8:	782c      	ldrbeq	r4, [r5, #0]
 80072ba:	1c95      	addeq	r5, r2, #2
 80072bc:	e7cf      	b.n	800725e <_strtol_l.constprop.0+0x3a>
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1da      	bne.n	8007278 <_strtol_l.constprop.0+0x54>
 80072c2:	2c30      	cmp	r4, #48	@ 0x30
 80072c4:	bf0c      	ite	eq
 80072c6:	2308      	moveq	r3, #8
 80072c8:	230a      	movne	r3, #10
 80072ca:	e7d5      	b.n	8007278 <_strtol_l.constprop.0+0x54>
 80072cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80072d0:	2f19      	cmp	r7, #25
 80072d2:	d801      	bhi.n	80072d8 <_strtol_l.constprop.0+0xb4>
 80072d4:	3c37      	subs	r4, #55	@ 0x37
 80072d6:	e7de      	b.n	8007296 <_strtol_l.constprop.0+0x72>
 80072d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80072dc:	2f19      	cmp	r7, #25
 80072de:	d804      	bhi.n	80072ea <_strtol_l.constprop.0+0xc6>
 80072e0:	3c57      	subs	r4, #87	@ 0x57
 80072e2:	e7d8      	b.n	8007296 <_strtol_l.constprop.0+0x72>
 80072e4:	f04f 32ff 	mov.w	r2, #4294967295
 80072e8:	e7e1      	b.n	80072ae <_strtol_l.constprop.0+0x8a>
 80072ea:	1c53      	adds	r3, r2, #1
 80072ec:	d108      	bne.n	8007300 <_strtol_l.constprop.0+0xdc>
 80072ee:	2322      	movs	r3, #34	@ 0x22
 80072f0:	f8ce 3000 	str.w	r3, [lr]
 80072f4:	4660      	mov	r0, ip
 80072f6:	f1b8 0f00 	cmp.w	r8, #0
 80072fa:	d0a0      	beq.n	800723e <_strtol_l.constprop.0+0x1a>
 80072fc:	1e69      	subs	r1, r5, #1
 80072fe:	e006      	b.n	800730e <_strtol_l.constprop.0+0xea>
 8007300:	b106      	cbz	r6, 8007304 <_strtol_l.constprop.0+0xe0>
 8007302:	4240      	negs	r0, r0
 8007304:	f1b8 0f00 	cmp.w	r8, #0
 8007308:	d099      	beq.n	800723e <_strtol_l.constprop.0+0x1a>
 800730a:	2a00      	cmp	r2, #0
 800730c:	d1f6      	bne.n	80072fc <_strtol_l.constprop.0+0xd8>
 800730e:	f8c8 1000 	str.w	r1, [r8]
 8007312:	e794      	b.n	800723e <_strtol_l.constprop.0+0x1a>
 8007314:	08008179 	.word	0x08008179

08007318 <strtol>:
 8007318:	4613      	mov	r3, r2
 800731a:	460a      	mov	r2, r1
 800731c:	4601      	mov	r1, r0
 800731e:	4802      	ldr	r0, [pc, #8]	@ (8007328 <strtol+0x10>)
 8007320:	6800      	ldr	r0, [r0, #0]
 8007322:	f7ff bf7f 	b.w	8007224 <_strtol_l.constprop.0>
 8007326:	bf00      	nop
 8007328:	200000e0 	.word	0x200000e0

0800732c <sniprintf>:
 800732c:	b40c      	push	{r2, r3}
 800732e:	b530      	push	{r4, r5, lr}
 8007330:	4b17      	ldr	r3, [pc, #92]	@ (8007390 <sniprintf+0x64>)
 8007332:	1e0c      	subs	r4, r1, #0
 8007334:	681d      	ldr	r5, [r3, #0]
 8007336:	b09d      	sub	sp, #116	@ 0x74
 8007338:	da08      	bge.n	800734c <sniprintf+0x20>
 800733a:	238b      	movs	r3, #139	@ 0x8b
 800733c:	602b      	str	r3, [r5, #0]
 800733e:	f04f 30ff 	mov.w	r0, #4294967295
 8007342:	b01d      	add	sp, #116	@ 0x74
 8007344:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007348:	b002      	add	sp, #8
 800734a:	4770      	bx	lr
 800734c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007350:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007354:	bf14      	ite	ne
 8007356:	f104 33ff 	addne.w	r3, r4, #4294967295
 800735a:	4623      	moveq	r3, r4
 800735c:	9304      	str	r3, [sp, #16]
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007364:	9002      	str	r0, [sp, #8]
 8007366:	9006      	str	r0, [sp, #24]
 8007368:	f8ad 3016 	strh.w	r3, [sp, #22]
 800736c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800736e:	ab21      	add	r3, sp, #132	@ 0x84
 8007370:	a902      	add	r1, sp, #8
 8007372:	4628      	mov	r0, r5
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	f000 f9ab 	bl	80076d0 <_svfiprintf_r>
 800737a:	1c43      	adds	r3, r0, #1
 800737c:	bfbc      	itt	lt
 800737e:	238b      	movlt	r3, #139	@ 0x8b
 8007380:	602b      	strlt	r3, [r5, #0]
 8007382:	2c00      	cmp	r4, #0
 8007384:	d0dd      	beq.n	8007342 <sniprintf+0x16>
 8007386:	9b02      	ldr	r3, [sp, #8]
 8007388:	2200      	movs	r2, #0
 800738a:	701a      	strb	r2, [r3, #0]
 800738c:	e7d9      	b.n	8007342 <sniprintf+0x16>
 800738e:	bf00      	nop
 8007390:	200000e0 	.word	0x200000e0

08007394 <memset>:
 8007394:	4402      	add	r2, r0
 8007396:	4603      	mov	r3, r0
 8007398:	4293      	cmp	r3, r2
 800739a:	d100      	bne.n	800739e <memset+0xa>
 800739c:	4770      	bx	lr
 800739e:	f803 1b01 	strb.w	r1, [r3], #1
 80073a2:	e7f9      	b.n	8007398 <memset+0x4>

080073a4 <__errno>:
 80073a4:	4b01      	ldr	r3, [pc, #4]	@ (80073ac <__errno+0x8>)
 80073a6:	6818      	ldr	r0, [r3, #0]
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	200000e0 	.word	0x200000e0

080073b0 <__libc_init_array>:
 80073b0:	b570      	push	{r4, r5, r6, lr}
 80073b2:	4d0d      	ldr	r5, [pc, #52]	@ (80073e8 <__libc_init_array+0x38>)
 80073b4:	4c0d      	ldr	r4, [pc, #52]	@ (80073ec <__libc_init_array+0x3c>)
 80073b6:	1b64      	subs	r4, r4, r5
 80073b8:	10a4      	asrs	r4, r4, #2
 80073ba:	2600      	movs	r6, #0
 80073bc:	42a6      	cmp	r6, r4
 80073be:	d109      	bne.n	80073d4 <__libc_init_array+0x24>
 80073c0:	4d0b      	ldr	r5, [pc, #44]	@ (80073f0 <__libc_init_array+0x40>)
 80073c2:	4c0c      	ldr	r4, [pc, #48]	@ (80073f4 <__libc_init_array+0x44>)
 80073c4:	f000 fc6e 	bl	8007ca4 <_init>
 80073c8:	1b64      	subs	r4, r4, r5
 80073ca:	10a4      	asrs	r4, r4, #2
 80073cc:	2600      	movs	r6, #0
 80073ce:	42a6      	cmp	r6, r4
 80073d0:	d105      	bne.n	80073de <__libc_init_array+0x2e>
 80073d2:	bd70      	pop	{r4, r5, r6, pc}
 80073d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d8:	4798      	blx	r3
 80073da:	3601      	adds	r6, #1
 80073dc:	e7ee      	b.n	80073bc <__libc_init_array+0xc>
 80073de:	f855 3b04 	ldr.w	r3, [r5], #4
 80073e2:	4798      	blx	r3
 80073e4:	3601      	adds	r6, #1
 80073e6:	e7f2      	b.n	80073ce <__libc_init_array+0x1e>
 80073e8:	080082b4 	.word	0x080082b4
 80073ec:	080082b4 	.word	0x080082b4
 80073f0:	080082b4 	.word	0x080082b4
 80073f4:	080082b8 	.word	0x080082b8

080073f8 <__retarget_lock_acquire_recursive>:
 80073f8:	4770      	bx	lr

080073fa <__retarget_lock_release_recursive>:
 80073fa:	4770      	bx	lr

080073fc <strcpy>:
 80073fc:	4603      	mov	r3, r0
 80073fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007402:	f803 2b01 	strb.w	r2, [r3], #1
 8007406:	2a00      	cmp	r2, #0
 8007408:	d1f9      	bne.n	80073fe <strcpy+0x2>
 800740a:	4770      	bx	lr

0800740c <memcpy>:
 800740c:	440a      	add	r2, r1
 800740e:	4291      	cmp	r1, r2
 8007410:	f100 33ff 	add.w	r3, r0, #4294967295
 8007414:	d100      	bne.n	8007418 <memcpy+0xc>
 8007416:	4770      	bx	lr
 8007418:	b510      	push	{r4, lr}
 800741a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800741e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007422:	4291      	cmp	r1, r2
 8007424:	d1f9      	bne.n	800741a <memcpy+0xe>
 8007426:	bd10      	pop	{r4, pc}

08007428 <_free_r>:
 8007428:	b538      	push	{r3, r4, r5, lr}
 800742a:	4605      	mov	r5, r0
 800742c:	2900      	cmp	r1, #0
 800742e:	d041      	beq.n	80074b4 <_free_r+0x8c>
 8007430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007434:	1f0c      	subs	r4, r1, #4
 8007436:	2b00      	cmp	r3, #0
 8007438:	bfb8      	it	lt
 800743a:	18e4      	addlt	r4, r4, r3
 800743c:	f000 f8e0 	bl	8007600 <__malloc_lock>
 8007440:	4a1d      	ldr	r2, [pc, #116]	@ (80074b8 <_free_r+0x90>)
 8007442:	6813      	ldr	r3, [r2, #0]
 8007444:	b933      	cbnz	r3, 8007454 <_free_r+0x2c>
 8007446:	6063      	str	r3, [r4, #4]
 8007448:	6014      	str	r4, [r2, #0]
 800744a:	4628      	mov	r0, r5
 800744c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007450:	f000 b8dc 	b.w	800760c <__malloc_unlock>
 8007454:	42a3      	cmp	r3, r4
 8007456:	d908      	bls.n	800746a <_free_r+0x42>
 8007458:	6820      	ldr	r0, [r4, #0]
 800745a:	1821      	adds	r1, r4, r0
 800745c:	428b      	cmp	r3, r1
 800745e:	bf01      	itttt	eq
 8007460:	6819      	ldreq	r1, [r3, #0]
 8007462:	685b      	ldreq	r3, [r3, #4]
 8007464:	1809      	addeq	r1, r1, r0
 8007466:	6021      	streq	r1, [r4, #0]
 8007468:	e7ed      	b.n	8007446 <_free_r+0x1e>
 800746a:	461a      	mov	r2, r3
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	b10b      	cbz	r3, 8007474 <_free_r+0x4c>
 8007470:	42a3      	cmp	r3, r4
 8007472:	d9fa      	bls.n	800746a <_free_r+0x42>
 8007474:	6811      	ldr	r1, [r2, #0]
 8007476:	1850      	adds	r0, r2, r1
 8007478:	42a0      	cmp	r0, r4
 800747a:	d10b      	bne.n	8007494 <_free_r+0x6c>
 800747c:	6820      	ldr	r0, [r4, #0]
 800747e:	4401      	add	r1, r0
 8007480:	1850      	adds	r0, r2, r1
 8007482:	4283      	cmp	r3, r0
 8007484:	6011      	str	r1, [r2, #0]
 8007486:	d1e0      	bne.n	800744a <_free_r+0x22>
 8007488:	6818      	ldr	r0, [r3, #0]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	6053      	str	r3, [r2, #4]
 800748e:	4408      	add	r0, r1
 8007490:	6010      	str	r0, [r2, #0]
 8007492:	e7da      	b.n	800744a <_free_r+0x22>
 8007494:	d902      	bls.n	800749c <_free_r+0x74>
 8007496:	230c      	movs	r3, #12
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	e7d6      	b.n	800744a <_free_r+0x22>
 800749c:	6820      	ldr	r0, [r4, #0]
 800749e:	1821      	adds	r1, r4, r0
 80074a0:	428b      	cmp	r3, r1
 80074a2:	bf04      	itt	eq
 80074a4:	6819      	ldreq	r1, [r3, #0]
 80074a6:	685b      	ldreq	r3, [r3, #4]
 80074a8:	6063      	str	r3, [r4, #4]
 80074aa:	bf04      	itt	eq
 80074ac:	1809      	addeq	r1, r1, r0
 80074ae:	6021      	streq	r1, [r4, #0]
 80074b0:	6054      	str	r4, [r2, #4]
 80074b2:	e7ca      	b.n	800744a <_free_r+0x22>
 80074b4:	bd38      	pop	{r3, r4, r5, pc}
 80074b6:	bf00      	nop
 80074b8:	2000b21c 	.word	0x2000b21c

080074bc <sbrk_aligned>:
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	4e0f      	ldr	r6, [pc, #60]	@ (80074fc <sbrk_aligned+0x40>)
 80074c0:	460c      	mov	r4, r1
 80074c2:	6831      	ldr	r1, [r6, #0]
 80074c4:	4605      	mov	r5, r0
 80074c6:	b911      	cbnz	r1, 80074ce <sbrk_aligned+0x12>
 80074c8:	f000 fba6 	bl	8007c18 <_sbrk_r>
 80074cc:	6030      	str	r0, [r6, #0]
 80074ce:	4621      	mov	r1, r4
 80074d0:	4628      	mov	r0, r5
 80074d2:	f000 fba1 	bl	8007c18 <_sbrk_r>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d103      	bne.n	80074e2 <sbrk_aligned+0x26>
 80074da:	f04f 34ff 	mov.w	r4, #4294967295
 80074de:	4620      	mov	r0, r4
 80074e0:	bd70      	pop	{r4, r5, r6, pc}
 80074e2:	1cc4      	adds	r4, r0, #3
 80074e4:	f024 0403 	bic.w	r4, r4, #3
 80074e8:	42a0      	cmp	r0, r4
 80074ea:	d0f8      	beq.n	80074de <sbrk_aligned+0x22>
 80074ec:	1a21      	subs	r1, r4, r0
 80074ee:	4628      	mov	r0, r5
 80074f0:	f000 fb92 	bl	8007c18 <_sbrk_r>
 80074f4:	3001      	adds	r0, #1
 80074f6:	d1f2      	bne.n	80074de <sbrk_aligned+0x22>
 80074f8:	e7ef      	b.n	80074da <sbrk_aligned+0x1e>
 80074fa:	bf00      	nop
 80074fc:	2000b218 	.word	0x2000b218

08007500 <_malloc_r>:
 8007500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007504:	1ccd      	adds	r5, r1, #3
 8007506:	f025 0503 	bic.w	r5, r5, #3
 800750a:	3508      	adds	r5, #8
 800750c:	2d0c      	cmp	r5, #12
 800750e:	bf38      	it	cc
 8007510:	250c      	movcc	r5, #12
 8007512:	2d00      	cmp	r5, #0
 8007514:	4606      	mov	r6, r0
 8007516:	db01      	blt.n	800751c <_malloc_r+0x1c>
 8007518:	42a9      	cmp	r1, r5
 800751a:	d904      	bls.n	8007526 <_malloc_r+0x26>
 800751c:	230c      	movs	r3, #12
 800751e:	6033      	str	r3, [r6, #0]
 8007520:	2000      	movs	r0, #0
 8007522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007526:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075fc <_malloc_r+0xfc>
 800752a:	f000 f869 	bl	8007600 <__malloc_lock>
 800752e:	f8d8 3000 	ldr.w	r3, [r8]
 8007532:	461c      	mov	r4, r3
 8007534:	bb44      	cbnz	r4, 8007588 <_malloc_r+0x88>
 8007536:	4629      	mov	r1, r5
 8007538:	4630      	mov	r0, r6
 800753a:	f7ff ffbf 	bl	80074bc <sbrk_aligned>
 800753e:	1c43      	adds	r3, r0, #1
 8007540:	4604      	mov	r4, r0
 8007542:	d158      	bne.n	80075f6 <_malloc_r+0xf6>
 8007544:	f8d8 4000 	ldr.w	r4, [r8]
 8007548:	4627      	mov	r7, r4
 800754a:	2f00      	cmp	r7, #0
 800754c:	d143      	bne.n	80075d6 <_malloc_r+0xd6>
 800754e:	2c00      	cmp	r4, #0
 8007550:	d04b      	beq.n	80075ea <_malloc_r+0xea>
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	4639      	mov	r1, r7
 8007556:	4630      	mov	r0, r6
 8007558:	eb04 0903 	add.w	r9, r4, r3
 800755c:	f000 fb5c 	bl	8007c18 <_sbrk_r>
 8007560:	4581      	cmp	r9, r0
 8007562:	d142      	bne.n	80075ea <_malloc_r+0xea>
 8007564:	6821      	ldr	r1, [r4, #0]
 8007566:	1a6d      	subs	r5, r5, r1
 8007568:	4629      	mov	r1, r5
 800756a:	4630      	mov	r0, r6
 800756c:	f7ff ffa6 	bl	80074bc <sbrk_aligned>
 8007570:	3001      	adds	r0, #1
 8007572:	d03a      	beq.n	80075ea <_malloc_r+0xea>
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	442b      	add	r3, r5
 8007578:	6023      	str	r3, [r4, #0]
 800757a:	f8d8 3000 	ldr.w	r3, [r8]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	bb62      	cbnz	r2, 80075dc <_malloc_r+0xdc>
 8007582:	f8c8 7000 	str.w	r7, [r8]
 8007586:	e00f      	b.n	80075a8 <_malloc_r+0xa8>
 8007588:	6822      	ldr	r2, [r4, #0]
 800758a:	1b52      	subs	r2, r2, r5
 800758c:	d420      	bmi.n	80075d0 <_malloc_r+0xd0>
 800758e:	2a0b      	cmp	r2, #11
 8007590:	d917      	bls.n	80075c2 <_malloc_r+0xc2>
 8007592:	1961      	adds	r1, r4, r5
 8007594:	42a3      	cmp	r3, r4
 8007596:	6025      	str	r5, [r4, #0]
 8007598:	bf18      	it	ne
 800759a:	6059      	strne	r1, [r3, #4]
 800759c:	6863      	ldr	r3, [r4, #4]
 800759e:	bf08      	it	eq
 80075a0:	f8c8 1000 	streq.w	r1, [r8]
 80075a4:	5162      	str	r2, [r4, r5]
 80075a6:	604b      	str	r3, [r1, #4]
 80075a8:	4630      	mov	r0, r6
 80075aa:	f000 f82f 	bl	800760c <__malloc_unlock>
 80075ae:	f104 000b 	add.w	r0, r4, #11
 80075b2:	1d23      	adds	r3, r4, #4
 80075b4:	f020 0007 	bic.w	r0, r0, #7
 80075b8:	1ac2      	subs	r2, r0, r3
 80075ba:	bf1c      	itt	ne
 80075bc:	1a1b      	subne	r3, r3, r0
 80075be:	50a3      	strne	r3, [r4, r2]
 80075c0:	e7af      	b.n	8007522 <_malloc_r+0x22>
 80075c2:	6862      	ldr	r2, [r4, #4]
 80075c4:	42a3      	cmp	r3, r4
 80075c6:	bf0c      	ite	eq
 80075c8:	f8c8 2000 	streq.w	r2, [r8]
 80075cc:	605a      	strne	r2, [r3, #4]
 80075ce:	e7eb      	b.n	80075a8 <_malloc_r+0xa8>
 80075d0:	4623      	mov	r3, r4
 80075d2:	6864      	ldr	r4, [r4, #4]
 80075d4:	e7ae      	b.n	8007534 <_malloc_r+0x34>
 80075d6:	463c      	mov	r4, r7
 80075d8:	687f      	ldr	r7, [r7, #4]
 80075da:	e7b6      	b.n	800754a <_malloc_r+0x4a>
 80075dc:	461a      	mov	r2, r3
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	42a3      	cmp	r3, r4
 80075e2:	d1fb      	bne.n	80075dc <_malloc_r+0xdc>
 80075e4:	2300      	movs	r3, #0
 80075e6:	6053      	str	r3, [r2, #4]
 80075e8:	e7de      	b.n	80075a8 <_malloc_r+0xa8>
 80075ea:	230c      	movs	r3, #12
 80075ec:	6033      	str	r3, [r6, #0]
 80075ee:	4630      	mov	r0, r6
 80075f0:	f000 f80c 	bl	800760c <__malloc_unlock>
 80075f4:	e794      	b.n	8007520 <_malloc_r+0x20>
 80075f6:	6005      	str	r5, [r0, #0]
 80075f8:	e7d6      	b.n	80075a8 <_malloc_r+0xa8>
 80075fa:	bf00      	nop
 80075fc:	2000b21c 	.word	0x2000b21c

08007600 <__malloc_lock>:
 8007600:	4801      	ldr	r0, [pc, #4]	@ (8007608 <__malloc_lock+0x8>)
 8007602:	f7ff bef9 	b.w	80073f8 <__retarget_lock_acquire_recursive>
 8007606:	bf00      	nop
 8007608:	2000b214 	.word	0x2000b214

0800760c <__malloc_unlock>:
 800760c:	4801      	ldr	r0, [pc, #4]	@ (8007614 <__malloc_unlock+0x8>)
 800760e:	f7ff bef4 	b.w	80073fa <__retarget_lock_release_recursive>
 8007612:	bf00      	nop
 8007614:	2000b214 	.word	0x2000b214

08007618 <__ssputs_r>:
 8007618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800761c:	688e      	ldr	r6, [r1, #8]
 800761e:	461f      	mov	r7, r3
 8007620:	42be      	cmp	r6, r7
 8007622:	680b      	ldr	r3, [r1, #0]
 8007624:	4682      	mov	sl, r0
 8007626:	460c      	mov	r4, r1
 8007628:	4690      	mov	r8, r2
 800762a:	d82d      	bhi.n	8007688 <__ssputs_r+0x70>
 800762c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007630:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007634:	d026      	beq.n	8007684 <__ssputs_r+0x6c>
 8007636:	6965      	ldr	r5, [r4, #20]
 8007638:	6909      	ldr	r1, [r1, #16]
 800763a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800763e:	eba3 0901 	sub.w	r9, r3, r1
 8007642:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007646:	1c7b      	adds	r3, r7, #1
 8007648:	444b      	add	r3, r9
 800764a:	106d      	asrs	r5, r5, #1
 800764c:	429d      	cmp	r5, r3
 800764e:	bf38      	it	cc
 8007650:	461d      	movcc	r5, r3
 8007652:	0553      	lsls	r3, r2, #21
 8007654:	d527      	bpl.n	80076a6 <__ssputs_r+0x8e>
 8007656:	4629      	mov	r1, r5
 8007658:	f7ff ff52 	bl	8007500 <_malloc_r>
 800765c:	4606      	mov	r6, r0
 800765e:	b360      	cbz	r0, 80076ba <__ssputs_r+0xa2>
 8007660:	6921      	ldr	r1, [r4, #16]
 8007662:	464a      	mov	r2, r9
 8007664:	f7ff fed2 	bl	800740c <memcpy>
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800766e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007672:	81a3      	strh	r3, [r4, #12]
 8007674:	6126      	str	r6, [r4, #16]
 8007676:	6165      	str	r5, [r4, #20]
 8007678:	444e      	add	r6, r9
 800767a:	eba5 0509 	sub.w	r5, r5, r9
 800767e:	6026      	str	r6, [r4, #0]
 8007680:	60a5      	str	r5, [r4, #8]
 8007682:	463e      	mov	r6, r7
 8007684:	42be      	cmp	r6, r7
 8007686:	d900      	bls.n	800768a <__ssputs_r+0x72>
 8007688:	463e      	mov	r6, r7
 800768a:	6820      	ldr	r0, [r4, #0]
 800768c:	4632      	mov	r2, r6
 800768e:	4641      	mov	r1, r8
 8007690:	f000 faa8 	bl	8007be4 <memmove>
 8007694:	68a3      	ldr	r3, [r4, #8]
 8007696:	1b9b      	subs	r3, r3, r6
 8007698:	60a3      	str	r3, [r4, #8]
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	4433      	add	r3, r6
 800769e:	6023      	str	r3, [r4, #0]
 80076a0:	2000      	movs	r0, #0
 80076a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a6:	462a      	mov	r2, r5
 80076a8:	f000 fac6 	bl	8007c38 <_realloc_r>
 80076ac:	4606      	mov	r6, r0
 80076ae:	2800      	cmp	r0, #0
 80076b0:	d1e0      	bne.n	8007674 <__ssputs_r+0x5c>
 80076b2:	6921      	ldr	r1, [r4, #16]
 80076b4:	4650      	mov	r0, sl
 80076b6:	f7ff feb7 	bl	8007428 <_free_r>
 80076ba:	230c      	movs	r3, #12
 80076bc:	f8ca 3000 	str.w	r3, [sl]
 80076c0:	89a3      	ldrh	r3, [r4, #12]
 80076c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076c6:	81a3      	strh	r3, [r4, #12]
 80076c8:	f04f 30ff 	mov.w	r0, #4294967295
 80076cc:	e7e9      	b.n	80076a2 <__ssputs_r+0x8a>
	...

080076d0 <_svfiprintf_r>:
 80076d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d4:	4698      	mov	r8, r3
 80076d6:	898b      	ldrh	r3, [r1, #12]
 80076d8:	061b      	lsls	r3, r3, #24
 80076da:	b09d      	sub	sp, #116	@ 0x74
 80076dc:	4607      	mov	r7, r0
 80076de:	460d      	mov	r5, r1
 80076e0:	4614      	mov	r4, r2
 80076e2:	d510      	bpl.n	8007706 <_svfiprintf_r+0x36>
 80076e4:	690b      	ldr	r3, [r1, #16]
 80076e6:	b973      	cbnz	r3, 8007706 <_svfiprintf_r+0x36>
 80076e8:	2140      	movs	r1, #64	@ 0x40
 80076ea:	f7ff ff09 	bl	8007500 <_malloc_r>
 80076ee:	6028      	str	r0, [r5, #0]
 80076f0:	6128      	str	r0, [r5, #16]
 80076f2:	b930      	cbnz	r0, 8007702 <_svfiprintf_r+0x32>
 80076f4:	230c      	movs	r3, #12
 80076f6:	603b      	str	r3, [r7, #0]
 80076f8:	f04f 30ff 	mov.w	r0, #4294967295
 80076fc:	b01d      	add	sp, #116	@ 0x74
 80076fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007702:	2340      	movs	r3, #64	@ 0x40
 8007704:	616b      	str	r3, [r5, #20]
 8007706:	2300      	movs	r3, #0
 8007708:	9309      	str	r3, [sp, #36]	@ 0x24
 800770a:	2320      	movs	r3, #32
 800770c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007710:	f8cd 800c 	str.w	r8, [sp, #12]
 8007714:	2330      	movs	r3, #48	@ 0x30
 8007716:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80078b4 <_svfiprintf_r+0x1e4>
 800771a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800771e:	f04f 0901 	mov.w	r9, #1
 8007722:	4623      	mov	r3, r4
 8007724:	469a      	mov	sl, r3
 8007726:	f813 2b01 	ldrb.w	r2, [r3], #1
 800772a:	b10a      	cbz	r2, 8007730 <_svfiprintf_r+0x60>
 800772c:	2a25      	cmp	r2, #37	@ 0x25
 800772e:	d1f9      	bne.n	8007724 <_svfiprintf_r+0x54>
 8007730:	ebba 0b04 	subs.w	fp, sl, r4
 8007734:	d00b      	beq.n	800774e <_svfiprintf_r+0x7e>
 8007736:	465b      	mov	r3, fp
 8007738:	4622      	mov	r2, r4
 800773a:	4629      	mov	r1, r5
 800773c:	4638      	mov	r0, r7
 800773e:	f7ff ff6b 	bl	8007618 <__ssputs_r>
 8007742:	3001      	adds	r0, #1
 8007744:	f000 80a7 	beq.w	8007896 <_svfiprintf_r+0x1c6>
 8007748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800774a:	445a      	add	r2, fp
 800774c:	9209      	str	r2, [sp, #36]	@ 0x24
 800774e:	f89a 3000 	ldrb.w	r3, [sl]
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 809f 	beq.w	8007896 <_svfiprintf_r+0x1c6>
 8007758:	2300      	movs	r3, #0
 800775a:	f04f 32ff 	mov.w	r2, #4294967295
 800775e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007762:	f10a 0a01 	add.w	sl, sl, #1
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	9307      	str	r3, [sp, #28]
 800776a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800776e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007770:	4654      	mov	r4, sl
 8007772:	2205      	movs	r2, #5
 8007774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007778:	484e      	ldr	r0, [pc, #312]	@ (80078b4 <_svfiprintf_r+0x1e4>)
 800777a:	f7f8 fd41 	bl	8000200 <memchr>
 800777e:	9a04      	ldr	r2, [sp, #16]
 8007780:	b9d8      	cbnz	r0, 80077ba <_svfiprintf_r+0xea>
 8007782:	06d0      	lsls	r0, r2, #27
 8007784:	bf44      	itt	mi
 8007786:	2320      	movmi	r3, #32
 8007788:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800778c:	0711      	lsls	r1, r2, #28
 800778e:	bf44      	itt	mi
 8007790:	232b      	movmi	r3, #43	@ 0x2b
 8007792:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007796:	f89a 3000 	ldrb.w	r3, [sl]
 800779a:	2b2a      	cmp	r3, #42	@ 0x2a
 800779c:	d015      	beq.n	80077ca <_svfiprintf_r+0xfa>
 800779e:	9a07      	ldr	r2, [sp, #28]
 80077a0:	4654      	mov	r4, sl
 80077a2:	2000      	movs	r0, #0
 80077a4:	f04f 0c0a 	mov.w	ip, #10
 80077a8:	4621      	mov	r1, r4
 80077aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077ae:	3b30      	subs	r3, #48	@ 0x30
 80077b0:	2b09      	cmp	r3, #9
 80077b2:	d94b      	bls.n	800784c <_svfiprintf_r+0x17c>
 80077b4:	b1b0      	cbz	r0, 80077e4 <_svfiprintf_r+0x114>
 80077b6:	9207      	str	r2, [sp, #28]
 80077b8:	e014      	b.n	80077e4 <_svfiprintf_r+0x114>
 80077ba:	eba0 0308 	sub.w	r3, r0, r8
 80077be:	fa09 f303 	lsl.w	r3, r9, r3
 80077c2:	4313      	orrs	r3, r2
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	46a2      	mov	sl, r4
 80077c8:	e7d2      	b.n	8007770 <_svfiprintf_r+0xa0>
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	1d19      	adds	r1, r3, #4
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	9103      	str	r1, [sp, #12]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	bfbb      	ittet	lt
 80077d6:	425b      	neglt	r3, r3
 80077d8:	f042 0202 	orrlt.w	r2, r2, #2
 80077dc:	9307      	strge	r3, [sp, #28]
 80077de:	9307      	strlt	r3, [sp, #28]
 80077e0:	bfb8      	it	lt
 80077e2:	9204      	strlt	r2, [sp, #16]
 80077e4:	7823      	ldrb	r3, [r4, #0]
 80077e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80077e8:	d10a      	bne.n	8007800 <_svfiprintf_r+0x130>
 80077ea:	7863      	ldrb	r3, [r4, #1]
 80077ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ee:	d132      	bne.n	8007856 <_svfiprintf_r+0x186>
 80077f0:	9b03      	ldr	r3, [sp, #12]
 80077f2:	1d1a      	adds	r2, r3, #4
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	9203      	str	r2, [sp, #12]
 80077f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077fc:	3402      	adds	r4, #2
 80077fe:	9305      	str	r3, [sp, #20]
 8007800:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80078c4 <_svfiprintf_r+0x1f4>
 8007804:	7821      	ldrb	r1, [r4, #0]
 8007806:	2203      	movs	r2, #3
 8007808:	4650      	mov	r0, sl
 800780a:	f7f8 fcf9 	bl	8000200 <memchr>
 800780e:	b138      	cbz	r0, 8007820 <_svfiprintf_r+0x150>
 8007810:	9b04      	ldr	r3, [sp, #16]
 8007812:	eba0 000a 	sub.w	r0, r0, sl
 8007816:	2240      	movs	r2, #64	@ 0x40
 8007818:	4082      	lsls	r2, r0
 800781a:	4313      	orrs	r3, r2
 800781c:	3401      	adds	r4, #1
 800781e:	9304      	str	r3, [sp, #16]
 8007820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007824:	4824      	ldr	r0, [pc, #144]	@ (80078b8 <_svfiprintf_r+0x1e8>)
 8007826:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800782a:	2206      	movs	r2, #6
 800782c:	f7f8 fce8 	bl	8000200 <memchr>
 8007830:	2800      	cmp	r0, #0
 8007832:	d036      	beq.n	80078a2 <_svfiprintf_r+0x1d2>
 8007834:	4b21      	ldr	r3, [pc, #132]	@ (80078bc <_svfiprintf_r+0x1ec>)
 8007836:	bb1b      	cbnz	r3, 8007880 <_svfiprintf_r+0x1b0>
 8007838:	9b03      	ldr	r3, [sp, #12]
 800783a:	3307      	adds	r3, #7
 800783c:	f023 0307 	bic.w	r3, r3, #7
 8007840:	3308      	adds	r3, #8
 8007842:	9303      	str	r3, [sp, #12]
 8007844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007846:	4433      	add	r3, r6
 8007848:	9309      	str	r3, [sp, #36]	@ 0x24
 800784a:	e76a      	b.n	8007722 <_svfiprintf_r+0x52>
 800784c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007850:	460c      	mov	r4, r1
 8007852:	2001      	movs	r0, #1
 8007854:	e7a8      	b.n	80077a8 <_svfiprintf_r+0xd8>
 8007856:	2300      	movs	r3, #0
 8007858:	3401      	adds	r4, #1
 800785a:	9305      	str	r3, [sp, #20]
 800785c:	4619      	mov	r1, r3
 800785e:	f04f 0c0a 	mov.w	ip, #10
 8007862:	4620      	mov	r0, r4
 8007864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007868:	3a30      	subs	r2, #48	@ 0x30
 800786a:	2a09      	cmp	r2, #9
 800786c:	d903      	bls.n	8007876 <_svfiprintf_r+0x1a6>
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0c6      	beq.n	8007800 <_svfiprintf_r+0x130>
 8007872:	9105      	str	r1, [sp, #20]
 8007874:	e7c4      	b.n	8007800 <_svfiprintf_r+0x130>
 8007876:	fb0c 2101 	mla	r1, ip, r1, r2
 800787a:	4604      	mov	r4, r0
 800787c:	2301      	movs	r3, #1
 800787e:	e7f0      	b.n	8007862 <_svfiprintf_r+0x192>
 8007880:	ab03      	add	r3, sp, #12
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	462a      	mov	r2, r5
 8007886:	4b0e      	ldr	r3, [pc, #56]	@ (80078c0 <_svfiprintf_r+0x1f0>)
 8007888:	a904      	add	r1, sp, #16
 800788a:	4638      	mov	r0, r7
 800788c:	f3af 8000 	nop.w
 8007890:	1c42      	adds	r2, r0, #1
 8007892:	4606      	mov	r6, r0
 8007894:	d1d6      	bne.n	8007844 <_svfiprintf_r+0x174>
 8007896:	89ab      	ldrh	r3, [r5, #12]
 8007898:	065b      	lsls	r3, r3, #25
 800789a:	f53f af2d 	bmi.w	80076f8 <_svfiprintf_r+0x28>
 800789e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078a0:	e72c      	b.n	80076fc <_svfiprintf_r+0x2c>
 80078a2:	ab03      	add	r3, sp, #12
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	462a      	mov	r2, r5
 80078a8:	4b05      	ldr	r3, [pc, #20]	@ (80078c0 <_svfiprintf_r+0x1f0>)
 80078aa:	a904      	add	r1, sp, #16
 80078ac:	4638      	mov	r0, r7
 80078ae:	f000 f879 	bl	80079a4 <_printf_i>
 80078b2:	e7ed      	b.n	8007890 <_svfiprintf_r+0x1c0>
 80078b4:	08008279 	.word	0x08008279
 80078b8:	08008283 	.word	0x08008283
 80078bc:	00000000 	.word	0x00000000
 80078c0:	08007619 	.word	0x08007619
 80078c4:	0800827f 	.word	0x0800827f

080078c8 <_printf_common>:
 80078c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078cc:	4616      	mov	r6, r2
 80078ce:	4698      	mov	r8, r3
 80078d0:	688a      	ldr	r2, [r1, #8]
 80078d2:	690b      	ldr	r3, [r1, #16]
 80078d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078d8:	4293      	cmp	r3, r2
 80078da:	bfb8      	it	lt
 80078dc:	4613      	movlt	r3, r2
 80078de:	6033      	str	r3, [r6, #0]
 80078e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80078e4:	4607      	mov	r7, r0
 80078e6:	460c      	mov	r4, r1
 80078e8:	b10a      	cbz	r2, 80078ee <_printf_common+0x26>
 80078ea:	3301      	adds	r3, #1
 80078ec:	6033      	str	r3, [r6, #0]
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	0699      	lsls	r1, r3, #26
 80078f2:	bf42      	ittt	mi
 80078f4:	6833      	ldrmi	r3, [r6, #0]
 80078f6:	3302      	addmi	r3, #2
 80078f8:	6033      	strmi	r3, [r6, #0]
 80078fa:	6825      	ldr	r5, [r4, #0]
 80078fc:	f015 0506 	ands.w	r5, r5, #6
 8007900:	d106      	bne.n	8007910 <_printf_common+0x48>
 8007902:	f104 0a19 	add.w	sl, r4, #25
 8007906:	68e3      	ldr	r3, [r4, #12]
 8007908:	6832      	ldr	r2, [r6, #0]
 800790a:	1a9b      	subs	r3, r3, r2
 800790c:	42ab      	cmp	r3, r5
 800790e:	dc26      	bgt.n	800795e <_printf_common+0x96>
 8007910:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007914:	6822      	ldr	r2, [r4, #0]
 8007916:	3b00      	subs	r3, #0
 8007918:	bf18      	it	ne
 800791a:	2301      	movne	r3, #1
 800791c:	0692      	lsls	r2, r2, #26
 800791e:	d42b      	bmi.n	8007978 <_printf_common+0xb0>
 8007920:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007924:	4641      	mov	r1, r8
 8007926:	4638      	mov	r0, r7
 8007928:	47c8      	blx	r9
 800792a:	3001      	adds	r0, #1
 800792c:	d01e      	beq.n	800796c <_printf_common+0xa4>
 800792e:	6823      	ldr	r3, [r4, #0]
 8007930:	6922      	ldr	r2, [r4, #16]
 8007932:	f003 0306 	and.w	r3, r3, #6
 8007936:	2b04      	cmp	r3, #4
 8007938:	bf02      	ittt	eq
 800793a:	68e5      	ldreq	r5, [r4, #12]
 800793c:	6833      	ldreq	r3, [r6, #0]
 800793e:	1aed      	subeq	r5, r5, r3
 8007940:	68a3      	ldr	r3, [r4, #8]
 8007942:	bf0c      	ite	eq
 8007944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007948:	2500      	movne	r5, #0
 800794a:	4293      	cmp	r3, r2
 800794c:	bfc4      	itt	gt
 800794e:	1a9b      	subgt	r3, r3, r2
 8007950:	18ed      	addgt	r5, r5, r3
 8007952:	2600      	movs	r6, #0
 8007954:	341a      	adds	r4, #26
 8007956:	42b5      	cmp	r5, r6
 8007958:	d11a      	bne.n	8007990 <_printf_common+0xc8>
 800795a:	2000      	movs	r0, #0
 800795c:	e008      	b.n	8007970 <_printf_common+0xa8>
 800795e:	2301      	movs	r3, #1
 8007960:	4652      	mov	r2, sl
 8007962:	4641      	mov	r1, r8
 8007964:	4638      	mov	r0, r7
 8007966:	47c8      	blx	r9
 8007968:	3001      	adds	r0, #1
 800796a:	d103      	bne.n	8007974 <_printf_common+0xac>
 800796c:	f04f 30ff 	mov.w	r0, #4294967295
 8007970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007974:	3501      	adds	r5, #1
 8007976:	e7c6      	b.n	8007906 <_printf_common+0x3e>
 8007978:	18e1      	adds	r1, r4, r3
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	2030      	movs	r0, #48	@ 0x30
 800797e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007982:	4422      	add	r2, r4
 8007984:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007988:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800798c:	3302      	adds	r3, #2
 800798e:	e7c7      	b.n	8007920 <_printf_common+0x58>
 8007990:	2301      	movs	r3, #1
 8007992:	4622      	mov	r2, r4
 8007994:	4641      	mov	r1, r8
 8007996:	4638      	mov	r0, r7
 8007998:	47c8      	blx	r9
 800799a:	3001      	adds	r0, #1
 800799c:	d0e6      	beq.n	800796c <_printf_common+0xa4>
 800799e:	3601      	adds	r6, #1
 80079a0:	e7d9      	b.n	8007956 <_printf_common+0x8e>
	...

080079a4 <_printf_i>:
 80079a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079a8:	7e0f      	ldrb	r7, [r1, #24]
 80079aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079ac:	2f78      	cmp	r7, #120	@ 0x78
 80079ae:	4691      	mov	r9, r2
 80079b0:	4680      	mov	r8, r0
 80079b2:	460c      	mov	r4, r1
 80079b4:	469a      	mov	sl, r3
 80079b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079ba:	d807      	bhi.n	80079cc <_printf_i+0x28>
 80079bc:	2f62      	cmp	r7, #98	@ 0x62
 80079be:	d80a      	bhi.n	80079d6 <_printf_i+0x32>
 80079c0:	2f00      	cmp	r7, #0
 80079c2:	f000 80d2 	beq.w	8007b6a <_printf_i+0x1c6>
 80079c6:	2f58      	cmp	r7, #88	@ 0x58
 80079c8:	f000 80b9 	beq.w	8007b3e <_printf_i+0x19a>
 80079cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079d4:	e03a      	b.n	8007a4c <_printf_i+0xa8>
 80079d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079da:	2b15      	cmp	r3, #21
 80079dc:	d8f6      	bhi.n	80079cc <_printf_i+0x28>
 80079de:	a101      	add	r1, pc, #4	@ (adr r1, 80079e4 <_printf_i+0x40>)
 80079e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079e4:	08007a3d 	.word	0x08007a3d
 80079e8:	08007a51 	.word	0x08007a51
 80079ec:	080079cd 	.word	0x080079cd
 80079f0:	080079cd 	.word	0x080079cd
 80079f4:	080079cd 	.word	0x080079cd
 80079f8:	080079cd 	.word	0x080079cd
 80079fc:	08007a51 	.word	0x08007a51
 8007a00:	080079cd 	.word	0x080079cd
 8007a04:	080079cd 	.word	0x080079cd
 8007a08:	080079cd 	.word	0x080079cd
 8007a0c:	080079cd 	.word	0x080079cd
 8007a10:	08007b51 	.word	0x08007b51
 8007a14:	08007a7b 	.word	0x08007a7b
 8007a18:	08007b0b 	.word	0x08007b0b
 8007a1c:	080079cd 	.word	0x080079cd
 8007a20:	080079cd 	.word	0x080079cd
 8007a24:	08007b73 	.word	0x08007b73
 8007a28:	080079cd 	.word	0x080079cd
 8007a2c:	08007a7b 	.word	0x08007a7b
 8007a30:	080079cd 	.word	0x080079cd
 8007a34:	080079cd 	.word	0x080079cd
 8007a38:	08007b13 	.word	0x08007b13
 8007a3c:	6833      	ldr	r3, [r6, #0]
 8007a3e:	1d1a      	adds	r2, r3, #4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	6032      	str	r2, [r6, #0]
 8007a44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e09d      	b.n	8007b8c <_printf_i+0x1e8>
 8007a50:	6833      	ldr	r3, [r6, #0]
 8007a52:	6820      	ldr	r0, [r4, #0]
 8007a54:	1d19      	adds	r1, r3, #4
 8007a56:	6031      	str	r1, [r6, #0]
 8007a58:	0606      	lsls	r6, r0, #24
 8007a5a:	d501      	bpl.n	8007a60 <_printf_i+0xbc>
 8007a5c:	681d      	ldr	r5, [r3, #0]
 8007a5e:	e003      	b.n	8007a68 <_printf_i+0xc4>
 8007a60:	0645      	lsls	r5, r0, #25
 8007a62:	d5fb      	bpl.n	8007a5c <_printf_i+0xb8>
 8007a64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a68:	2d00      	cmp	r5, #0
 8007a6a:	da03      	bge.n	8007a74 <_printf_i+0xd0>
 8007a6c:	232d      	movs	r3, #45	@ 0x2d
 8007a6e:	426d      	negs	r5, r5
 8007a70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a74:	4859      	ldr	r0, [pc, #356]	@ (8007bdc <_printf_i+0x238>)
 8007a76:	230a      	movs	r3, #10
 8007a78:	e011      	b.n	8007a9e <_printf_i+0xfa>
 8007a7a:	6821      	ldr	r1, [r4, #0]
 8007a7c:	6833      	ldr	r3, [r6, #0]
 8007a7e:	0608      	lsls	r0, r1, #24
 8007a80:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a84:	d402      	bmi.n	8007a8c <_printf_i+0xe8>
 8007a86:	0649      	lsls	r1, r1, #25
 8007a88:	bf48      	it	mi
 8007a8a:	b2ad      	uxthmi	r5, r5
 8007a8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a8e:	4853      	ldr	r0, [pc, #332]	@ (8007bdc <_printf_i+0x238>)
 8007a90:	6033      	str	r3, [r6, #0]
 8007a92:	bf14      	ite	ne
 8007a94:	230a      	movne	r3, #10
 8007a96:	2308      	moveq	r3, #8
 8007a98:	2100      	movs	r1, #0
 8007a9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a9e:	6866      	ldr	r6, [r4, #4]
 8007aa0:	60a6      	str	r6, [r4, #8]
 8007aa2:	2e00      	cmp	r6, #0
 8007aa4:	bfa2      	ittt	ge
 8007aa6:	6821      	ldrge	r1, [r4, #0]
 8007aa8:	f021 0104 	bicge.w	r1, r1, #4
 8007aac:	6021      	strge	r1, [r4, #0]
 8007aae:	b90d      	cbnz	r5, 8007ab4 <_printf_i+0x110>
 8007ab0:	2e00      	cmp	r6, #0
 8007ab2:	d04b      	beq.n	8007b4c <_printf_i+0x1a8>
 8007ab4:	4616      	mov	r6, r2
 8007ab6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007aba:	fb03 5711 	mls	r7, r3, r1, r5
 8007abe:	5dc7      	ldrb	r7, [r0, r7]
 8007ac0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ac4:	462f      	mov	r7, r5
 8007ac6:	42bb      	cmp	r3, r7
 8007ac8:	460d      	mov	r5, r1
 8007aca:	d9f4      	bls.n	8007ab6 <_printf_i+0x112>
 8007acc:	2b08      	cmp	r3, #8
 8007ace:	d10b      	bne.n	8007ae8 <_printf_i+0x144>
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	07df      	lsls	r7, r3, #31
 8007ad4:	d508      	bpl.n	8007ae8 <_printf_i+0x144>
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	6861      	ldr	r1, [r4, #4]
 8007ada:	4299      	cmp	r1, r3
 8007adc:	bfde      	ittt	le
 8007ade:	2330      	movle	r3, #48	@ 0x30
 8007ae0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ae4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ae8:	1b92      	subs	r2, r2, r6
 8007aea:	6122      	str	r2, [r4, #16]
 8007aec:	f8cd a000 	str.w	sl, [sp]
 8007af0:	464b      	mov	r3, r9
 8007af2:	aa03      	add	r2, sp, #12
 8007af4:	4621      	mov	r1, r4
 8007af6:	4640      	mov	r0, r8
 8007af8:	f7ff fee6 	bl	80078c8 <_printf_common>
 8007afc:	3001      	adds	r0, #1
 8007afe:	d14a      	bne.n	8007b96 <_printf_i+0x1f2>
 8007b00:	f04f 30ff 	mov.w	r0, #4294967295
 8007b04:	b004      	add	sp, #16
 8007b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b0a:	6823      	ldr	r3, [r4, #0]
 8007b0c:	f043 0320 	orr.w	r3, r3, #32
 8007b10:	6023      	str	r3, [r4, #0]
 8007b12:	4833      	ldr	r0, [pc, #204]	@ (8007be0 <_printf_i+0x23c>)
 8007b14:	2778      	movs	r7, #120	@ 0x78
 8007b16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	6831      	ldr	r1, [r6, #0]
 8007b1e:	061f      	lsls	r7, r3, #24
 8007b20:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b24:	d402      	bmi.n	8007b2c <_printf_i+0x188>
 8007b26:	065f      	lsls	r7, r3, #25
 8007b28:	bf48      	it	mi
 8007b2a:	b2ad      	uxthmi	r5, r5
 8007b2c:	6031      	str	r1, [r6, #0]
 8007b2e:	07d9      	lsls	r1, r3, #31
 8007b30:	bf44      	itt	mi
 8007b32:	f043 0320 	orrmi.w	r3, r3, #32
 8007b36:	6023      	strmi	r3, [r4, #0]
 8007b38:	b11d      	cbz	r5, 8007b42 <_printf_i+0x19e>
 8007b3a:	2310      	movs	r3, #16
 8007b3c:	e7ac      	b.n	8007a98 <_printf_i+0xf4>
 8007b3e:	4827      	ldr	r0, [pc, #156]	@ (8007bdc <_printf_i+0x238>)
 8007b40:	e7e9      	b.n	8007b16 <_printf_i+0x172>
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	f023 0320 	bic.w	r3, r3, #32
 8007b48:	6023      	str	r3, [r4, #0]
 8007b4a:	e7f6      	b.n	8007b3a <_printf_i+0x196>
 8007b4c:	4616      	mov	r6, r2
 8007b4e:	e7bd      	b.n	8007acc <_printf_i+0x128>
 8007b50:	6833      	ldr	r3, [r6, #0]
 8007b52:	6825      	ldr	r5, [r4, #0]
 8007b54:	6961      	ldr	r1, [r4, #20]
 8007b56:	1d18      	adds	r0, r3, #4
 8007b58:	6030      	str	r0, [r6, #0]
 8007b5a:	062e      	lsls	r6, r5, #24
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	d501      	bpl.n	8007b64 <_printf_i+0x1c0>
 8007b60:	6019      	str	r1, [r3, #0]
 8007b62:	e002      	b.n	8007b6a <_printf_i+0x1c6>
 8007b64:	0668      	lsls	r0, r5, #25
 8007b66:	d5fb      	bpl.n	8007b60 <_printf_i+0x1bc>
 8007b68:	8019      	strh	r1, [r3, #0]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	6123      	str	r3, [r4, #16]
 8007b6e:	4616      	mov	r6, r2
 8007b70:	e7bc      	b.n	8007aec <_printf_i+0x148>
 8007b72:	6833      	ldr	r3, [r6, #0]
 8007b74:	1d1a      	adds	r2, r3, #4
 8007b76:	6032      	str	r2, [r6, #0]
 8007b78:	681e      	ldr	r6, [r3, #0]
 8007b7a:	6862      	ldr	r2, [r4, #4]
 8007b7c:	2100      	movs	r1, #0
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f7f8 fb3e 	bl	8000200 <memchr>
 8007b84:	b108      	cbz	r0, 8007b8a <_printf_i+0x1e6>
 8007b86:	1b80      	subs	r0, r0, r6
 8007b88:	6060      	str	r0, [r4, #4]
 8007b8a:	6863      	ldr	r3, [r4, #4]
 8007b8c:	6123      	str	r3, [r4, #16]
 8007b8e:	2300      	movs	r3, #0
 8007b90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b94:	e7aa      	b.n	8007aec <_printf_i+0x148>
 8007b96:	6923      	ldr	r3, [r4, #16]
 8007b98:	4632      	mov	r2, r6
 8007b9a:	4649      	mov	r1, r9
 8007b9c:	4640      	mov	r0, r8
 8007b9e:	47d0      	blx	sl
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	d0ad      	beq.n	8007b00 <_printf_i+0x15c>
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	079b      	lsls	r3, r3, #30
 8007ba8:	d413      	bmi.n	8007bd2 <_printf_i+0x22e>
 8007baa:	68e0      	ldr	r0, [r4, #12]
 8007bac:	9b03      	ldr	r3, [sp, #12]
 8007bae:	4298      	cmp	r0, r3
 8007bb0:	bfb8      	it	lt
 8007bb2:	4618      	movlt	r0, r3
 8007bb4:	e7a6      	b.n	8007b04 <_printf_i+0x160>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	4632      	mov	r2, r6
 8007bba:	4649      	mov	r1, r9
 8007bbc:	4640      	mov	r0, r8
 8007bbe:	47d0      	blx	sl
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	d09d      	beq.n	8007b00 <_printf_i+0x15c>
 8007bc4:	3501      	adds	r5, #1
 8007bc6:	68e3      	ldr	r3, [r4, #12]
 8007bc8:	9903      	ldr	r1, [sp, #12]
 8007bca:	1a5b      	subs	r3, r3, r1
 8007bcc:	42ab      	cmp	r3, r5
 8007bce:	dcf2      	bgt.n	8007bb6 <_printf_i+0x212>
 8007bd0:	e7eb      	b.n	8007baa <_printf_i+0x206>
 8007bd2:	2500      	movs	r5, #0
 8007bd4:	f104 0619 	add.w	r6, r4, #25
 8007bd8:	e7f5      	b.n	8007bc6 <_printf_i+0x222>
 8007bda:	bf00      	nop
 8007bdc:	0800828a 	.word	0x0800828a
 8007be0:	0800829b 	.word	0x0800829b

08007be4 <memmove>:
 8007be4:	4288      	cmp	r0, r1
 8007be6:	b510      	push	{r4, lr}
 8007be8:	eb01 0402 	add.w	r4, r1, r2
 8007bec:	d902      	bls.n	8007bf4 <memmove+0x10>
 8007bee:	4284      	cmp	r4, r0
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	d807      	bhi.n	8007c04 <memmove+0x20>
 8007bf4:	1e43      	subs	r3, r0, #1
 8007bf6:	42a1      	cmp	r1, r4
 8007bf8:	d008      	beq.n	8007c0c <memmove+0x28>
 8007bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c02:	e7f8      	b.n	8007bf6 <memmove+0x12>
 8007c04:	4402      	add	r2, r0
 8007c06:	4601      	mov	r1, r0
 8007c08:	428a      	cmp	r2, r1
 8007c0a:	d100      	bne.n	8007c0e <memmove+0x2a>
 8007c0c:	bd10      	pop	{r4, pc}
 8007c0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c16:	e7f7      	b.n	8007c08 <memmove+0x24>

08007c18 <_sbrk_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d06      	ldr	r5, [pc, #24]	@ (8007c34 <_sbrk_r+0x1c>)
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	4604      	mov	r4, r0
 8007c20:	4608      	mov	r0, r1
 8007c22:	602b      	str	r3, [r5, #0]
 8007c24:	f7fa fd7a 	bl	800271c <_sbrk>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d102      	bne.n	8007c32 <_sbrk_r+0x1a>
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	b103      	cbz	r3, 8007c32 <_sbrk_r+0x1a>
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	2000b210 	.word	0x2000b210

08007c38 <_realloc_r>:
 8007c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3c:	4680      	mov	r8, r0
 8007c3e:	4615      	mov	r5, r2
 8007c40:	460c      	mov	r4, r1
 8007c42:	b921      	cbnz	r1, 8007c4e <_realloc_r+0x16>
 8007c44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c48:	4611      	mov	r1, r2
 8007c4a:	f7ff bc59 	b.w	8007500 <_malloc_r>
 8007c4e:	b92a      	cbnz	r2, 8007c5c <_realloc_r+0x24>
 8007c50:	f7ff fbea 	bl	8007428 <_free_r>
 8007c54:	2400      	movs	r4, #0
 8007c56:	4620      	mov	r0, r4
 8007c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c5c:	f000 f81a 	bl	8007c94 <_malloc_usable_size_r>
 8007c60:	4285      	cmp	r5, r0
 8007c62:	4606      	mov	r6, r0
 8007c64:	d802      	bhi.n	8007c6c <_realloc_r+0x34>
 8007c66:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c6a:	d8f4      	bhi.n	8007c56 <_realloc_r+0x1e>
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	4640      	mov	r0, r8
 8007c70:	f7ff fc46 	bl	8007500 <_malloc_r>
 8007c74:	4607      	mov	r7, r0
 8007c76:	2800      	cmp	r0, #0
 8007c78:	d0ec      	beq.n	8007c54 <_realloc_r+0x1c>
 8007c7a:	42b5      	cmp	r5, r6
 8007c7c:	462a      	mov	r2, r5
 8007c7e:	4621      	mov	r1, r4
 8007c80:	bf28      	it	cs
 8007c82:	4632      	movcs	r2, r6
 8007c84:	f7ff fbc2 	bl	800740c <memcpy>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	4640      	mov	r0, r8
 8007c8c:	f7ff fbcc 	bl	8007428 <_free_r>
 8007c90:	463c      	mov	r4, r7
 8007c92:	e7e0      	b.n	8007c56 <_realloc_r+0x1e>

08007c94 <_malloc_usable_size_r>:
 8007c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c98:	1f18      	subs	r0, r3, #4
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bfbc      	itt	lt
 8007c9e:	580b      	ldrlt	r3, [r1, r0]
 8007ca0:	18c0      	addlt	r0, r0, r3
 8007ca2:	4770      	bx	lr

08007ca4 <_init>:
 8007ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca6:	bf00      	nop
 8007ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007caa:	bc08      	pop	{r3}
 8007cac:	469e      	mov	lr, r3
 8007cae:	4770      	bx	lr

08007cb0 <_fini>:
 8007cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb2:	bf00      	nop
 8007cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cb6:	bc08      	pop	{r3}
 8007cb8:	469e      	mov	lr, r3
 8007cba:	4770      	bx	lr
