// Seed: 2986978201
`undef pp_4
module module_0 (
    output reg id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  reg id_4;
  always @(negedge id_2) begin
    id_0 <= id_4;
  end
endmodule
