

================================================================
== Vitis HLS Report for 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS'
================================================================
* Date:           Mon Aug 25 03:55:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.400 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       33|     2049|  0.165 us|  10.245 us|   33|  2049|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- INIT_OUTPUT_BIAS  |       32|     2048|         2|          -|          -|  16 ~ 1024|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       36|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       29|     -|
|Register             |        -|      -|       25|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       25|       65|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln245_fu_86_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln245_fu_81_p2  |      icmp|   0|  0|  18|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  36|          22|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |oc_fu_36   |   9|          2|   11|         22|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|   12|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |oc_fu_36            |  11|   0|   11|          0|
    |zext_ln245_reg_117  |  11|   0|   64|         53|
    +--------------------+----+----+-----+-----------+
    |Total               |  25|   0|   78|         53|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS|  return value|
|config_output_channels_val  |   in|   11|     ap_none|                                              config_output_channels_val|        scalar|
|layer_biases_12_Addr_A      |  out|   32|        bram|                                                         layer_biases_12|         array|
|layer_biases_12_EN_A        |  out|    1|        bram|                                                         layer_biases_12|         array|
|layer_biases_12_WEN_A       |  out|    4|        bram|                                                         layer_biases_12|         array|
|layer_biases_12_Din_A       |  out|   32|        bram|                                                         layer_biases_12|         array|
|layer_biases_12_Dout_A      |   in|   32|        bram|                                                         layer_biases_12|         array|
|output_features_address0    |  out|   10|   ap_memory|                                                         output_features|         array|
|output_features_ce0         |  out|    1|   ap_memory|                                                         output_features|         array|
|output_features_we0         |  out|    1|   ap_memory|                                                         output_features|         array|
|output_features_d0          |  out|   32|   ap_memory|                                                         output_features|         array|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [minkowski_net.cpp:245]   --->   Operation 4 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%config_output_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_output_channels_val"   --->   Operation 6 'read' 'config_output_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln245 = store i11 0, i11 %oc" [minkowski_net.cpp:245]   --->   Operation 7 'store' 'store_ln245' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%oc_1 = load i11 %oc" [minkowski_net.cpp:245]   --->   Operation 9 'load' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "%icmp_ln245 = icmp_eq  i11 %oc_1, i11 %config_output_channels_val_read" [minkowski_net.cpp:245]   --->   Operation 10 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 1024, i64 0"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln245 = add i11 %oc_1, i11 1" [minkowski_net.cpp:245]   --->   Operation 12 'add' 'add_ln245' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.inc16.split, void %READ_NEIGHBOR_FEATURES.loopexit.exitStub" [minkowski_net.cpp:245]   --->   Operation 13 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i11 %oc_1" [minkowski_net.cpp:245]   --->   Operation 14 'zext' 'zext_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer_biases_12_addr = getelementptr i32 %layer_biases_12, i64 0, i64 %zext_ln245" [minkowski_net.cpp:247]   --->   Operation 15 'getelementptr' 'layer_biases_12_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.20ns)   --->   "%layer_biases_12_load = load i10 %layer_biases_12_addr" [minkowski_net.cpp:247]   --->   Operation 16 'load' 'layer_biases_12_load' <Predicate = (!icmp_ln245)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln245 = store i11 %add_ln245, i11 %oc" [minkowski_net.cpp:245]   --->   Operation 17 'store' 'store_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [minkowski_net.cpp:245]   --->   Operation 19 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_biases_12_load = load i10 %layer_biases_12_addr" [minkowski_net.cpp:247]   --->   Operation 20 'load' 'layer_biases_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%output_features_addr = getelementptr i32 %output_features, i64 0, i64 %zext_ln245" [minkowski_net.cpp:247]   --->   Operation 21 'getelementptr' 'output_features_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln247 = store i32 %layer_biases_12_load, i10 %output_features_addr" [minkowski_net.cpp:247]   --->   Operation 22 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc16" [minkowski_net.cpp:245]   --->   Operation 23 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_output_channels_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_biases_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ output_features]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
oc                              (alloca           ) [ 0111]
specinterface_ln0               (specinterface    ) [ 0000]
config_output_channels_val_read (read             ) [ 0011]
store_ln245                     (store            ) [ 0000]
br_ln0                          (br               ) [ 0000]
oc_1                            (load             ) [ 0000]
icmp_ln245                      (icmp             ) [ 0011]
speclooptripcount_ln0           (speclooptripcount) [ 0000]
add_ln245                       (add              ) [ 0000]
br_ln245                        (br               ) [ 0000]
zext_ln245                      (zext             ) [ 0001]
layer_biases_12_addr            (getelementptr    ) [ 0001]
store_ln245                     (store            ) [ 0000]
ret_ln0                         (ret              ) [ 0000]
specloopname_ln245              (specloopname     ) [ 0000]
layer_biases_12_load            (load             ) [ 0000]
output_features_addr            (getelementptr    ) [ 0000]
store_ln247                     (store            ) [ 0000]
br_ln245                        (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_output_channels_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_output_channels_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer_biases_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_features">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_features"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="oc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="config_output_channels_val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="11" slack="0"/>
<pin id="42" dir="0" index="1" bw="11" slack="0"/>
<pin id="43" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_output_channels_val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="layer_biases_12_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="11" slack="0"/>
<pin id="50" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_biases_12_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_biases_12_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_features_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="11" slack="1"/>
<pin id="63" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_features_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln247_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln245_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="11" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="oc_1_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="1"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln245_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="11" slack="1"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln245_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln245_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln245_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="11" slack="1"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="oc_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="109" class="1005" name="config_output_channels_val_read_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="1"/>
<pin id="111" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="config_output_channels_val_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="zext_ln245_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln245 "/>
</bind>
</comp>

<comp id="122" class="1005" name="layer_biases_12_addr_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer_biases_12_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="78" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="101"><net_src comp="86" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="36" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="112"><net_src comp="40" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="120"><net_src comp="92" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="125"><net_src comp="46" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_biases_12 | {}
	Port: output_features | {3 }
 - Input state : 
	Port: layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS : config_output_channels_val | {1 }
	Port: layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS : layer_biases_12 | {2 3 }
  - Chain level:
	State 1
		store_ln245 : 1
	State 2
		icmp_ln245 : 1
		add_ln245 : 1
		br_ln245 : 2
		zext_ln245 : 1
		layer_biases_12_addr : 2
		layer_biases_12_load : 3
		store_ln245 : 2
	State 3
		store_ln247 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln245_fu_81              |    0    |    18   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln245_fu_86              |    0    |    18   |
|----------|--------------------------------------------|---------|---------|
|   read   | config_output_channels_val_read_read_fu_40 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln245_fu_92              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    36   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|config_output_channels_val_read_reg_109|   11   |
|      layer_biases_12_addr_reg_122     |   10   |
|               oc_reg_102              |   11   |
|           zext_ln245_reg_117          |   64   |
+---------------------------------------+--------+
|                 Total                 |   96   |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   20   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   96   |   45   |
+-----------+--------+--------+--------+
