{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T13:10:32Z","timestamp":1565788232614},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,9,3]],"date-time":"2014-09-03T00:00:00Z","timestamp":1409702400000},"delay-in-days":0,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst.","TRETS"],"published-print":{"date-parts":[[2014,9,3]]},"DOI":"10.1145\/2655238","type":"journal-article","created":{"date-parts":[[2014,8,29]],"date-time":"2014-08-29T13:03:31Z","timestamp":1409317411000},"page":"1-16","source":"Crossref","is-referenced-by-count":1,"title":["RIVER"],"prefix":"10.1145","volume":"7","author":[{"given":"Christian","family":"Brugger","sequence":"first","affiliation":[]},{"given":"Dominic","family":"Hillenbrand","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Balzer","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2655238-1","unstructured":"J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das. 2004. Evaluating the imagine stream architecture. In Proceedings of the 31&#60;sup&#62;st&#60;\/sup&#62; Annual International Symposium on Computer Architecture (ISCA'04). 14."},{"key":"key-10.1145\/2655238-2","unstructured":"M. Alidina, Devadas, J. Monteiro, A. Ghosh, and M. Papaefthymiou. 1994. Precomputation-based sequential logic optimization for low power. IEEE Trans. VLSI Syst. 2, 4."},{"key":"key-10.1145\/2655238-3","unstructured":"T. Alt, G. Grastveit, H. Helstrup, V. Lindenstruth, C. Loizides et al. 2004. The ALICE high level trigger. J. Phys. G: Nucl. Part. Phys. 30, 8.","DOI":"10.1088\/0954-3899\/30\/8\/066","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-4","unstructured":"J. M. Arnold. 2005. S5: The architecture and development flow of a software configurable processor. In Proceedings IEEE International Conference on Field-Programmable Technology.","DOI":"10.1109\/FPT.2005.1568535","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-5","unstructured":"L. Bauer, M. Shafique, D. Teufel, and J. Henkel. 2007. A self-adaptive extensible embedded processor. In Proceedings of the 1&#60;sup&#62;st&#60;\/sup&#62; International Conference on Self-Adaptive and Self-Organizing Systems (SASO'07). 344--350.","DOI":"10.1109\/SASO.2007.2","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-6","unstructured":"P. Benoit, L. Torres, G. Sassatelli, and M. Robert. 2010. Run-time mapping for dynamic reconfiguration management in embedded systems. Int. J. Embedd. Syst. 4, 3, 276--291.","DOI":"10.1504\/IJES.2010.039031","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-7","unstructured":"D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli. 2005. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans. Parallel Distrib. Syst. 16, 2, 113--129.","DOI":"10.1109\/TPDS.2005.22","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-8","unstructured":"Bluespec. 2007. Bluespec system verilog. http:\/\/bluespec.com."},{"key":"key-10.1145\/2655238-9","unstructured":"U. Bordoloi. 2009. Image convolution using opencltm&#8212;A step-by-step tutorial. http:\/\/developer.amd.com\/zones\/OpenCLZone\/programming\/ImageConvolutionOpenCL\/pages\/ImageConvolutionUsingOpenCL.aspx"},{"key":"key-10.1145\/2655238-10","unstructured":"A. Cazzaniga, G. Durelli, C. Pilato, D. Sciuto, and M. D. Santambrogio. 2012. On the development of a runtime reconfigurable multicore system-on-chip. In Proceedings of the 15&#60;sup&#62;th&#60;\/sup&#62; Euromicro Conference on Digital System Design (DSD'12). 132--135.","DOI":"10.1109\/DSD.2012.93","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-11","unstructured":"C. de Schryver, D. Schmidt, N. Wehn, E. Korn, H. Marxen, A. Kostiuk, and R. Korn. 2012. A hardware efficient random number generator for nonuniform distributions with arbitrary precision. Int. J. Reconfig. Comput. 2012, 12.","DOI":"10.1155\/2012\/675130","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-12","unstructured":"C. de Schryver, I. Shcherbakov, F. Kienle, N. Wehn, H. Marxen, A. Kostiuk, and R. Korn. 2011. An energy efficient FPGA accelerator for monte carlo option pricing with the heston model. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig'11). IEEE, 468--474."},{"key":"key-10.1145\/2655238-13","unstructured":"S. Drimer. 2011. Dynamic FPGA design framework generator. https:\/\/www.boldport.com\/docs\/fpgaproj."},{"key":"key-10.1145\/2655238-14","unstructured":"S. L. Heston. 1993. A closed-form solution for options with stochastic volatility with applications to bond and currency options. Rev. Finan. Stud. 6, 2, 327--343.","DOI":"10.1093\/rfs\/6.2.327","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-15","unstructured":"D. Hillenbrand, C. Brugger, J. Tao, S. Yang, and M. Balzer. 2012a. RIVER architecture: Reconfigurable flow and fabric for parallel stream processing on FPGAS. In Proceedings of the 7&#60;sup&#62;th&#60;\/sup&#62; International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'12). 1--8.","DOI":"10.1109\/ReCoSoC.2012.6322876","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-16","unstructured":"D. Hillenbrand, C. Brugger, J. Tao, S. Yang, and M. Balzer. 2012b. RIVER: Reconfigurable pre-synthesized-streaming architecture for signal processing on FPGAS. In Proceedings of the 26&#60;sup&#62;th&#60;\/sup&#62; IEEE International Parallel and Distributed Processing Symposium Workshops and PhD Forum (IPDPSW'12). 397--400.","DOI":"10.1109\/IPDPSW.2012.49","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-17","unstructured":"S. Ishihara, M. Hariyama, and M. Kameyama. 2011. A low-power FPGA based on autonomous fine-grain power gating. IEEE Trans. VLSI Syst. 19, 8.","DOI":"10.1109\/TVLSI.2010.2050500","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-18","unstructured":"I. Ishii, T. Tatebe, Q. Gu, Y. Moriue, T. Takaki, and K. Tajima. 2010. 2000 fps real-time vision system with high-frame-rate video recording. In Proceedings of the IEEE International Conference on Robotics and Automation (ICRA'12). 1536--1541.","DOI":"10.1109\/ROBOT.2010.5509731","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-19","unstructured":"R. Jahr, H. Calborean, L. Vintan, and T. Ungerer. 2012. Finding near-perfect parameters for hardware and code optimizations with automatic multi-objective design space explorations. Concurr. Comput. Pract. Exper. 2012.","DOI":"10.1002\/cpe.2975","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-20","unstructured":"B. K. Khailany, T. Williams, J. Lin, E. P. Long, M. Rygh et al. 2008. A programmable 512 GOPS stream processor for signal, image, and video processing. IEEE J. Solid-State Circ. 43, 1.","DOI":"10.1109\/JSSC.2007.909331","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-21","unstructured":"G. Marianik, V. Sima, G. Palermo, V. Zaccaria, C. Silvano, and K. Bertels. 2012. Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'12). 1379--1384."},{"key":"key-10.1145\/2655238-22","unstructured":"R. Menotti, J. M. P. Cardoso, M. M. Fernandes, and E. Marques. 2012. LALP: A language to program custom FPGA-based acceleration engines. Int. J. Parallel Program. 40, 3.","DOI":"10.1007\/s10766-011-0187-0","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-23","unstructured":"J. Meyer, J. Noguera, M. Hubner, L. Braun, O. Sander et al. 2011. Fast start-up for Spartan-6 FPGAS using dynamic partial reconfiguration. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'11). 1--6."},{"key":"key-10.1145\/2655238-24","unstructured":"R. Nikhil. 2004. Bluespec system verilog: Efficient, correct RTL from high level specifications. In Proceedings of the 2&#60;sup&#62;nd&#60;\/sup&#62; ACM\/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE'04). 69--70."},{"key":"key-10.1145\/2655238-25","unstructured":"J. Noguera, R. Esser, K. Paulsson, M. Hubner, and J. Becker. 2008. Towards novel approaches in design automation for FPGA power optimization. In Proceedings of the 18&#60;sup&#62;th&#60;\/sup&#62; International Conference on Integrated Circuit and Systems Design. Power and Timing Modeling, Optimization and Simulation (PATMOS'08). 419--428."},{"key":"key-10.1145\/2655238-26","unstructured":"A. Otero, Y. E. Krasteva, E. Torre, and T. Riesgo. 2010. Generic systolic array for run-time scalable cores. In Proceedings of the 6&#60;sup&#62;th&#60;\/sup&#62; International Symposium on Reconfigurable Computing: Architectures, Tools and Applications (ARC'10). P. Sirisuk, F. Morgan, T. El-Ghazawi, and H. Amano, Eds., Lecture Notes in Computer Science, vol. 5992, Springer, 4--16."},{"key":"key-10.1145\/2655238-27","unstructured":"K. Papadimitriou, C. Pilato, D. Pnevmatikatos, M. D. Santambrogio, C. Ciobanu et al. 2012. Novel design methods and a tool flow for unleashing dynamic reconfiguration. In Proceedings of the 15&#60;sup&#62;th&#60;\/sup&#62; IEEE International Conference on Computational Science and Engineering (CSE'12). 391--398."},{"key":"key-10.1145\/2655238-28","unstructured":"D. Pnevmatikatos, A. Brokalakis, W. Luk, M. D. Santambrogio, D. Sciuto et al. 2012. FASTER: Facilitating analysis and synthesis technologies for effective reconfiguration. In Proceedings of the 15&#60;sup&#62;th&#60;\/sup&#62; Euromicro Conference on Digital System Design (DSD'12). 234--241."},{"key":"key-10.1145\/2655238-29","unstructured":"M. D. Santambrogio, D. Pnevmatikatos, K. Papadimitriou, C. Pilato, G. Gaydadjiev et al. 2012. Smart technologies for effective reconfiguration: The faster approach. In Proceedings of the 7&#60;sup&#62;th&#60;\/sup&#62; International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'12). 1--7.","DOI":"10.1109\/ReCoSoC.2012.6322881","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-30","unstructured":"R. Schmogrow, M. Winter, D. Hillerkuss, B. Nebendahl, S. Ben-Ezra et al. 2011. Real-time ofdm transmitter beyond 100 gbit\/s. Opt. Express 19, 13.","DOI":"10.1364\/OE.19.012740","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-31","unstructured":"C. Silvano, W. Fornaciari, S. C. Reghizzi, G. Agosta, G. Palermo et al. 2011. Parallel programming and run-time resource management framework for many-core platforms: The 2parma approach. In Proceedings of the 6&#60;sup&#62;th&#60;\/sup&#62; International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'11).","DOI":"10.1109\/ReCoSoC.2011.5981522","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-32","unstructured":"Tensilica. 2004. Tensilica automates architecture exploration. IEEE Rev. 50, 7."},{"key":"key-10.1145\/2655238-33","unstructured":"J. Villarreal, A. Park, W. Najjar, and R. Halstead. 2010. Designing modular hardware accelerators in C with ROCCC 2.0. In Proceedings of the 18&#60;sup&#62;th&#60;\/sup&#62; IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM'10). 127--134.","DOI":"10.1109\/FCCM.2010.28","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2655238-34","unstructured":"K. Zhao, J. Bian, S. Dong, Y. Song, and S. Goto. 2008. Automated specific instruction customization methodology for multimedia processor acceleration. In Proceedings of the 9&#60;sup&#62;th&#60;\/sup&#62; International Symposium on Quality Electronic Design (ISQED'08). 321--324.","DOI":"10.1109\/ISQED.2008.4479748","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2655238&amp;ftid=1496215&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T12:50:19Z","timestamp":1565787019000},"score":1.0,"subtitle":["Reconfigurable Flow and Fabric for Real-Time Signal Processing on FPGAs"],"short-title":[],"issued":{"date-parts":[[2014,9,3]]},"references-count":34,"journal-issue":{"published-print":{"date-parts":[[2014,8,1]]},"issue":"3"},"URL":"http:\/\/dx.doi.org\/10.1145\/2655238","relation":{"cites":[]},"ISSN":["1936-7406"],"issn-type":[{"value":"1936-7406","type":"print"}],"subject":["General Computer Science"]}}