
Steppers_F429.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfd8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  0800d188  0800d188  0001d188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d3f8  0800d3f8  0001d3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d400  0800d400  0001d400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d404  0800d404  0001d404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  0800d408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          00000670  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000084c  2000084c  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000dbe0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001ff0  00000000  00000000  0002ddec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000208  00000000  00000000  0002fde0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00024236  00000000  00000000  0002ffe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000072ca  00000000  00000000  0005421e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000d5f77  00000000  00000000  0005b4e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0013145f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003af8  00000000  00000000  001314dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00000020  00000000  00000000  00134fd8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800d170 	.word	0x0800d170

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	0800d170 	.word	0x0800d170

080001f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80001f4:	4a0e      	ldr	r2, [pc, #56]	; (8000230 <HAL_Init+0x40>)
 80001f6:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <HAL_Init+0x40>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <HAL_Init+0x40>)
 8000202:	4b0b      	ldr	r3, [pc, #44]	; (8000230 <HAL_Init+0x40>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800020a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800020c:	4a08      	ldr	r2, [pc, #32]	; (8000230 <HAL_Init+0x40>)
 800020e:	4b08      	ldr	r3, [pc, #32]	; (8000230 <HAL_Init+0x40>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000218:	2003      	movs	r0, #3
 800021a:	f000 fbc7 	bl	80009ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f842 	bl	80002a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000224:	f00b fcdc 	bl	800bbe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000228:	2300      	movs	r3, #0
}
 800022a:	4618      	mov	r0, r3
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40023c00 	.word	0x40023c00

08000234 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000238:	4b13      	ldr	r3, [pc, #76]	; (8000288 <HAL_DeInit+0x54>)
 800023a:	f04f 32ff 	mov.w	r2, #4294967295
 800023e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <HAL_DeInit+0x54>)
 8000242:	2200      	movs	r2, #0
 8000244:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000246:	4b10      	ldr	r3, [pc, #64]	; (8000288 <HAL_DeInit+0x54>)
 8000248:	f04f 32ff 	mov.w	r2, #4294967295
 800024c:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800024e:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <HAL_DeInit+0x54>)
 8000250:	2200      	movs	r2, #0
 8000252:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000254:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <HAL_DeInit+0x54>)
 8000256:	f04f 32ff 	mov.w	r2, #4294967295
 800025a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800025c:	4b0a      	ldr	r3, [pc, #40]	; (8000288 <HAL_DeInit+0x54>)
 800025e:	2200      	movs	r2, #0
 8000260:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000262:	4b09      	ldr	r3, [pc, #36]	; (8000288 <HAL_DeInit+0x54>)
 8000264:	f04f 32ff 	mov.w	r2, #4294967295
 8000268:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800026a:	4b07      	ldr	r3, [pc, #28]	; (8000288 <HAL_DeInit+0x54>)
 800026c:	2200      	movs	r2, #0
 800026e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000270:	4b05      	ldr	r3, [pc, #20]	; (8000288 <HAL_DeInit+0x54>)
 8000272:	f04f 32ff 	mov.w	r2, #4294967295
 8000276:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000278:	4b03      	ldr	r3, [pc, #12]	; (8000288 <HAL_DeInit+0x54>)
 800027a:	2200      	movs	r2, #0
 800027c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800027e:	f000 f80c 	bl	800029a <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000282:	2300      	movs	r3, #0
}
 8000284:	4618      	mov	r0, r3
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40023800 	.word	0x40023800
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr

0800029a <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800029a:	b480      	push	{r7}
 800029c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 800029e:	bf00      	nop
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr

080002a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002b0:	4b12      	ldr	r3, [pc, #72]	; (80002fc <HAL_InitTick+0x54>)
 80002b2:	681a      	ldr	r2, [r3, #0]
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <HAL_InitTick+0x58>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	4619      	mov	r1, r3
 80002ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002be:	fbb3 f3f1 	udiv	r3, r3, r1
 80002c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 fbb7 	bl	8000a3a <HAL_SYSTICK_Config>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002d2:	2301      	movs	r3, #1
 80002d4:	e00e      	b.n	80002f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b0f      	cmp	r3, #15
 80002da:	d80a      	bhi.n	80002f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002dc:	2200      	movs	r2, #0
 80002de:	6879      	ldr	r1, [r7, #4]
 80002e0:	f04f 30ff 	mov.w	r0, #4294967295
 80002e4:	f000 fb6d 	bl	80009c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002e8:	4a06      	ldr	r2, [pc, #24]	; (8000304 <HAL_InitTick+0x5c>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e000      	b.n	80002f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002f2:	2301      	movs	r3, #1
}
 80002f4:	4618      	mov	r0, r3
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000008 	.word	0x20000008
 8000300:	20000004 	.word	0x20000004
 8000304:	20000000 	.word	0x20000000

08000308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <HAL_IncTick+0x20>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	461a      	mov	r2, r3
 8000312:	4b06      	ldr	r3, [pc, #24]	; (800032c <HAL_IncTick+0x24>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4413      	add	r3, r2
 8000318:	4a04      	ldr	r2, [pc, #16]	; (800032c <HAL_IncTick+0x24>)
 800031a:	6013      	str	r3, [r2, #0]
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	20000004 	.word	0x20000004
 800032c:	200003a4 	.word	0x200003a4

08000330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  return uwTick;
 8000334:	4b03      	ldr	r3, [pc, #12]	; (8000344 <HAL_GetTick+0x14>)
 8000336:	681b      	ldr	r3, [r3, #0]
}
 8000338:	4618      	mov	r0, r3
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	200003a4 	.word	0x200003a4

08000348 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <HAL_GetTickPrio+0x14>)
 800034e:	681b      	ldr	r3, [r3, #0]
}
 8000350:	4618      	mov	r0, r3
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	20000000 	.word	0x20000000

08000360 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 800036a:	2300      	movs	r3, #0
 800036c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <HAL_SetTickFreq+0x38>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	79fa      	ldrb	r2, [r7, #7]
 8000374:	429a      	cmp	r2, r3
 8000376:	d009      	beq.n	800038c <HAL_SetTickFreq+0x2c>
  {
    uwTickFreq = Freq;
 8000378:	4a07      	ldr	r2, [pc, #28]	; (8000398 <HAL_SetTickFreq+0x38>)
 800037a:	79fb      	ldrb	r3, [r7, #7]
 800037c:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 800037e:	4b07      	ldr	r3, [pc, #28]	; (800039c <HAL_SetTickFreq+0x3c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4618      	mov	r0, r3
 8000384:	f7ff ff90 	bl	80002a8 <HAL_InitTick>
 8000388:	4603      	mov	r3, r0
 800038a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800038c:	7bfb      	ldrb	r3, [r7, #15]
}
 800038e:	4618      	mov	r0, r3
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	20000004 	.word	0x20000004
 800039c:	20000000 	.word	0x20000000

080003a0 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80003a4:	4b03      	ldr	r3, [pc, #12]	; (80003b4 <HAL_GetTickFreq+0x14>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	20000004 	.word	0x20000004

080003b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80003c0:	f7ff ffb6 	bl	8000330 <HAL_GetTick>
 80003c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003d0:	d005      	beq.n	80003de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80003d2:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <HAL_Delay+0x40>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	461a      	mov	r2, r3
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	4413      	add	r3, r2
 80003dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80003de:	bf00      	nop
 80003e0:	f7ff ffa6 	bl	8000330 <HAL_GetTick>
 80003e4:	4602      	mov	r2, r0
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	1ad2      	subs	r2, r2, r3
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d3f7      	bcc.n	80003e0 <HAL_Delay+0x28>
  {
  }
}
 80003f0:	bf00      	nop
 80003f2:	3710      	adds	r7, #16
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000004 	.word	0x20000004

080003fc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000400:	4a05      	ldr	r2, [pc, #20]	; (8000418 <HAL_SuspendTick+0x1c>)
 8000402:	4b05      	ldr	r3, [pc, #20]	; (8000418 <HAL_SuspendTick+0x1c>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	f023 0302 	bic.w	r3, r3, #2
 800040a:	6013      	str	r3, [r2, #0]
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000e010 	.word	0xe000e010

0800041c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000420:	4a05      	ldr	r2, [pc, #20]	; (8000438 <HAL_ResumeTick+0x1c>)
 8000422:	4b05      	ldr	r3, [pc, #20]	; (8000438 <HAL_ResumeTick+0x1c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f043 0302 	orr.w	r3, r3, #2
 800042a:	6013      	str	r3, [r2, #0]
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 8000440:	4b02      	ldr	r3, [pc, #8]	; (800044c <HAL_GetHalVersion+0x10>)
}
 8000442:	4618      	mov	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	01070500 	.word	0x01070500

08000450 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <HAL_GetREVID+0x14>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	0c1b      	lsrs	r3, r3, #16
}
 800045a:	4618      	mov	r0, r3
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	e0042000 	.word	0xe0042000

08000468 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800046c:	4b04      	ldr	r3, [pc, #16]	; (8000480 <HAL_GetDEVID+0x18>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	e0042000 	.word	0xe0042000

08000484 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8000488:	4a05      	ldr	r2, [pc, #20]	; (80004a0 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800048a:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	6053      	str	r3, [r2, #4]
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e0042000 	.word	0xe0042000

080004a4 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80004a8:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80004aa:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	f023 0301 	bic.w	r3, r3, #1
 80004b2:	6053      	str	r3, [r2, #4]
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	e0042000 	.word	0xe0042000

080004c4 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80004c8:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80004cc:	685b      	ldr	r3, [r3, #4]
 80004ce:	f043 0302 	orr.w	r3, r3, #2
 80004d2:	6053      	str	r3, [r2, #4]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e0042000 	.word	0xe0042000

080004e4 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80004e8:	4a05      	ldr	r2, [pc, #20]	; (8000500 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	f023 0302 	bic.w	r3, r3, #2
 80004f2:	6053      	str	r3, [r2, #4]
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e0042000 	.word	0xe0042000

08000504 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000508:	4a05      	ldr	r2, [pc, #20]	; (8000520 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800050a:	4b05      	ldr	r3, [pc, #20]	; (8000520 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6053      	str	r3, [r2, #4]
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e0042000 	.word	0xe0042000

08000524 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000528:	4a05      	ldr	r2, [pc, #20]	; (8000540 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	f023 0304 	bic.w	r3, r3, #4
 8000532:	6053      	str	r3, [r2, #4]
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e0042000 	.word	0xe0042000

08000544 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <HAL_EnableCompensationCell+0x14>)
 800054a:	2201      	movs	r2, #1
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	42270400 	.word	0x42270400

0800055c <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8000560:	4b03      	ldr	r3, [pc, #12]	; (8000570 <HAL_DisableCompensationCell+0x14>)
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
}
 8000566:	bf00      	nop
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	42270400 	.word	0x42270400

08000574 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8000578:	4b03      	ldr	r3, [pc, #12]	; (8000588 <HAL_GetUIDw0+0x14>)
 800057a:	681b      	ldr	r3, [r3, #0]
}
 800057c:	4618      	mov	r0, r3
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	1fff7a10 	.word	0x1fff7a10

0800058c <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <HAL_GetUIDw1+0x14>)
 8000592:	681b      	ldr	r3, [r3, #0]
}
 8000594:	4618      	mov	r0, r3
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	1fff7a14 	.word	0x1fff7a14

080005a4 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_GetUIDw2+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	1fff7a18 	.word	0x1fff7a18

080005bc <HAL_EnableMemorySwappingBank>:
  *         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
  *
  * @retval None
  */
void HAL_EnableMemorySwappingBank(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)ENABLE;
 80005c0:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <HAL_EnableMemorySwappingBank+0x14>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	601a      	str	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	42270020 	.word	0x42270020

080005d4 <HAL_DisableMemorySwappingBank>:
  *         and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000) 
  *           
  * @retval None
  */
void HAL_DisableMemorySwappingBank(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)DISABLE;
 80005d8:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <HAL_DisableMemorySwappingBank+0x14>)
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
}
 80005de:	bf00      	nop
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	42270020 	.word	0x42270020

080005ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f003 0307 	and.w	r3, r3, #7
 80005fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005fc:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000608:	4013      	ands	r3, r2
 800060a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800061c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061e:	4a04      	ldr	r2, [pc, #16]	; (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	60d3      	str	r3, [r2, #12]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000638:	4b04      	ldr	r3, [pc, #16]	; (800064c <__NVIC_GetPriorityGrouping+0x18>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	f003 0307 	and.w	r3, r3, #7
}
 8000642:	4618      	mov	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	2b00      	cmp	r3, #0
 8000660:	db0b      	blt.n	800067a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000662:	4909      	ldr	r1, [pc, #36]	; (8000688 <__NVIC_EnableIRQ+0x38>)
 8000664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000668:	095b      	lsrs	r3, r3, #5
 800066a:	79fa      	ldrb	r2, [r7, #7]
 800066c:	f002 021f 	and.w	r2, r2, #31
 8000670:	2001      	movs	r0, #1
 8000672:	fa00 f202 	lsl.w	r2, r0, r2
 8000676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e100 	.word	0xe000e100

0800068c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	2b00      	cmp	r3, #0
 800069c:	db10      	blt.n	80006c0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800069e:	490b      	ldr	r1, [pc, #44]	; (80006cc <__NVIC_DisableIRQ+0x40>)
 80006a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a4:	095b      	lsrs	r3, r3, #5
 80006a6:	79fa      	ldrb	r2, [r7, #7]
 80006a8:	f002 021f 	and.w	r2, r2, #31
 80006ac:	2001      	movs	r0, #1
 80006ae:	fa00 f202 	lsl.w	r2, r0, r2
 80006b2:	3320      	adds	r3, #32
 80006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80006bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	db0e      	blt.n	8000700 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80006e2:	4a0b      	ldr	r2, [pc, #44]	; (8000710 <__NVIC_GetPendingIRQ+0x40>)
 80006e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e8:	095b      	lsrs	r3, r3, #5
 80006ea:	3340      	adds	r3, #64	; 0x40
 80006ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006f0:	79fb      	ldrb	r3, [r7, #7]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	fa22 f303 	lsr.w	r3, r2, r3
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	e000      	b.n	8000702 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 8000700:	2300      	movs	r3, #0
  }
}
 8000702:	4618      	mov	r0, r3
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	e000e100 	.word	0xe000e100

08000714 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800071e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000722:	2b00      	cmp	r3, #0
 8000724:	db0c      	blt.n	8000740 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000726:	4909      	ldr	r1, [pc, #36]	; (800074c <__NVIC_SetPendingIRQ+0x38>)
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	095b      	lsrs	r3, r3, #5
 800072e:	79fa      	ldrb	r2, [r7, #7]
 8000730:	f002 021f 	and.w	r2, r2, #31
 8000734:	2001      	movs	r0, #1
 8000736:	fa00 f202 	lsl.w	r2, r0, r2
 800073a:	3340      	adds	r3, #64	; 0x40
 800073c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000740:	bf00      	nop
 8000742:	370c      	adds	r7, #12
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000e100 	.word	0xe000e100

08000750 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800075a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075e:	2b00      	cmp	r3, #0
 8000760:	db0c      	blt.n	800077c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000762:	4909      	ldr	r1, [pc, #36]	; (8000788 <__NVIC_ClearPendingIRQ+0x38>)
 8000764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000768:	095b      	lsrs	r3, r3, #5
 800076a:	79fa      	ldrb	r2, [r7, #7]
 800076c:	f002 021f 	and.w	r2, r2, #31
 8000770:	2001      	movs	r0, #1
 8000772:	fa00 f202 	lsl.w	r2, r0, r2
 8000776:	3360      	adds	r3, #96	; 0x60
 8000778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000e100 	.word	0xe000e100

0800078c <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079a:	2b00      	cmp	r3, #0
 800079c:	db0e      	blt.n	80007bc <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800079e:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <__NVIC_GetActive+0x40>)
 80007a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a4:	095b      	lsrs	r3, r3, #5
 80007a6:	3380      	adds	r3, #128	; 0x80
 80007a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	f003 031f 	and.w	r3, r3, #31
 80007b2:	fa22 f303 	lsr.w	r3, r2, r3
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	e000      	b.n	80007be <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 80007bc:	2300      	movs	r3, #0
  }
}
 80007be:	4618      	mov	r0, r3
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000e100 	.word	0xe000e100

080007d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	6039      	str	r1, [r7, #0]
 80007da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	db0a      	blt.n	80007fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e4:	490d      	ldr	r1, [pc, #52]	; (800081c <__NVIC_SetPriority+0x4c>)
 80007e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ea:	683a      	ldr	r2, [r7, #0]
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	0112      	lsls	r2, r2, #4
 80007f0:	b2d2      	uxtb	r2, r2
 80007f2:	440b      	add	r3, r1
 80007f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f8:	e00a      	b.n	8000810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fa:	4909      	ldr	r1, [pc, #36]	; (8000820 <__NVIC_SetPriority+0x50>)
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	f003 030f 	and.w	r3, r3, #15
 8000802:	3b04      	subs	r3, #4
 8000804:	683a      	ldr	r2, [r7, #0]
 8000806:	b2d2      	uxtb	r2, r2
 8000808:	0112      	lsls	r2, r2, #4
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	440b      	add	r3, r1
 800080e:	761a      	strb	r2, [r3, #24]
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000e100 	.word	0xe000e100
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
 800082e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000832:	2b00      	cmp	r3, #0
 8000834:	db09      	blt.n	800084a <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8000836:	4a0d      	ldr	r2, [pc, #52]	; (800086c <__NVIC_GetPriority+0x48>)
 8000838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083c:	4413      	add	r3, r2
 800083e:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 8000842:	b2db      	uxtb	r3, r3
 8000844:	091b      	lsrs	r3, r3, #4
 8000846:	b2db      	uxtb	r3, r3
 8000848:	e009      	b.n	800085e <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800084a:	4a09      	ldr	r2, [pc, #36]	; (8000870 <__NVIC_GetPriority+0x4c>)
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	3b04      	subs	r3, #4
 8000854:	4413      	add	r3, r2
 8000856:	7e1b      	ldrb	r3, [r3, #24]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	b2db      	uxtb	r3, r3
  }
}
 800085e:	4618      	mov	r0, r3
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	e000e100 	.word	0xe000e100
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000874:	b480      	push	{r7}
 8000876:	b089      	sub	sp, #36	; 0x24
 8000878:	af00      	add	r7, sp, #0
 800087a:	60f8      	str	r0, [r7, #12]
 800087c:	60b9      	str	r1, [r7, #8]
 800087e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	f003 0307 	and.w	r3, r3, #7
 8000886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	f1c3 0307 	rsb	r3, r3, #7
 800088e:	2b04      	cmp	r3, #4
 8000890:	bf28      	it	cs
 8000892:	2304      	movcs	r3, #4
 8000894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3304      	adds	r3, #4
 800089a:	2b06      	cmp	r3, #6
 800089c:	d902      	bls.n	80008a4 <NVIC_EncodePriority+0x30>
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	3b03      	subs	r3, #3
 80008a2:	e000      	b.n	80008a6 <NVIC_EncodePriority+0x32>
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a8:	2201      	movs	r2, #1
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	fa02 f303 	lsl.w	r3, r2, r3
 80008b0:	1e5a      	subs	r2, r3, #1
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	401a      	ands	r2, r3
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ba:	2101      	movs	r1, #1
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	1e59      	subs	r1, r3, #1
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c8:	4313      	orrs	r3, r2
         );
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3724      	adds	r7, #36	; 0x24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b089      	sub	sp, #36	; 0x24
 80008da:	af00      	add	r7, sp, #0
 80008dc:	60f8      	str	r0, [r7, #12]
 80008de:	60b9      	str	r1, [r7, #8]
 80008e0:	607a      	str	r2, [r7, #4]
 80008e2:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	f003 0307 	and.w	r3, r3, #7
 80008ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008ec:	69fb      	ldr	r3, [r7, #28]
 80008ee:	f1c3 0307 	rsb	r3, r3, #7
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	bf28      	it	cs
 80008f6:	2304      	movcs	r3, #4
 80008f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	3304      	adds	r3, #4
 80008fe:	2b06      	cmp	r3, #6
 8000900:	d902      	bls.n	8000908 <NVIC_DecodePriority+0x32>
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	3b03      	subs	r3, #3
 8000906:	e000      	b.n	800090a <NVIC_DecodePriority+0x34>
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	40da      	lsrs	r2, r3
 8000912:	2101      	movs	r1, #1
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	fa01 f303 	lsl.w	r3, r1, r3
 800091a:	3b01      	subs	r3, #1
 800091c:	401a      	ands	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8000922:	2201      	movs	r2, #1
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	1e5a      	subs	r2, r3, #1
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	401a      	ands	r2, r3
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	601a      	str	r2, [r3, #0]
}
 8000934:	bf00      	nop
 8000936:	3724      	adds	r7, #36	; 0x24
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000944:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000948:	4905      	ldr	r1, [pc, #20]	; (8000960 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800094a:	4b05      	ldr	r3, [pc, #20]	; (8000960 <__NVIC_SystemReset+0x20>)
 800094c:	68db      	ldr	r3, [r3, #12]
 800094e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000952:	4b04      	ldr	r3, [pc, #16]	; (8000964 <__NVIC_SystemReset+0x24>)
 8000954:	4313      	orrs	r3, r2
 8000956:	60cb      	str	r3, [r1, #12]
 8000958:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <__NVIC_SystemReset+0x1c>
 8000960:	e000ed00 	.word	0xe000ed00
 8000964:	05fa0004 	.word	0x05fa0004

08000968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	3b01      	subs	r3, #1
 8000974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000978:	d301      	bcc.n	800097e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800097a:	2301      	movs	r3, #1
 800097c:	e00f      	b.n	800099e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800097e:	4a0a      	ldr	r2, [pc, #40]	; (80009a8 <SysTick_Config+0x40>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3b01      	subs	r3, #1
 8000984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000986:	210f      	movs	r1, #15
 8000988:	f04f 30ff 	mov.w	r0, #4294967295
 800098c:	f7ff ff20 	bl	80007d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <SysTick_Config+0x40>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <SysTick_Config+0x40>)
 8000998:	2207      	movs	r2, #7
 800099a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800099c:	2300      	movs	r3, #0
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	e000e010 	.word	0xe000e010

080009ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff fe19 	bl	80005ec <__NVIC_SetPriorityGrouping>
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b086      	sub	sp, #24
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	4603      	mov	r3, r0
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
 80009ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d4:	f7ff fe2e 	bl	8000634 <__NVIC_GetPriorityGrouping>
 80009d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	68b9      	ldr	r1, [r7, #8]
 80009de:	6978      	ldr	r0, [r7, #20]
 80009e0:	f7ff ff48 	bl	8000874 <NVIC_EncodePriority>
 80009e4:	4602      	mov	r2, r0
 80009e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ea:	4611      	mov	r1, r2
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff feef 	bl	80007d0 <__NVIC_SetPriority>
}
 80009f2:	bf00      	nop
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	4603      	mov	r3, r0
 8000a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fe21 	bl	8000650 <__NVIC_EnableIRQ>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fe31 	bl	800068c <__NVIC_DisableIRQ>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8000a36:	f7ff ff83 	bl	8000940 <__NVIC_SystemReset>

08000a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff ff90 	bl	8000968 <SysTick_Config>
 8000a48:	4603      	mov	r3, r0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a56:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a5a:	4a07      	ldr	r2, [pc, #28]	; (8000a78 <HAL_MPU_Disable+0x26>)
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <HAL_MPU_Disable+0x26>)
 8000a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a64:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8000a66:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <HAL_MPU_Disable+0x2a>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	605a      	str	r2, [r3, #4]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	e000ed00 	.word	0xe000ed00
 8000a7c:	e000ed90 	.word	0xe000ed90

08000a80 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a88:	4a0a      	ldr	r2, [pc, #40]	; (8000ab4 <HAL_MPU_Enable+0x34>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000a92:	4a09      	ldr	r2, [pc, #36]	; (8000ab8 <HAL_MPU_Enable+0x38>)
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <HAL_MPU_Enable+0x38>)
 8000a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a9c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000a9e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000aa2:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed90 	.word	0xe000ed90
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ac4:	4a1e      	ldr	r2, [pc, #120]	; (8000b40 <HAL_MPU_ConfigRegion+0x84>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	785b      	ldrb	r3, [r3, #1]
 8000aca:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d028      	beq.n	8000b26 <HAL_MPU_ConfigRegion+0x6a>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8000ad4:	4a1a      	ldr	r2, [pc, #104]	; (8000b40 <HAL_MPU_ConfigRegion+0x84>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000adc:	4918      	ldr	r1, [pc, #96]	; (8000b40 <HAL_MPU_ConfigRegion+0x84>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	7b1b      	ldrb	r3, [r3, #12]
 8000ae2:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	7adb      	ldrb	r3, [r3, #11]
 8000ae8:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000aea:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	7a9b      	ldrb	r3, [r3, #10]
 8000af0:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000af2:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b5b      	ldrb	r3, [r3, #13]
 8000af8:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000afa:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7b9b      	ldrb	r3, [r3, #14]
 8000b00:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b02:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	7bdb      	ldrb	r3, [r3, #15]
 8000b08:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b0a:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	7a5b      	ldrb	r3, [r3, #9]
 8000b10:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b12:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	7a1b      	ldrb	r3, [r3, #8]
 8000b18:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b1a:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b20:	4313      	orrs	r3, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b22:	610b      	str	r3, [r1, #16]
  else
  {
    MPU->RBAR = 0x00U;
    MPU->RASR = 0x00U;
  }
}
 8000b24:	e005      	b.n	8000b32 <HAL_MPU_ConfigRegion+0x76>
    MPU->RBAR = 0x00U;
 8000b26:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <HAL_MPU_ConfigRegion+0x84>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8000b2c:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <HAL_MPU_ConfigRegion+0x84>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	e000ed90 	.word	0xe000ed90

08000b44 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8000b48:	f7ff fd74 	bl	8000634 <__NVIC_GetPriorityGrouping>
 8000b4c:	4603      	mov	r3, r0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b084      	sub	sp, #16
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	4603      	mov	r3, r0
 8000b60:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8000b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fe5c 	bl	8000824 <__NVIC_GetPriority>
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	f7ff feb0 	bl	80008d6 <NVIC_DecodePriority>
}
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b082      	sub	sp, #8
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	4603      	mov	r3, r0
 8000b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8000b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff fdc1 	bl	8000714 <__NVIC_SetPendingIRQ>
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b082      	sub	sp, #8
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8000ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fd91 	bl	80006d0 <__NVIC_GetPendingIRQ>
 8000bae:	4603      	mov	r3, r0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fdc2 	bl	8000750 <__NVIC_ClearPendingIRQ>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fdd2 	bl	800078c <__NVIC_GetActive>
 8000be8:	4603      	mov	r3, r0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	b083      	sub	sp, #12
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2b04      	cmp	r3, #4
 8000bfe:	d106      	bne.n	8000c0e <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000c00:	4a09      	ldr	r2, [pc, #36]	; (8000c28 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f043 0304 	orr.w	r3, r3, #4
 8000c0a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000c0c:	e005      	b.n	8000c1a <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000c0e:	4a06      	ldr	r2, [pc, #24]	; (8000c28 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f023 0304 	bic.w	r3, r3, #4
 8000c18:	6013      	str	r3, [r2, #0]
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e010 	.word	0xe000e010

08000c2c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000c30:	f000 f802 	bl	8000c38 <HAL_SYSTICK_Callback>
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000c54:	f7ff fb6c 	bl	8000330 <HAL_GetTick>
 8000c58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d101      	bne.n	8000c64 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	e099      	b.n	8000d98 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2202      	movs	r2, #2
 8000c70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	6812      	ldr	r2, [r2, #0]
 8000c7c:	6812      	ldr	r2, [r2, #0]
 8000c7e:	f022 0201 	bic.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000c84:	e00f      	b.n	8000ca6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000c86:	f7ff fb53 	bl	8000330 <HAL_GetTick>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	2b05      	cmp	r3, #5
 8000c92:	d908      	bls.n	8000ca6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2220      	movs	r2, #32
 8000c98:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e078      	b.n	8000d98 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0301 	and.w	r3, r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d1e8      	bne.n	8000c86 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <HAL_DMA_Init+0x158>)
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000cd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	d107      	bne.n	8000d10 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	697a      	ldr	r2, [r7, #20]
 8000d16:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f023 0307 	bic.w	r3, r3, #7
 8000d26:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d117      	bne.n	8000d6a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d00e      	beq.n	8000d6a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f000 fd57 	bl	8001800 <DMA_CheckFifoParam>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d008      	beq.n	8000d6a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2240      	movs	r2, #64	; 0x40
 8000d5c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2201      	movs	r2, #1
 8000d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000d66:	2301      	movs	r3, #1
 8000d68:	e016      	b.n	8000d98 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f000 fd0e 	bl	8001794 <DMA_CalcBaseAndBitshift>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d80:	223f      	movs	r2, #63	; 0x3f
 8000d82:	409a      	lsls	r2, r3
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2201      	movs	r2, #1
 8000d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	f010803f 	.word	0xf010803f

08000da4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d101      	bne.n	8000db6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e050      	b.n	8000e58 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d101      	bne.n	8000dc6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	e048      	b.n	8000e58 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	6812      	ldr	r2, [r2, #0]
 8000dd0:	f022 0201 	bic.w	r2, r2, #1
 8000dd4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2200      	movs	r2, #0
 8000de4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2221      	movs	r2, #33	; 0x21
 8000e04:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f000 fcc4 	bl	8001794 <DMA_CalcBaseAndBitshift>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2200      	movs	r2, #0
 8000e26:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e38:	223f      	movs	r2, #63	; 0x3f
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2200      	movs	r2, #0
 8000e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000e56:	2300      	movs	r3, #0
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d101      	bne.n	8000e80 <HAL_DMA_Start+0x20>
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	e026      	b.n	8000ece <HAL_DMA_Start+0x6e>
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	2201      	movs	r2, #1
 8000e84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d115      	bne.n	8000ec0 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	2202      	movs	r2, #2
 8000e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	68b9      	ldr	r1, [r7, #8]
 8000ea8:	68f8      	ldr	r0, [r7, #12]
 8000eaa:	f000 fc45 	bl	8001738 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	6812      	ldr	r2, [r2, #0]
 8000eb6:	6812      	ldr	r2, [r2, #0]
 8000eb8:	f042 0201 	orr.w	r2, r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	e005      	b.n	8000ecc <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8000ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b086      	sub	sp, #24
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	60f8      	str	r0, [r7, #12]
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
 8000ee2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eec:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d101      	bne.n	8000efc <HAL_DMA_Start_IT+0x26>
 8000ef8:	2302      	movs	r3, #2
 8000efa:	e048      	b.n	8000f8e <HAL_DMA_Start_IT+0xb8>
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2201      	movs	r2, #1
 8000f00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d137      	bne.n	8000f80 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2202      	movs	r2, #2
 8000f14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	68b9      	ldr	r1, [r7, #8]
 8000f24:	68f8      	ldr	r0, [r7, #12]
 8000f26:	f000 fc07 	bl	8001738 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f2e:	223f      	movs	r2, #63	; 0x3f
 8000f30:	409a      	lsls	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	6812      	ldr	r2, [r2, #0]
 8000f3e:	6812      	ldr	r2, [r2, #0]
 8000f40:	f042 0216 	orr.w	r2, r2, #22
 8000f44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	6952      	ldr	r2, [r2, #20]
 8000f50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f54:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d007      	beq.n	8000f6e <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	6812      	ldr	r2, [r2, #0]
 8000f66:	6812      	ldr	r2, [r2, #0]
 8000f68:	f042 0208 	orr.w	r2, r2, #8
 8000f6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	f042 0201 	orr.w	r2, r2, #1
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	e005      	b.n	8000f8c <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000f8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff f9c4 	bl	8000330 <HAL_GetTick>
 8000fa8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d008      	beq.n	8000fc8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2280      	movs	r2, #128	; 0x80
 8000fba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e052      	b.n	800106e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	6812      	ldr	r2, [r2, #0]
 8000fd0:	6812      	ldr	r2, [r2, #0]
 8000fd2:	f022 0216 	bic.w	r2, r2, #22
 8000fd6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	6952      	ldr	r2, [r2, #20]
 8000fe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fe6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d103      	bne.n	8000ff8 <HAL_DMA_Abort+0x62>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d007      	beq.n	8001008 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	6812      	ldr	r2, [r2, #0]
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	f022 0208 	bic.w	r2, r2, #8
 8001006:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	6812      	ldr	r2, [r2, #0]
 8001010:	6812      	ldr	r2, [r2, #0]
 8001012:	f022 0201 	bic.w	r2, r2, #1
 8001016:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001018:	e013      	b.n	8001042 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800101a:	f7ff f989 	bl	8000330 <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b05      	cmp	r3, #5
 8001026:	d90c      	bls.n	8001042 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2220      	movs	r2, #32
 800102c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2203      	movs	r2, #3
 800103a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800103e:	2303      	movs	r3, #3
 8001040:	e015      	b.n	800106e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1e4      	bne.n	800101a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001054:	223f      	movs	r2, #63	; 0x3f
 8001056:	409a      	lsls	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2201      	movs	r2, #1
 8001068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001084:	b2db      	uxtb	r3, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d004      	beq.n	8001094 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2280      	movs	r2, #128	; 0x80
 800108e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e00c      	b.n	80010ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2205      	movs	r2, #5
 8001098:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	6812      	ldr	r2, [r2, #0]
 80010a4:	6812      	ldr	r2, [r2, #0]
 80010a6:	f022 0201 	bic.w	r2, r2, #1
 80010aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b08a      	sub	sp, #40	; 0x28
 80010be:	af00      	add	r7, sp, #0
 80010c0:	60f8      	str	r0, [r7, #12]
 80010c2:	460b      	mov	r3, r1
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80010c8:	2300      	movs	r3, #0
 80010ca:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80010cc:	f7ff f930 	bl	8000330 <HAL_GetTick>
 80010d0:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d008      	beq.n	80010f0 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0bf      	b.n	8001270 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d005      	beq.n	800110a <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001104:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e0b2      	b.n	8001270 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800110a:	7afb      	ldrb	r3, [r7, #11]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d106      	bne.n	800111e <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001114:	2220      	movs	r2, #32
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
 800111c:	e005      	b.n	800112a <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001122:	2210      	movs	r2, #16
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800112e:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8001136:	e05a      	b.n	80011ee <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113e:	d017      	beq.n	8001170 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d007      	beq.n	8001156 <HAL_DMA_PollForTransfer+0x9c>
 8001146:	f7ff f8f3 	bl	8000330 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	1ad2      	subs	r2, r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	429a      	cmp	r2, r3
 8001154:	d90c      	bls.n	8001170 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2220      	movs	r2, #32
 800115a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2201      	movs	r2, #1
 8001168:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e07f      	b.n	8001270 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800117a:	2208      	movs	r2, #8
 800117c:	409a      	lsls	r2, r3
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	4013      	ands	r3, r2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d00b      	beq.n	800119e <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800118a:	f043 0201 	orr.w	r2, r3, #1
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001196:	2208      	movs	r2, #8
 8001198:	409a      	lsls	r2, r3
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011a2:	2201      	movs	r2, #1
 80011a4:	409a      	lsls	r2, r3
 80011a6:	6a3b      	ldr	r3, [r7, #32]
 80011a8:	4013      	ands	r3, r2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00b      	beq.n	80011c6 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011b2:	f043 0202 	orr.w	r2, r3, #2
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011be:	2201      	movs	r2, #1
 80011c0:	409a      	lsls	r2, r3
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011ca:	2204      	movs	r2, #4
 80011cc:	409a      	lsls	r2, r3
 80011ce:	6a3b      	ldr	r3, [r7, #32]
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00b      	beq.n	80011ee <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011da:	f043 0204 	orr.w	r2, r3, #4
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011e6:	2204      	movs	r2, #4
 80011e8:	409a      	lsls	r2, r3
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80011ee:	6a3a      	ldr	r2, [r7, #32]
 80011f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d105      	bne.n	8001204 <HAL_DMA_PollForTransfer+0x14a>
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d099      	beq.n	8001138 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001208:	2b00      	cmp	r3, #0
 800120a:	d018      	beq.n	800123e <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	2b00      	cmp	r3, #0
 8001216:	d012      	beq.n	800123e <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8001218:	68f8      	ldr	r0, [r7, #12]
 800121a:	f7ff febc 	bl	8000f96 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001222:	2230      	movs	r2, #48	; 0x30
 8001224:	409a      	lsls	r2, r3
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2201      	movs	r2, #1
 8001236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e018      	b.n	8001270 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800123e:	7afb      	ldrb	r3, [r7, #11]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10e      	bne.n	8001262 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001248:	2230      	movs	r2, #48	; 0x30
 800124a:	409a      	lsls	r2, r3
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2201      	movs	r2, #1
 800125c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001260:	e005      	b.n	800126e <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001266:	2210      	movs	r2, #16
 8001268:	409a      	lsls	r2, r3
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800126e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3728      	adds	r7, #40	; 0x28
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001284:	4b92      	ldr	r3, [pc, #584]	; (80014d0 <HAL_DMA_IRQHandler+0x258>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a92      	ldr	r2, [pc, #584]	; (80014d4 <HAL_DMA_IRQHandler+0x25c>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	0a9b      	lsrs	r3, r3, #10
 8001290:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001296:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012a2:	2208      	movs	r2, #8
 80012a4:	409a      	lsls	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4013      	ands	r3, r2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d01a      	beq.n	80012e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d013      	beq.n	80012e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	6812      	ldr	r2, [r2, #0]
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	f022 0204 	bic.w	r2, r2, #4
 80012ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012d0:	2208      	movs	r2, #8
 80012d2:	409a      	lsls	r2, r3
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012dc:	f043 0201 	orr.w	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e8:	2201      	movs	r2, #1
 80012ea:	409a      	lsls	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4013      	ands	r3, r2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d012      	beq.n	800131a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00b      	beq.n	800131a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001306:	2201      	movs	r2, #1
 8001308:	409a      	lsls	r2, r3
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001312:	f043 0202 	orr.w	r2, r3, #2
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800131e:	2204      	movs	r2, #4
 8001320:	409a      	lsls	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d012      	beq.n	8001350 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800133c:	2204      	movs	r2, #4
 800133e:	409a      	lsls	r2, r3
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001348:	f043 0204 	orr.w	r2, r3, #4
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001354:	2210      	movs	r2, #16
 8001356:	409a      	lsls	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d043      	beq.n	80013e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	2b00      	cmp	r3, #0
 800136c:	d03c      	beq.n	80013e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001372:	2210      	movs	r2, #16
 8001374:	409a      	lsls	r2, r3
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d018      	beq.n	80013ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d108      	bne.n	80013a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	2b00      	cmp	r3, #0
 800139c:	d024      	beq.n	80013e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	4798      	blx	r3
 80013a6:	e01f      	b.n	80013e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d01b      	beq.n	80013e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	4798      	blx	r3
 80013b8:	e016      	b.n	80013e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d107      	bne.n	80013d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6812      	ldr	r2, [r2, #0]
 80013d0:	6812      	ldr	r2, [r2, #0]
 80013d2:	f022 0208 	bic.w	r2, r2, #8
 80013d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d003      	beq.n	80013e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ec:	2220      	movs	r2, #32
 80013ee:	409a      	lsls	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f000 808e 	beq.w	8001516 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0310 	and.w	r3, r3, #16
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 8086 	beq.w	8001516 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800140e:	2220      	movs	r2, #32
 8001410:	409a      	lsls	r2, r3
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b05      	cmp	r3, #5
 8001420:	d136      	bne.n	8001490 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	f022 0216 	bic.w	r2, r2, #22
 8001430:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	6812      	ldr	r2, [r2, #0]
 800143a:	6952      	ldr	r2, [r2, #20]
 800143c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001440:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	2b00      	cmp	r3, #0
 8001448:	d103      	bne.n	8001452 <HAL_DMA_IRQHandler+0x1da>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800144e:	2b00      	cmp	r3, #0
 8001450:	d007      	beq.n	8001462 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6812      	ldr	r2, [r2, #0]
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	f022 0208 	bic.w	r2, r2, #8
 8001460:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001466:	223f      	movs	r2, #63	; 0x3f
 8001468:	409a      	lsls	r2, r3
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001482:	2b00      	cmp	r3, #0
 8001484:	d07d      	beq.n	8001582 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	4798      	blx	r3
        }
        return;
 800148e:	e078      	b.n	8001582 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d01c      	beq.n	80014d8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d108      	bne.n	80014be <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d030      	beq.n	8001516 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	4798      	blx	r3
 80014bc:	e02b      	b.n	8001516 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d027      	beq.n	8001516 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	4798      	blx	r3
 80014ce:	e022      	b.n	8001516 <HAL_DMA_IRQHandler+0x29e>
 80014d0:	20000008 	.word	0x20000008
 80014d4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10f      	bne.n	8001506 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	f022 0210 	bic.w	r2, r2, #16
 80014f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800151a:	2b00      	cmp	r3, #0
 800151c:	d032      	beq.n	8001584 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d022      	beq.n	8001570 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2205      	movs	r2, #5
 800152e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	6812      	ldr	r2, [r2, #0]
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	f022 0201 	bic.w	r2, r2, #1
 8001540:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	3301      	adds	r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	4293      	cmp	r3, r2
 800154c:	d807      	bhi.n	800155e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1f2      	bne.n	8001542 <HAL_DMA_IRQHandler+0x2ca>
 800155c:	e000      	b.n	8001560 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800155e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001574:	2b00      	cmp	r3, #0
 8001576:	d005      	beq.n	8001584 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	4798      	blx	r3
 8001580:	e000      	b.n	8001584 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001582:	bf00      	nop
    }
  }
}
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 800158a:	b480      	push	{r7}
 800158c:	b087      	sub	sp, #28
 800158e:	af00      	add	r7, sp, #0
 8001590:	60f8      	str	r0, [r7, #12]
 8001592:	460b      	mov	r3, r1
 8001594:	607a      	str	r2, [r7, #4]
 8001596:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d101      	bne.n	80015aa <HAL_DMA_RegisterCallback+0x20>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e03d      	b.n	8001626 <HAL_DMA_RegisterCallback+0x9c>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2201      	movs	r2, #1
 80015ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d12a      	bne.n	8001614 <HAL_DMA_RegisterCallback+0x8a>
  {
    switch (CallbackID)
 80015be:	7afb      	ldrb	r3, [r7, #11]
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	d82a      	bhi.n	800161a <HAL_DMA_RegisterCallback+0x90>
 80015c4:	a201      	add	r2, pc, #4	; (adr r2, 80015cc <HAL_DMA_RegisterCallback+0x42>)
 80015c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ca:	bf00      	nop
 80015cc:	080015e5 	.word	0x080015e5
 80015d0:	080015ed 	.word	0x080015ed
 80015d4:	080015f5 	.word	0x080015f5
 80015d8:	080015fd 	.word	0x080015fd
 80015dc:	08001605 	.word	0x08001605
 80015e0:	0800160d 	.word	0x0800160d
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 80015ea:	e017      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80015f2:	e013      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 80015fa:	e00f      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8001602:	e00b      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 800160a:	e007      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8001612:	e003      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	75fb      	strb	r3, [r7, #23]
 8001618:	e000      	b.n	800161c <HAL_DMA_RegisterCallback+0x92>
      break;
 800161a:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8001624:	7dfb      	ldrb	r3, [r7, #23]
}
 8001626:	4618      	mov	r0, r3
 8001628:	371c      	adds	r7, #28
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifer
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8001632:	b480      	push	{r7}
 8001634:	b085      	sub	sp, #20
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	460b      	mov	r3, r1
 800163c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <HAL_DMA_UnRegisterCallback+0x1e>
 800164c:	2302      	movs	r3, #2
 800164e:	e053      	b.n	80016f8 <HAL_DMA_UnRegisterCallback+0xc6>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b01      	cmp	r3, #1
 8001662:	d142      	bne.n	80016ea <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	2b06      	cmp	r3, #6
 8001668:	d83b      	bhi.n	80016e2 <HAL_DMA_UnRegisterCallback+0xb0>
 800166a:	a201      	add	r2, pc, #4	; (adr r2, 8001670 <HAL_DMA_UnRegisterCallback+0x3e>)
 800166c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001670:	0800168d 	.word	0x0800168d
 8001674:	08001695 	.word	0x08001695
 8001678:	0800169d 	.word	0x0800169d
 800167c:	080016a5 	.word	0x080016a5
 8001680:	080016ad 	.word	0x080016ad
 8001684:	080016b5 	.word	0x080016b5
 8001688:	080016bd 	.word	0x080016bd
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8001692:	e02c      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800169a:	e028      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 80016a2:	e024      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 80016aa:	e020      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 80016b2:	e01c      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 80016ba:	e018      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 80016e0:	e005      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	73fb      	strb	r3, [r7, #15]
      break;
 80016e6:	bf00      	nop
 80016e8:	e001      	b.n	80016ee <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 80016f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001712:	b2db      	uxtb	r3, r3
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001754:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b40      	cmp	r3, #64	; 0x40
 8001764:	d108      	bne.n	8001778 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001776:	e007      	b.n	8001788 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	68ba      	ldr	r2, [r7, #8]
 800177e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	60da      	str	r2, [r3, #12]
}
 8001788:	bf00      	nop
 800178a:	3714      	adds	r7, #20
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	3b10      	subs	r3, #16
 80017a4:	4a14      	ldr	r2, [pc, #80]	; (80017f8 <DMA_CalcBaseAndBitshift+0x64>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	091b      	lsrs	r3, r3, #4
 80017ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80017ae:	4a13      	ldr	r2, [pc, #76]	; (80017fc <DMA_CalcBaseAndBitshift+0x68>)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4413      	add	r3, r2
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d909      	bls.n	80017d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017ca:	f023 0303 	bic.w	r3, r3, #3
 80017ce:	1d1a      	adds	r2, r3, #4
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	659a      	str	r2, [r3, #88]	; 0x58
 80017d4:	e007      	b.n	80017e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017de:	f023 0303 	bic.w	r3, r3, #3
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	aaaaaaab 	.word	0xaaaaaaab
 80017fc:	0800d188 	.word	0x0800d188

08001800 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001810:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d11f      	bne.n	800185a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b03      	cmp	r3, #3
 800181e:	d855      	bhi.n	80018cc <DMA_CheckFifoParam+0xcc>
 8001820:	a201      	add	r2, pc, #4	; (adr r2, 8001828 <DMA_CheckFifoParam+0x28>)
 8001822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001826:	bf00      	nop
 8001828:	08001839 	.word	0x08001839
 800182c:	0800184b 	.word	0x0800184b
 8001830:	08001839 	.word	0x08001839
 8001834:	080018cd 	.word	0x080018cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d045      	beq.n	80018d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001848:	e042      	b.n	80018d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001852:	d13f      	bne.n	80018d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001858:	e03c      	b.n	80018d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001862:	d121      	bne.n	80018a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	2b03      	cmp	r3, #3
 8001868:	d836      	bhi.n	80018d8 <DMA_CheckFifoParam+0xd8>
 800186a:	a201      	add	r2, pc, #4	; (adr r2, 8001870 <DMA_CheckFifoParam+0x70>)
 800186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001870:	08001881 	.word	0x08001881
 8001874:	08001887 	.word	0x08001887
 8001878:	08001881 	.word	0x08001881
 800187c:	08001899 	.word	0x08001899
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
      break;
 8001884:	e02f      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d024      	beq.n	80018dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001896:	e021      	b.n	80018dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018a0:	d11e      	bne.n	80018e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80018a6:	e01b      	b.n	80018e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d902      	bls.n	80018b4 <DMA_CheckFifoParam+0xb4>
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d003      	beq.n	80018ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80018b2:	e018      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	73fb      	strb	r3, [r7, #15]
      break;
 80018b8:	e015      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00e      	beq.n	80018e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	73fb      	strb	r3, [r7, #15]
      break;
 80018ca:	e00b      	b.n	80018e4 <DMA_CheckFifoParam+0xe4>
      break;
 80018cc:	bf00      	nop
 80018ce:	e00a      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;
 80018d0:	bf00      	nop
 80018d2:	e008      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;
 80018d4:	bf00      	nop
 80018d6:	e006      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;
 80018d8:	bf00      	nop
 80018da:	e004      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;
 80018dc:	bf00      	nop
 80018de:	e002      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80018e0:	bf00      	nop
 80018e2:	e000      	b.n	80018e6 <DMA_CheckFifoParam+0xe6>
      break;
 80018e4:	bf00      	nop
    }
  } 
  
  return status; 
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b089      	sub	sp, #36	; 0x24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
 800190e:	e177      	b.n	8001c00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001910:	2201      	movs	r2, #1
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	4013      	ands	r3, r2
 8001922:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	429a      	cmp	r2, r3
 800192a:	f040 8166 	bne.w	8001bfa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d003      	beq.n	800193e <HAL_GPIO_Init+0x4a>
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b12      	cmp	r3, #18
 800193c:	d123      	bne.n	8001986 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	08da      	lsrs	r2, r3, #3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3208      	adds	r2, #8
 8001946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	220f      	movs	r2, #15
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	691a      	ldr	r2, [r3, #16]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	08da      	lsrs	r2, r3, #3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3208      	adds	r2, #8
 8001980:	69b9      	ldr	r1, [r7, #24]
 8001982:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	2203      	movs	r2, #3
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0203 	and.w	r2, r3, #3
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d00b      	beq.n	80019da <HAL_GPIO_Init+0xe6>
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d007      	beq.n	80019da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019ce:	2b11      	cmp	r3, #17
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b12      	cmp	r3, #18
 80019d8:	d130      	bne.n	8001a3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a10:	2201      	movs	r2, #1
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	091b      	lsrs	r3, r3, #4
 8001a26:	f003 0201 	and.w	r2, r3, #1
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	2203      	movs	r2, #3
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 80c0 	beq.w	8001bfa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	4a65      	ldr	r2, [pc, #404]	; (8001c14 <HAL_GPIO_Init+0x320>)
 8001a80:	4b64      	ldr	r3, [pc, #400]	; (8001c14 <HAL_GPIO_Init+0x320>)
 8001a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a88:	6453      	str	r3, [r2, #68]	; 0x44
 8001a8a:	4b62      	ldr	r3, [pc, #392]	; (8001c14 <HAL_GPIO_Init+0x320>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a96:	4a60      	ldr	r2, [pc, #384]	; (8001c18 <HAL_GPIO_Init+0x324>)
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	089b      	lsrs	r3, r3, #2
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	220f      	movs	r2, #15
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a57      	ldr	r2, [pc, #348]	; (8001c1c <HAL_GPIO_Init+0x328>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d037      	beq.n	8001b32 <HAL_GPIO_Init+0x23e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a56      	ldr	r2, [pc, #344]	; (8001c20 <HAL_GPIO_Init+0x32c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d031      	beq.n	8001b2e <HAL_GPIO_Init+0x23a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a55      	ldr	r2, [pc, #340]	; (8001c24 <HAL_GPIO_Init+0x330>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d02b      	beq.n	8001b2a <HAL_GPIO_Init+0x236>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a54      	ldr	r2, [pc, #336]	; (8001c28 <HAL_GPIO_Init+0x334>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d025      	beq.n	8001b26 <HAL_GPIO_Init+0x232>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a53      	ldr	r2, [pc, #332]	; (8001c2c <HAL_GPIO_Init+0x338>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d01f      	beq.n	8001b22 <HAL_GPIO_Init+0x22e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a52      	ldr	r2, [pc, #328]	; (8001c30 <HAL_GPIO_Init+0x33c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d019      	beq.n	8001b1e <HAL_GPIO_Init+0x22a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a51      	ldr	r2, [pc, #324]	; (8001c34 <HAL_GPIO_Init+0x340>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d013      	beq.n	8001b1a <HAL_GPIO_Init+0x226>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a50      	ldr	r2, [pc, #320]	; (8001c38 <HAL_GPIO_Init+0x344>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d00d      	beq.n	8001b16 <HAL_GPIO_Init+0x222>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a4f      	ldr	r2, [pc, #316]	; (8001c3c <HAL_GPIO_Init+0x348>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d007      	beq.n	8001b12 <HAL_GPIO_Init+0x21e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a4e      	ldr	r2, [pc, #312]	; (8001c40 <HAL_GPIO_Init+0x34c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d101      	bne.n	8001b0e <HAL_GPIO_Init+0x21a>
 8001b0a:	2309      	movs	r3, #9
 8001b0c:	e012      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b0e:	230a      	movs	r3, #10
 8001b10:	e010      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b12:	2308      	movs	r3, #8
 8001b14:	e00e      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b16:	2307      	movs	r3, #7
 8001b18:	e00c      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b1a:	2306      	movs	r3, #6
 8001b1c:	e00a      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b1e:	2305      	movs	r3, #5
 8001b20:	e008      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b22:	2304      	movs	r3, #4
 8001b24:	e006      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b26:	2303      	movs	r3, #3
 8001b28:	e004      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e002      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <HAL_GPIO_Init+0x240>
 8001b32:	2300      	movs	r3, #0
 8001b34:	69fa      	ldr	r2, [r7, #28]
 8001b36:	f002 0203 	and.w	r2, r2, #3
 8001b3a:	0092      	lsls	r2, r2, #2
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b44:	4934      	ldr	r1, [pc, #208]	; (8001c18 <HAL_GPIO_Init+0x324>)
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b52:	4b3c      	ldr	r3, [pc, #240]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b76:	4a33      	ldr	r2, [pc, #204]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b7c:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ba0:	4a28      	ldr	r2, [pc, #160]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ba6:	4b27      	ldr	r3, [pc, #156]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bca:	4a1e      	ldr	r2, [pc, #120]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bd0:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bf4:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <HAL_GPIO_Init+0x350>)
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	61fb      	str	r3, [r7, #28]
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	2b0f      	cmp	r3, #15
 8001c04:	f67f ae84 	bls.w	8001910 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c08:	bf00      	nop
 8001c0a:	3724      	adds	r7, #36	; 0x24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40013800 	.word	0x40013800
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	40020400 	.word	0x40020400
 8001c24:	40020800 	.word	0x40020800
 8001c28:	40020c00 	.word	0x40020c00
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	40021400 	.word	0x40021400
 8001c34:	40021800 	.word	0x40021800
 8001c38:	40021c00 	.word	0x40021c00
 8001c3c:	40022000 	.word	0x40022000
 8001c40:	40022400 	.word	0x40022400
 8001c44:	40013c00 	.word	0x40013c00

08001c48 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b087      	sub	sp, #28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e0da      	b.n	8001e1a <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c64:	2201      	movs	r2, #1
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	f040 80ca 	bne.w	8001e14 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001c80:	4a6b      	ldr	r2, [pc, #428]	; (8001e30 <HAL_GPIO_DeInit+0x1e8>)
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	220f      	movs	r2, #15
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	68ba      	ldr	r2, [r7, #8]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a63      	ldr	r2, [pc, #396]	; (8001e34 <HAL_GPIO_DeInit+0x1ec>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d037      	beq.n	8001d1a <HAL_GPIO_DeInit+0xd2>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a62      	ldr	r2, [pc, #392]	; (8001e38 <HAL_GPIO_DeInit+0x1f0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d031      	beq.n	8001d16 <HAL_GPIO_DeInit+0xce>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a61      	ldr	r2, [pc, #388]	; (8001e3c <HAL_GPIO_DeInit+0x1f4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d02b      	beq.n	8001d12 <HAL_GPIO_DeInit+0xca>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a60      	ldr	r2, [pc, #384]	; (8001e40 <HAL_GPIO_DeInit+0x1f8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d025      	beq.n	8001d0e <HAL_GPIO_DeInit+0xc6>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a5f      	ldr	r2, [pc, #380]	; (8001e44 <HAL_GPIO_DeInit+0x1fc>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01f      	beq.n	8001d0a <HAL_GPIO_DeInit+0xc2>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a5e      	ldr	r2, [pc, #376]	; (8001e48 <HAL_GPIO_DeInit+0x200>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d019      	beq.n	8001d06 <HAL_GPIO_DeInit+0xbe>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a5d      	ldr	r2, [pc, #372]	; (8001e4c <HAL_GPIO_DeInit+0x204>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_GPIO_DeInit+0xba>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a5c      	ldr	r2, [pc, #368]	; (8001e50 <HAL_GPIO_DeInit+0x208>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00d      	beq.n	8001cfe <HAL_GPIO_DeInit+0xb6>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a5b      	ldr	r2, [pc, #364]	; (8001e54 <HAL_GPIO_DeInit+0x20c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d007      	beq.n	8001cfa <HAL_GPIO_DeInit+0xb2>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a5a      	ldr	r2, [pc, #360]	; (8001e58 <HAL_GPIO_DeInit+0x210>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d101      	bne.n	8001cf6 <HAL_GPIO_DeInit+0xae>
 8001cf2:	2309      	movs	r3, #9
 8001cf4:	e012      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001cf6:	230a      	movs	r3, #10
 8001cf8:	e010      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001cfa:	2308      	movs	r3, #8
 8001cfc:	e00e      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001cfe:	2307      	movs	r3, #7
 8001d00:	e00c      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d02:	2306      	movs	r3, #6
 8001d04:	e00a      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d06:	2305      	movs	r3, #5
 8001d08:	e008      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e004      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d12:	2302      	movs	r3, #2
 8001d14:	e002      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <HAL_GPIO_DeInit+0xd4>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	f002 0203 	and.w	r2, r2, #3
 8001d22:	0092      	lsls	r2, r2, #2
 8001d24:	fa03 f202 	lsl.w	r2, r3, r2
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d132      	bne.n	8001d94 <HAL_GPIO_DeInit+0x14c>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	220f      	movs	r2, #15
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001d3e:	483c      	ldr	r0, [pc, #240]	; (8001e30 <HAL_GPIO_DeInit+0x1e8>)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	089b      	lsrs	r3, r3, #2
 8001d44:	493a      	ldr	r1, [pc, #232]	; (8001e30 <HAL_GPIO_DeInit+0x1e8>)
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	0892      	lsrs	r2, r2, #2
 8001d4a:	3202      	adds	r2, #2
 8001d4c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	43d2      	mvns	r2, r2
 8001d54:	400a      	ands	r2, r1
 8001d56:	3302      	adds	r3, #2
 8001d58:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001d5c:	493f      	ldr	r1, [pc, #252]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d5e:	4b3f      	ldr	r3, [pc, #252]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	4013      	ands	r3, r2
 8001d68:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001d6a:	493c      	ldr	r1, [pc, #240]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d6c:	4b3b      	ldr	r3, [pc, #236]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	4013      	ands	r3, r2
 8001d76:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001d78:	4938      	ldr	r1, [pc, #224]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d7a:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	4013      	ands	r3, r2
 8001d84:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001d86:	4935      	ldr	r1, [pc, #212]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d88:	4b34      	ldr	r3, [pc, #208]	; (8001e5c <HAL_GPIO_DeInit+0x214>)
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	4013      	ands	r3, r2
 8001d92:	60cb      	str	r3, [r1, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	2103      	movs	r1, #3
 8001d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	401a      	ands	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	08da      	lsrs	r2, r3, #3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	08d9      	lsrs	r1, r3, #3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3108      	adds	r1, #8
 8001db6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	200f      	movs	r0, #15
 8001dc4:	fa00 f303 	lsl.w	r3, r0, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4019      	ands	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3208      	adds	r2, #8
 8001dd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689a      	ldr	r2, [r3, #8]
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	2103      	movs	r1, #3
 8001dde:	fa01 f303 	lsl.w	r3, r1, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	401a      	ands	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	2101      	movs	r1, #1
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	fa01 f303 	lsl.w	r3, r1, r3
 8001df6:	43db      	mvns	r3, r3
 8001df8:	401a      	ands	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	2103      	movs	r1, #3
 8001e08:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	401a      	ands	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	3301      	adds	r3, #1
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	f67f af21 	bls.w	8001c64 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001e22:	bf00      	nop
 8001e24:	371c      	adds	r7, #28
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40013800 	.word	0x40013800
 8001e34:	40020000 	.word	0x40020000
 8001e38:	40020400 	.word	0x40020400
 8001e3c:	40020800 	.word	0x40020800
 8001e40:	40020c00 	.word	0x40020c00
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40021400 	.word	0x40021400
 8001e4c:	40021800 	.word	0x40021800
 8001e50:	40021c00 	.word	0x40021c00
 8001e54:	40022000 	.word	0x40022000
 8001e58:	40022400 	.word	0x40022400
 8001e5c:	40013c00 	.word	0x40013c00

08001e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	73fb      	strb	r3, [r7, #15]
 8001e7c:	e001      	b.n	8001e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea0:	787b      	ldrb	r3, [r7, #1]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eac:	e003      	b.n	8001eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	619a      	str	r2, [r3, #24]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	695a      	ldr	r2, [r3, #20]
 8001ed2:	887b      	ldrh	r3, [r7, #2]
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	887b      	ldrh	r3, [r7, #2]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d104      	bne.n	8001ee6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001edc:	887b      	ldrh	r3, [r7, #2]
 8001ede:	041a      	lsls	r2, r3, #16
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001ee4:	e002      	b.n	8001eec <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	619a      	str	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	460b      	mov	r3, r1
 8001f02:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8001f04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8001f0a:	887a      	ldrh	r2, [r7, #2]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8001f18:	887a      	ldrh	r2, [r7, #2]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69db      	ldr	r3, [r3, #28]
 8001f28:	60fb      	str	r3, [r7, #12]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	e000      	b.n	8001f3c <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
  }
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f52:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d006      	beq.n	8001f6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f5e:	4a05      	ldr	r2, [pc, #20]	; (8001f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f60:	88fb      	ldrh	r3, [r7, #6]
 8001f62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f64:	88fb      	ldrh	r3, [r7, #6]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 f806 	bl	8001f78 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f6c:	bf00      	nop
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40013c00 	.word	0x40013c00

08001f78 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop

08001f90 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f92:	b08f      	sub	sp, #60	; 0x3c
 8001f94:	af0a      	add	r7, sp, #40	; 0x28
 8001f96:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e103      	b.n	80021aa <HAL_PCD_Init+0x21a>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d106      	bne.n	8001fbc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f009 ff12 	bl	800bde0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f006 fa94 	bl	80084f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	687e      	ldr	r6, [r7, #4]
 8001fd6:	466d      	mov	r5, sp
 8001fd8:	f106 0410 	add.w	r4, r6, #16
 8001fdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fe8:	e885 0003 	stmia.w	r5, {r0, r1}
 8001fec:	1d33      	adds	r3, r6, #4
 8001fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff0:	6838      	ldr	r0, [r7, #0]
 8001ff2:	f006 f96b 	bl	80082cc <USB_CoreInit>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2202      	movs	r2, #2
 8002000:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0d0      	b.n	80021aa <HAL_PCD_Init+0x21a>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2100      	movs	r1, #0
 800200e:	4618      	mov	r0, r3
 8002010:	f006 fa82 	bl	8008518 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002014:	2300      	movs	r3, #0
 8002016:	73fb      	strb	r3, [r7, #15]
 8002018:	e04a      	b.n	80020b0 <HAL_PCD_Init+0x120>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800201a:	7bfa      	ldrb	r2, [r7, #15]
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	1a9b      	subs	r3, r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	440b      	add	r3, r1
 8002028:	333d      	adds	r3, #61	; 0x3d
 800202a:	2201      	movs	r2, #1
 800202c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	4613      	mov	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	1a9b      	subs	r3, r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	440b      	add	r3, r1
 800203c:	333c      	adds	r3, #60	; 0x3c
 800203e:	7bfa      	ldrb	r2, [r7, #15]
 8002040:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002042:	7bfa      	ldrb	r2, [r7, #15]
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	b298      	uxth	r0, r3
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	4613      	mov	r3, r2
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	1a9b      	subs	r3, r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	440b      	add	r3, r1
 8002054:	3342      	adds	r3, #66	; 0x42
 8002056:	4602      	mov	r2, r0
 8002058:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800205a:	7bfa      	ldrb	r2, [r7, #15]
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	333f      	adds	r3, #63	; 0x3f
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800206e:	7bfa      	ldrb	r2, [r7, #15]
 8002070:	6879      	ldr	r1, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	1a9b      	subs	r3, r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	440b      	add	r3, r1
 800207c:	3344      	adds	r3, #68	; 0x44
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	6879      	ldr	r1, [r7, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	1a9b      	subs	r3, r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	440b      	add	r3, r1
 8002090:	3348      	adds	r3, #72	; 0x48
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002096:	7bfa      	ldrb	r2, [r7, #15]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	1a9b      	subs	r3, r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	3350      	adds	r3, #80	; 0x50
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	3301      	adds	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
 80020b0:	7bfa      	ldrb	r2, [r7, #15]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d3af      	bcc.n	800201a <HAL_PCD_Init+0x8a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020ba:	2300      	movs	r3, #0
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e044      	b.n	800214a <HAL_PCD_Init+0x1ba>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80020c0:	7bfa      	ldrb	r2, [r7, #15]
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	1a9b      	subs	r3, r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80020d6:	7bfa      	ldrb	r2, [r7, #15]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80020e8:	7bfa      	ldrb	r2, [r7, #15]
 80020ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80020ec:	7bfa      	ldrb	r2, [r7, #15]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80020fe:	2200      	movs	r2, #0
 8002100:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002102:	7bfa      	ldrb	r2, [r7, #15]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	440b      	add	r3, r1
 8002110:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002118:	7bfa      	ldrb	r2, [r7, #15]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	1a9b      	subs	r3, r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800212e:	7bfa      	ldrb	r2, [r7, #15]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	440b      	add	r3, r1
 800213c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	3301      	adds	r3, #1
 8002148:	73fb      	strb	r3, [r7, #15]
 800214a:	7bfa      	ldrb	r2, [r7, #15]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	429a      	cmp	r2, r3
 8002152:	d3b5      	bcc.n	80020c0 <HAL_PCD_Init+0x130>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	603b      	str	r3, [r7, #0]
 800215a:	687e      	ldr	r6, [r7, #4]
 800215c:	466d      	mov	r5, sp
 800215e:	f106 0410 	add.w	r4, r6, #16
 8002162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800216e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002172:	1d33      	adds	r3, r6, #4
 8002174:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002176:	6838      	ldr	r0, [r7, #0]
 8002178:	f006 f9f8 	bl	800856c <USB_DevInit>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d005      	beq.n	800218e <HAL_PCD_Init+0x1fe>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e00d      	b.n	80021aa <HAL_PCD_Init+0x21a>
  }

  hpcd->USB_Address = 0U;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f007 fb15 	bl	80097d2 <USB_DevDisconnect>

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021b2 <HAL_PCD_DeInit>:
  * @brief  DeInitializes the PCD peripheral.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_PCD_DeInit+0x12>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e00e      	b.n	80021e2 <HAL_PCD_DeInit+0x30>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2203      	movs	r2, #3
 80021c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Stop Device */
  (void)HAL_PCD_Stop(hpcd);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f853 	bl	8002278 <HAL_PCD_Stop>

  /* DeInit the low level hardware */
  hpcd->MspDeInitCallback(hpcd);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_PCD_MspDeInit(hpcd);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f009 fe5e 	bl	800be94 <HAL_PCD_MspDeInit>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  hpcd->State = HAL_PCD_STATE_RESET;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
  * @brief  Initializes the PCD MSP.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_MspInit could be implemented in the user file
   */
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
  * @brief  DeInitializes PCD MSP.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_MspDeInit could be implemented in the user file
   */
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002226:	2b01      	cmp	r3, #1
 8002228:	d101      	bne.n	800222e <HAL_PCD_Start+0x1c>
 800222a:	2302      	movs	r3, #2
 800222c:	e020      	b.n	8002270 <HAL_PCD_Start+0x5e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223a:	2b01      	cmp	r3, #1
 800223c:	d109      	bne.n	8002252 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002242:	2b01      	cmp	r3, #1
 8002244:	d005      	beq.n	8002252 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800224a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f007 faa2 	bl	80097a0 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f006 f937 	bl	80084d4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_PCD_Stop+0x16>
 800228a:	2302      	movs	r3, #2
 800228c:	e020      	b.n	80022d0 <HAL_PCD_Stop+0x58>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_DISABLE(hpcd);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f006 f92b 	bl	80084f6 <USB_DisableGlobalInt>

  if (USB_StopDevice(hpcd->Instance) != HAL_OK)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f007 fa04 	bl	80096b2 <USB_StopDevice>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_PCD_Stop+0x44>
  {
    __HAL_UNLOCK(hpcd);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e009      	b.n	80022d0 <HAL_PCD_Stop+0x58>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f007 fa86 	bl	80097d2 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b08d      	sub	sp, #52	; 0x34
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum = 0U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f007 fb2a 	bl	800994c <USB_GetMode>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f040 839b 	bne.w	8002a36 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f007 fa7d 	bl	8009804 <USB_ReadInterrupts>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 8391 	beq.w	8002a34 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f007 fa74 	bl	8009804 <USB_ReadInterrupts>
 800231c:	4603      	mov	r3, r0
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b02      	cmp	r3, #2
 8002324:	d107      	bne.n	8002336 <HAL_PCD_IRQHandler+0x5e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	6952      	ldr	r2, [r2, #20]
 8002330:	f002 0202 	and.w	r2, r2, #2
 8002334:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f007 fa62 	bl	8009804 <USB_ReadInterrupts>
 8002340:	4603      	mov	r3, r0
 8002342:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002346:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800234a:	d17b      	bne.n	8002444 <HAL_PCD_IRQHandler+0x16c>
    {
      epnum = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f007 fa68 	bl	800982a <USB_ReadDevAllOutEpInterrupt>
 800235a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800235c:	e06f      	b.n	800243e <HAL_PCD_IRQHandler+0x166>
      {
        if ((ep_intr & 0x1U) != 0U)
 800235e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d064      	beq.n	8002432 <HAL_PCD_IRQHandler+0x15a>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f007 fa8d 	bl	8009892 <USB_ReadDevOutEPInterrupt>
 8002378:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00c      	beq.n	800239e <HAL_PCD_IRQHandler+0xc6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002386:	015a      	lsls	r2, r3, #5
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	4413      	add	r3, r2
 800238c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002390:	461a      	mov	r2, r3
 8002392:	2301      	movs	r3, #1
 8002394:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002396:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 ff33 	bl	8003204 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	f003 0308 	and.w	r3, r3, #8
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00c      	beq.n	80023c2 <HAL_PCD_IRQHandler+0xea>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80023a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f001 f832 	bl	8003414 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	015a      	lsls	r2, r3, #5
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	4413      	add	r3, r2
 80023b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023bc:	461a      	mov	r2, r3
 80023be:	2308      	movs	r3, #8
 80023c0:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	f003 0310 	and.w	r3, r3, #16
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d008      	beq.n	80023de <HAL_PCD_IRQHandler+0x106>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ce:	015a      	lsls	r2, r3, #5
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	4413      	add	r3, r2
 80023d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023d8:	461a      	mov	r2, r3
 80023da:	2310      	movs	r3, #16
 80023dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	f003 0320 	and.w	r3, r3, #32
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d015      	beq.n	8002414 <HAL_PCD_IRQHandler+0x13c>
          {
            if (hpcd->Init.dma_enable == 1U)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d108      	bne.n	8002402 <HAL_PCD_IRQHandler+0x12a>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80023fa:	461a      	mov	r2, r3
 80023fc:	2101      	movs	r1, #1
 80023fe:	f007 faeb 	bl	80099d8 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	4413      	add	r3, r2
 800240a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800240e:	461a      	mov	r2, r3
 8002410:	2320      	movs	r3, #32
 8002412:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d009      	beq.n	8002432 <HAL_PCD_IRQHandler+0x15a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	015a      	lsls	r2, r3, #5
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	4413      	add	r3, r2
 8002426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800242a:	461a      	mov	r2, r3
 800242c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002430:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	3301      	adds	r3, #1
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800243a:	085b      	lsrs	r3, r3, #1
 800243c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800243e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002440:	2b00      	cmp	r3, #0
 8002442:	d18c      	bne.n	800235e <HAL_PCD_IRQHandler+0x86>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f007 f9db 	bl	8009804 <USB_ReadInterrupts>
 800244e:	4603      	mov	r3, r0
 8002450:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002454:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002458:	f040 80c5 	bne.w	80025e6 <HAL_PCD_IRQHandler+0x30e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f007 f9fc 	bl	800985e <USB_ReadDevAllInEpInterrupt>
 8002466:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800246c:	e0b7      	b.n	80025de <HAL_PCD_IRQHandler+0x306>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800246e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80ac 	beq.w	80025d2 <HAL_PCD_IRQHandler+0x2fa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	4611      	mov	r1, r2
 8002484:	4618      	mov	r0, r3
 8002486:	f007 fa22 	bl	80098ce <USB_ReadDevInEPInterrupt>
 800248a:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d05c      	beq.n	8002550 <HAL_PCD_IRQHandler+0x278>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	f003 030f 	and.w	r3, r3, #15
 800249c:	2201      	movs	r2, #1
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024aa:	4619      	mov	r1, r3
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	4013      	ands	r3, r2
 80024ba:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	015a      	lsls	r2, r3, #5
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	4413      	add	r3, r2
 80024c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80024c8:	461a      	mov	r2, r3
 80024ca:	2301      	movs	r3, #1
 80024cc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d11b      	bne.n	800250e <HAL_PCD_IRQHandler+0x236>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024da:	4613      	mov	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	1a9b      	subs	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	3348      	adds	r3, #72	; 0x48
 80024e6:	6819      	ldr	r1, [r3, #0]
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ec:	4613      	mov	r3, r2
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4403      	add	r3, r0
 80024f6:	3344      	adds	r3, #68	; 0x44
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4419      	add	r1, r3
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002500:	4613      	mov	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4403      	add	r3, r0
 800250a:	3348      	adds	r3, #72	; 0x48
 800250c:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	b2db      	uxtb	r3, r3
 8002512:	4619      	mov	r1, r3
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 fa9d 	bl	8002a54 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d116      	bne.n	8002550 <HAL_PCD_IRQHandler+0x278>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	2b00      	cmp	r3, #0
 8002526:	d113      	bne.n	8002550 <HAL_PCD_IRQHandler+0x278>
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800252c:	4613      	mov	r3, r2
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3350      	adds	r3, #80	; 0x50
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d108      	bne.n	8002550 <HAL_PCD_IRQHandler+0x278>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002548:	461a      	mov	r2, r3
 800254a:	2101      	movs	r1, #1
 800254c:	f007 fa44 	bl	80099d8 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d008      	beq.n	800256c <HAL_PCD_IRQHandler+0x294>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	015a      	lsls	r2, r3, #5
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	4413      	add	r3, r2
 8002562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002566:	461a      	mov	r2, r3
 8002568:	2308      	movs	r3, #8
 800256a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <HAL_PCD_IRQHandler+0x2b0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	015a      	lsls	r2, r3, #5
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	4413      	add	r3, r2
 800257e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002582:	461a      	mov	r2, r3
 8002584:	2310      	movs	r3, #16
 8002586:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_PCD_IRQHandler+0x2cc>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	4413      	add	r3, r2
 800259a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800259e:	461a      	mov	r2, r3
 80025a0:	2340      	movs	r3, #64	; 0x40
 80025a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d008      	beq.n	80025c0 <HAL_PCD_IRQHandler+0x2e8>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	015a      	lsls	r2, r3, #5
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80025ba:	461a      	mov	r2, r3
 80025bc:	2302      	movs	r3, #2
 80025be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_PCD_IRQHandler+0x2fa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80025ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 fd8b 	bl	80030e8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	3301      	adds	r3, #1
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80025d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025da:	085b      	lsrs	r3, r3, #1
 80025dc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80025de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f47f af44 	bne.w	800246e <HAL_PCD_IRQHandler+0x196>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f007 f90a 	bl	8009804 <USB_ReadInterrupts>
 80025f0:	4603      	mov	r3, r0
 80025f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80025f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80025fa:	d123      	bne.n	8002644 <HAL_PCD_IRQHandler+0x36c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002602:	461a      	mov	r2, r3
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f023 0301 	bic.w	r3, r3, #1
 8002610:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002618:	2b01      	cmp	r3, #1
 800261a:	d108      	bne.n	800262e <HAL_PCD_IRQHandler+0x356>
      {
        hpcd->LPM_State = LPM_L0;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002624:	2100      	movs	r1, #0
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 ffac 	bl	8003584 <HAL_PCDEx_LPM_Callback>
 800262c:	e002      	b.n	8002634 <HAL_PCD_IRQHandler+0x35c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 fa44 	bl	8002abc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	6952      	ldr	r2, [r2, #20]
 800263e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002642:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f007 f8db 	bl	8009804 <USB_ReadInterrupts>
 800264e:	4603      	mov	r3, r0
 8002650:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002654:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002658:	d112      	bne.n	8002680 <HAL_PCD_IRQHandler+0x3a8>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b01      	cmp	r3, #1
 8002668:	d102      	bne.n	8002670 <HAL_PCD_IRQHandler+0x398>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fa1c 	bl	8002aa8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	6952      	ldr	r2, [r2, #20]
 800267a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800267e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f007 f8bd 	bl	8009804 <USB_ReadInterrupts>
 800268a:	4603      	mov	r3, r0
 800268c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002694:	f040 80b0 	bne.w	80027f8 <HAL_PCD_IRQHandler+0x520>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800269e:	461a      	mov	r2, r3
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2110      	movs	r1, #16
 80026b4:	4618      	mov	r0, r3
 80026b6:	f006 f8cb 	bl	8008850 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026be:	e038      	b.n	8002732 <HAL_PCD_IRQHandler+0x45a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80026c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c2:	015a      	lsls	r2, r3, #5
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	4413      	add	r3, r2
 80026c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026cc:	461a      	mov	r2, r3
 80026ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80026d2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80026d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026e0:	4619      	mov	r1, r3
 80026e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e4:	015a      	lsls	r2, r3, #5
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80026f4:	600b      	str	r3, [r1, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80026f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f8:	015a      	lsls	r2, r3, #5
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002702:	461a      	mov	r2, r3
 8002704:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002708:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800270a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	4413      	add	r3, r2
 8002712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002716:	4619      	mov	r1, r3
 8002718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	4413      	add	r3, r2
 8002720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800272a:	600b      	str	r3, [r1, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800272c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272e:	3301      	adds	r3, #1
 8002730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002738:	429a      	cmp	r2, r3
 800273a:	d8c1      	bhi.n	80026c0 <HAL_PCD_IRQHandler+0x3e8>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002742:	461a      	mov	r2, r3
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002750:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	2b00      	cmp	r3, #0
 8002758:	d018      	beq.n	800278c <HAL_PCD_IRQHandler+0x4b4>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002760:	461a      	mov	r2, r3
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800276c:	f043 030b 	orr.w	r3, r3, #11
 8002770:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800277a:	461a      	mov	r2, r3
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002784:	f043 030b 	orr.w	r3, r3, #11
 8002788:	6453      	str	r3, [r2, #68]	; 0x44
 800278a:	e017      	b.n	80027bc <HAL_PCD_IRQHandler+0x4e4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002792:	461a      	mov	r2, r3
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800279a:	695b      	ldr	r3, [r3, #20]
 800279c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027a0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80027a4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027ac:	461a      	mov	r2, r3
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	f043 030b 	orr.w	r3, r3, #11
 80027ba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027c2:	461a      	mov	r2, r3
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80027d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027e2:	461a      	mov	r2, r3
 80027e4:	f007 f8f8 	bl	80099d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	6952      	ldr	r2, [r2, #20]
 80027f2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80027f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f007 f801 	bl	8009804 <USB_ReadInterrupts>
 8002802:	4603      	mov	r3, r0
 8002804:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002808:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800280c:	d12a      	bne.n	8002864 <HAL_PCD_IRQHandler+0x58c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f007 f8a8 	bl	8009968 <USB_ActivateSetup>

      if (USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f006 f879 	bl	8008914 <USB_GetDevSpeed>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d103      	bne.n	8002830 <HAL_PCD_IRQHandler+0x558>
      {
        hpcd->Init.speed = USB_OTG_SPEED_HIGH;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	e002      	b.n	8002836 <HAL_PCD_IRQHandler+0x55e>
      }
      else
      {
        hpcd->Init.speed = USB_OTG_SPEED_FULL;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2203      	movs	r2, #3
 8002834:	60da      	str	r2, [r3, #12]
      }

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681c      	ldr	r4, [r3, #0]
 800283a:	f001 fb3f 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 800283e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002844:	b2db      	uxtb	r3, r3
 8002846:	461a      	mov	r2, r3
 8002848:	4620      	mov	r0, r4
 800284a:	f005 fda0 	bl	800838e <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f920 	bl	8002a94 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	6952      	ldr	r2, [r2, #20]
 800285e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002862:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	f006 ffcb 	bl	8009804 <USB_ReadInterrupts>
 800286e:	4603      	mov	r3, r0
 8002870:	f003 0310 	and.w	r3, r3, #16
 8002874:	2b10      	cmp	r3, #16
 8002876:	d161      	bne.n	800293c <HAL_PCD_IRQHandler+0x664>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	6992      	ldr	r2, [r2, #24]
 8002882:	f022 0210 	bic.w	r2, r2, #16
 8002886:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002888:	6a3b      	ldr	r3, [r7, #32]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	f003 020f 	and.w	r2, r3, #15
 8002894:	4613      	mov	r3, r2
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	1a9b      	subs	r3, r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	4413      	add	r3, r2
 80028a4:	3304      	adds	r3, #4
 80028a6:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	0c5b      	lsrs	r3, r3, #17
 80028ac:	f003 030f 	and.w	r3, r3, #15
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d124      	bne.n	80028fe <HAL_PCD_IRQHandler+0x626>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80028ba:	4013      	ands	r3, r2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d035      	beq.n	800292c <HAL_PCD_IRQHandler+0x654>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	461a      	mov	r2, r3
 80028d2:	6a38      	ldr	r0, [r7, #32]
 80028d4:	f006 fde8 	bl	80094a8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	091b      	lsrs	r3, r3, #4
 80028e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028e4:	441a      	add	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	699a      	ldr	r2, [r3, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028f6:	441a      	add	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	619a      	str	r2, [r3, #24]
 80028fc:	e016      	b.n	800292c <HAL_PCD_IRQHandler+0x654>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	0c5b      	lsrs	r3, r3, #17
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	2b06      	cmp	r3, #6
 8002908:	d110      	bne.n	800292c <HAL_PCD_IRQHandler+0x654>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002910:	2208      	movs	r2, #8
 8002912:	4619      	mov	r1, r3
 8002914:	6a38      	ldr	r0, [r7, #32]
 8002916:	f006 fdc7 	bl	80094a8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	091b      	lsrs	r3, r3, #4
 8002922:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002926:	441a      	add	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	6992      	ldr	r2, [r2, #24]
 8002936:	f042 0210 	orr.w	r2, r2, #16
 800293a:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f006 ff5f 	bl	8009804 <USB_ReadInterrupts>
 8002946:	4603      	mov	r3, r0
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b08      	cmp	r3, #8
 800294e:	d10a      	bne.n	8002966 <HAL_PCD_IRQHandler+0x68e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 f895 	bl	8002a80 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	6952      	ldr	r2, [r2, #20]
 8002960:	f002 0208 	and.w	r2, r2, #8
 8002964:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f006 ff4a 	bl	8009804 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002976:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800297a:	d10d      	bne.n	8002998 <HAL_PCD_IRQHandler+0x6c0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	b2db      	uxtb	r3, r3
 8002980:	4619      	mov	r1, r3
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f8b0 	bl	8002ae8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	6812      	ldr	r2, [r2, #0]
 8002990:	6952      	ldr	r2, [r2, #20]
 8002992:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002996:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f006 ff31 	bl	8009804 <USB_ReadInterrupts>
 80029a2:	4603      	mov	r3, r0
 80029a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029ac:	d10d      	bne.n	80029ca <HAL_PCD_IRQHandler+0x6f2>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	4619      	mov	r1, r3
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f88b 	bl	8002ad0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	6952      	ldr	r2, [r2, #20]
 80029c4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80029c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f006 ff18 	bl	8009804 <USB_ReadInterrupts>
 80029d4:	4603      	mov	r3, r0
 80029d6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80029da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029de:	d10a      	bne.n	80029f6 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f88d 	bl	8002b00 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	6952      	ldr	r2, [r2, #20]
 80029f0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80029f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f006 ff02 	bl	8009804 <USB_ReadInterrupts>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d115      	bne.n	8002a36 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 f879 	bl	8002b14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6812      	ldr	r2, [r2, #0]
 8002a2a:	6851      	ldr	r1, [r2, #4]
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	e000      	b.n	8002a36 <HAL_PCD_IRQHandler+0x75e>
      return;
 8002a34:	bf00      	nop
    }
  }
}
 8002a36:	3734      	adds	r7, #52	; 0x34
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd90      	pop	{r4, r7, pc}

08002a3c <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_PCD_DevConnect>:
  * @brief  Connect the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_PCD_DevConnect+0x1c>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e01b      	b.n	8002b7c <HAL_PCD_DevConnect+0x54>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d109      	bne.n	8002b68 <HAL_PCD_DevConnect+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d005      	beq.n	8002b68 <HAL_PCD_DevConnect+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b60:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f006 fe17 	bl	80097a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_PCD_DevDisconnect>:
  * @brief  Disconnect the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <HAL_PCD_DevDisconnect+0x16>
 8002b96:	2302      	movs	r3, #2
 8002b98:	e00d      	b.n	8002bb6 <HAL_PCD_DevDisconnect+0x32>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f006 fe13 	bl	80097d2 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <HAL_PCD_SetAddress+0x1a>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e013      	b.n	8002c00 <HAL_PCD_SetAddress+0x42>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	4611      	mov	r1, r2
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f006 fdad 	bl	8009750 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	4608      	mov	r0, r1
 8002c12:	4611      	mov	r1, r2
 8002c14:	461a      	mov	r2, r3
 8002c16:	4603      	mov	r3, r0
 8002c18:	70fb      	strb	r3, [r7, #3]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	803b      	strh	r3, [r7, #0]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	da0f      	bge.n	8002c4e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c2e:	78fb      	ldrb	r3, [r7, #3]
 8002c30:	f003 020f 	and.w	r2, r3, #15
 8002c34:	4613      	mov	r3, r2
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	1a9b      	subs	r3, r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	3338      	adds	r3, #56	; 0x38
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	4413      	add	r3, r2
 8002c42:	3304      	adds	r3, #4
 8002c44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	705a      	strb	r2, [r3, #1]
 8002c4c:	e00f      	b.n	8002c6e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c4e:	78fb      	ldrb	r3, [r7, #3]
 8002c50:	f003 020f 	and.w	r2, r3, #15
 8002c54:	4613      	mov	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	1a9b      	subs	r3, r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	4413      	add	r3, r2
 8002c64:	3304      	adds	r3, #4
 8002c66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c6e:	78fb      	ldrb	r3, [r7, #3]
 8002c70:	f003 030f 	and.w	r3, r3, #15
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002c7a:	883a      	ldrh	r2, [r7, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	78ba      	ldrb	r2, [r7, #2]
 8002c84:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	785b      	ldrb	r3, [r3, #1]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002c98:	78bb      	ldrb	r3, [r7, #2]
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d102      	bne.n	8002ca4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <HAL_PCD_EP_Open+0xaa>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e00e      	b.n	8002cd0 <HAL_PCD_EP_Open+0xc8>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68f9      	ldr	r1, [r7, #12]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f005 fe4c 	bl	800895e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002cce:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ce4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	da0f      	bge.n	8002d0c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cec:	78fb      	ldrb	r3, [r7, #3]
 8002cee:	f003 020f 	and.w	r2, r3, #15
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	1a9b      	subs	r3, r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	3338      	adds	r3, #56	; 0x38
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	4413      	add	r3, r2
 8002d00:	3304      	adds	r3, #4
 8002d02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	705a      	strb	r2, [r3, #1]
 8002d0a:	e00f      	b.n	8002d2c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d0c:	78fb      	ldrb	r3, [r7, #3]
 8002d0e:	f003 020f 	and.w	r2, r3, #15
 8002d12:	4613      	mov	r3, r2
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	4413      	add	r3, r2
 8002d22:	3304      	adds	r3, #4
 8002d24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002d2c:	78fb      	ldrb	r3, [r7, #3]
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_PCD_EP_Close+0x6e>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e00e      	b.n	8002d64 <HAL_PCD_EP_Close+0x8c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68f9      	ldr	r1, [r7, #12]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f005 ff19 	bl	8008b8c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	607a      	str	r2, [r7, #4]
 8002d76:	603b      	str	r3, [r7, #0]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d7c:	7afb      	ldrb	r3, [r7, #11]
 8002d7e:	f003 020f 	and.w	r2, r3, #15
 8002d82:	4613      	mov	r3, r2
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	1a9b      	subs	r3, r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	4413      	add	r3, r2
 8002d92:	3304      	adds	r3, #4
 8002d94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2200      	movs	r2, #0
 8002da6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2200      	movs	r2, #0
 8002dac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dae:	7afb      	ldrb	r3, [r7, #11]
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d102      	bne.n	8002dc8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002dc8:	7afb      	ldrb	r3, [r7, #11]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d109      	bne.n	8002de6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6818      	ldr	r0, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	461a      	mov	r2, r3
 8002dde:	6979      	ldr	r1, [r7, #20]
 8002de0:	f006 f9dc 	bl	800919c <USB_EP0StartXfer>
 8002de4:	e008      	b.n	8002df8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	461a      	mov	r2, r3
 8002df2:	6979      	ldr	r1, [r7, #20]
 8002df4:	f005 ffb0 	bl	8008d58 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002e0e:	78fb      	ldrb	r3, [r7, #3]
 8002e10:	f003 020f 	and.w	r2, r3, #15
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	1a9b      	subs	r3, r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002e24:	681b      	ldr	r3, [r3, #0]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	603b      	str	r3, [r7, #0]
 8002e3e:	460b      	mov	r3, r1
 8002e40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e42:	7afb      	ldrb	r3, [r7, #11]
 8002e44:	f003 020f 	and.w	r2, r3, #15
 8002e48:	4613      	mov	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	3338      	adds	r3, #56	; 0x38
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	4413      	add	r3, r2
 8002e56:	3304      	adds	r3, #4
 8002e58:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e72:	7afb      	ldrb	r3, [r7, #11]
 8002e74:	f003 030f 	and.w	r3, r3, #15
 8002e78:	b2da      	uxtb	r2, r3
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d102      	bne.n	8002e8c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e8c:	7afb      	ldrb	r3, [r7, #11]
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d109      	bne.n	8002eaa <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	6979      	ldr	r1, [r7, #20]
 8002ea4:	f006 f97a 	bl	800919c <USB_EP0StartXfer>
 8002ea8:	e008      	b.n	8002ebc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6818      	ldr	r0, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	6979      	ldr	r1, [r7, #20]
 8002eb8:	f005 ff4e 	bl	8008d58 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002ed2:	78fb      	ldrb	r3, [r7, #3]
 8002ed4:	f003 020f 	and.w	r2, r3, #15
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d901      	bls.n	8002ee4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e050      	b.n	8002f86 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ee4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	da0f      	bge.n	8002f0c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	f003 020f 	and.w	r2, r3, #15
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	1a9b      	subs	r3, r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	3338      	adds	r3, #56	; 0x38
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	4413      	add	r3, r2
 8002f00:	3304      	adds	r3, #4
 8002f02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2201      	movs	r2, #1
 8002f08:	705a      	strb	r2, [r3, #1]
 8002f0a:	e00d      	b.n	8002f28 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3304      	adds	r3, #4
 8002f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f2e:	78fb      	ldrb	r3, [r7, #3]
 8002f30:	f003 030f 	and.w	r3, r3, #15
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_PCD_EP_SetStall+0x82>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e01e      	b.n	8002f86 <HAL_PCD_EP_SetStall+0xc0>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68f9      	ldr	r1, [r7, #12]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f006 facf 	bl	80094fa <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	b2d9      	uxtb	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002f76:	461a      	mov	r2, r3
 8002f78:	f006 fd2e 	bl	80099d8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	460b      	mov	r3, r1
 8002f98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002f9a:	78fb      	ldrb	r3, [r7, #3]
 8002f9c:	f003 020f 	and.w	r2, r3, #15
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d901      	bls.n	8002fac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e042      	b.n	8003032 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	da0f      	bge.n	8002fd4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	f003 020f 	and.w	r2, r3, #15
 8002fba:	4613      	mov	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	3338      	adds	r3, #56	; 0x38
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3304      	adds	r3, #4
 8002fca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	705a      	strb	r2, [r3, #1]
 8002fd2:	e00f      	b.n	8002ff4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	f003 020f 	and.w	r2, r3, #15
 8002fda:	4613      	mov	r3, r2
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	1a9b      	subs	r3, r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	4413      	add	r3, r2
 8002fea:	3304      	adds	r3, #4
 8002fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ffa:	78fb      	ldrb	r3, [r7, #3]
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	b2da      	uxtb	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_PCD_EP_ClrStall+0x86>
 8003010:	2302      	movs	r3, #2
 8003012:	e00e      	b.n	8003032 <HAL_PCD_EP_ClrStall+0xa4>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68f9      	ldr	r1, [r7, #12]
 8003022:	4618      	mov	r0, r3
 8003024:	f006 fadb 	bl	80095de <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_PCD_EP_Flush+0x1a>
 8003050:	2302      	movs	r3, #2
 8003052:	e01b      	b.n	800308c <HAL_PCD_EP_Flush+0x52>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 800305c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003060:	2b00      	cmp	r3, #0
 8003062:	da09      	bge.n	8003078 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	4619      	mov	r1, r3
 8003070:	4610      	mov	r0, r2
 8003072:	f005 fbed 	bl	8008850 <USB_FlushTxFifo>
 8003076:	e004      	b.n	8003082 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f005 fc0d 	bl	800889c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_PCD_ActivateRemoteWakeup>:
  * @brief  Activate remote wakeup signalling
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  return (USB_ActivateRemoteWakeup(hpcd->Instance));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f007 faed 	bl	800a680 <USB_ActivateRemoteWakeup>
 80030a6:	4603      	mov	r3, r0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_PCD_DeActivateRemoteWakeup>:
  * @brief  De-activate remote wakeup signalling.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  return (USB_DeActivateRemoteWakeup(hpcd->Instance));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f007 faff 	bl	800a6c0 <USB_DeActivateRemoteWakeup>
 80030c2:	4603      	mov	r3, r0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_PCD_GetState>:
  * @brief  Return the PCD handle state.
  * @param  hpcd PCD handle
  * @retval HAL state
  */
PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  return hpcd->State;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80030da:	b2db      	uxtb	r3, r3
}
 80030dc:	4618      	mov	r0, r3
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08a      	sub	sp, #40	; 0x28
 80030ec:	af02      	add	r7, sp, #8
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	4613      	mov	r3, r2
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	1a9b      	subs	r3, r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	3338      	adds	r3, #56	; 0x38
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	4413      	add	r3, r2
 800310c:	3304      	adds	r3, #4
 800310e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	699a      	ldr	r2, [r3, #24]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	429a      	cmp	r2, r3
 800311a:	d901      	bls.n	8003120 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e06d      	b.n	80031fc <PCD_WriteEmptyTxFifo+0x114>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	695a      	ldr	r2, [r3, #20]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	429a      	cmp	r2, r3
 8003134:	d202      	bcs.n	800313c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3303      	adds	r3, #3
 8003140:	089b      	lsrs	r3, r3, #2
 8003142:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003144:	e02b      	b.n	800319e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	429a      	cmp	r2, r3
 800315a:	d202      	bcs.n	8003162 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3303      	adds	r3, #3
 8003166:	089b      	lsrs	r3, r3, #2
 8003168:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	68d9      	ldr	r1, [r3, #12]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	b2da      	uxtb	r2, r3
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800317a:	b2db      	uxtb	r3, r3
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	4603      	mov	r3, r0
 8003180:	6978      	ldr	r0, [r7, #20]
 8003182:	f006 f95c 	bl	800943e <USB_WritePacket>

    ep->xfer_buff  += len;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	441a      	add	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	699a      	ldr	r2, [r3, #24]
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	441a      	add	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	015a      	lsls	r2, r3, #5
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4413      	add	r3, r2
 80031a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d309      	bcc.n	80031c8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	699a      	ldr	r2, [r3, #24]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80031bc:	429a      	cmp	r2, r3
 80031be:	d203      	bcs.n	80031c8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1be      	bne.n	8003146 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	695a      	ldr	r2, [r3, #20]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d812      	bhi.n	80031fa <PCD_WriteEmptyTxFifo+0x112>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f003 030f 	and.w	r3, r3, #15
 80031da:	2201      	movs	r2, #1
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031e8:	4619      	mov	r1, r3
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	4013      	ands	r3, r2
 80031f8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3720      	adds	r7, #32
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	333c      	adds	r3, #60	; 0x3c
 800321c:	3304      	adds	r3, #4
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4413      	add	r3, r2
 800322a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	2b01      	cmp	r3, #1
 8003238:	f040 80b3 	bne.w	80033a2 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 0308 	and.w	r3, r3, #8
 8003242:	2b00      	cmp	r3, #0
 8003244:	d028      	beq.n	8003298 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4a70      	ldr	r2, [pc, #448]	; (800340c <PCD_EP_OutXfrComplete_int+0x208>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d90e      	bls.n	800326c <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003254:	2b00      	cmp	r3, #0
 8003256:	d009      	beq.n	800326c <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003264:	461a      	mov	r2, r3
 8003266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800326a:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff fbfd 	bl	8002a6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6818      	ldr	r0, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800327c:	461a      	mov	r2, r3
 800327e:	2101      	movs	r1, #1
 8003280:	f006 fbaa 	bl	80099d8 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	015a      	lsls	r2, r3, #5
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4413      	add	r3, r2
 800328c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003290:	461a      	mov	r2, r3
 8003292:	2308      	movs	r3, #8
 8003294:	6093      	str	r3, [r2, #8]
 8003296:	e0b3      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d009      	beq.n	80032b6 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	015a      	lsls	r2, r3, #5
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	4413      	add	r3, r2
 80032aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032ae:	461a      	mov	r2, r3
 80032b0:	2320      	movs	r3, #32
 80032b2:	6093      	str	r3, [r2, #8]
 80032b4:	e0a4      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f040 809f 	bne.w	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	4a51      	ldr	r2, [pc, #324]	; (800340c <PCD_EP_OutXfrComplete_int+0x208>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d90f      	bls.n	80032ea <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00a      	beq.n	80032ea <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	015a      	lsls	r2, r3, #5
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	4413      	add	r3, r2
 80032dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032e0:	461a      	mov	r2, r3
 80032e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032e6:	6093      	str	r3, [r2, #8]
 80032e8:	e08a      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	4613      	mov	r3, r2
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80032fc:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	0159      	lsls	r1, r3, #5
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	440b      	add	r3, r1
 8003306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003310:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	4613      	mov	r3, r2
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4403      	add	r3, r0
 8003320:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003324:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	4613      	mov	r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003338:	6819      	ldr	r1, [r3, #0]
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	4613      	mov	r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	4403      	add	r3, r0
 8003348:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4419      	add	r1, r3
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	4613      	mov	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4403      	add	r3, r0
 800335e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003362:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	b2db      	uxtb	r3, r3
 8003368:	4619      	mov	r1, r3
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff fb66 	bl	8002a3c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d144      	bne.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	4613      	mov	r3, r2
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d138      	bne.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6818      	ldr	r0, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003398:	461a      	mov	r2, r3
 800339a:	2101      	movs	r1, #1
 800339c:	f006 fb1c 	bl	80099d8 <USB_EP0_OutStart>
 80033a0:	e02e      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	4a1a      	ldr	r2, [pc, #104]	; (8003410 <PCD_EP_OutXfrComplete_int+0x20c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d124      	bne.n	80033f4 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00a      	beq.n	80033ca <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033c0:	461a      	mov	r2, r3
 80033c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033c6:	6093      	str	r3, [r2, #8]
 80033c8:	e01a      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d008      	beq.n	80033e6 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	015a      	lsls	r2, r3, #5
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	4413      	add	r3, r2
 80033dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033e0:	461a      	mov	r2, r3
 80033e2:	2320      	movs	r3, #32
 80033e4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	4619      	mov	r1, r3
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7ff fb25 	bl	8002a3c <HAL_PCD_DataOutStageCallback>
 80033f2:	e005      	b.n	8003400 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	4619      	mov	r1, r3
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff fb1e 	bl	8002a3c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	4f54300a 	.word	0x4f54300a
 8003410:	4f54310a 	.word	0x4f54310a

08003414 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	333c      	adds	r3, #60	; 0x3c
 800342c:	3304      	adds	r3, #4
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	015a      	lsls	r2, r3, #5
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	4413      	add	r3, r2
 800343a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d113      	bne.n	8003472 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4a1f      	ldr	r2, [pc, #124]	; (80034cc <PCD_EP_OutSetupPacket_int+0xb8>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d922      	bls.n	8003498 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01d      	beq.n	8003498 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	015a      	lsls	r2, r3, #5
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4413      	add	r3, r2
 8003464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003468:	461a      	mov	r2, r3
 800346a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800346e:	6093      	str	r3, [r2, #8]
 8003470:	e012      	b.n	8003498 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	4a16      	ldr	r2, [pc, #88]	; (80034d0 <PCD_EP_OutSetupPacket_int+0xbc>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d10e      	bne.n	8003498 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8003480:	2b00      	cmp	r3, #0
 8003482:	d009      	beq.n	8003498 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4413      	add	r3, r2
 800348c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003490:	461a      	mov	r2, r3
 8003492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003496:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7ff fae7 	bl	8002a6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	4a0a      	ldr	r2, [pc, #40]	; (80034cc <PCD_EP_OutSetupPacket_int+0xb8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d90c      	bls.n	80034c0 <PCD_EP_OutSetupPacket_int+0xac>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d108      	bne.n	80034c0 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80034b8:	461a      	mov	r2, r3
 80034ba:	2101      	movs	r1, #1
 80034bc:	f006 fa8c 	bl	80099d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	4f54300a 	.word	0x4f54300a
 80034d0:	4f54310a 	.word	0x4f54310a

080034d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	460b      	mov	r3, r1
 80034de:	70fb      	strb	r3, [r7, #3]
 80034e0:	4613      	mov	r3, r2
 80034e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80034ec:	78fb      	ldrb	r3, [r7, #3]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d107      	bne.n	8003502 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	883a      	ldrh	r2, [r7, #0]
 80034f8:	0411      	lsls	r1, r2, #16
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28
 8003500:	e028      	b.n	8003554 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	0c1b      	lsrs	r3, r3, #16
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	4413      	add	r3, r2
 800350e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003510:	2300      	movs	r3, #0
 8003512:	73fb      	strb	r3, [r7, #15]
 8003514:	e00d      	b.n	8003532 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	3340      	adds	r3, #64	; 0x40
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	0c1b      	lsrs	r3, r3, #16
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	4413      	add	r3, r2
 800352a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	3301      	adds	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
 8003532:	7bfa      	ldrb	r2, [r7, #15]
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	3b01      	subs	r3, #1
 8003538:	429a      	cmp	r2, r3
 800353a:	d3ec      	bcc.n	8003516 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	3b01      	subs	r3, #1
 8003544:	883a      	ldrh	r2, [r7, #0]
 8003546:	0410      	lsls	r0, r2, #16
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	4302      	orrs	r2, r0
 800354c:	3340      	adds	r3, #64	; 0x40
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3714      	adds	r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
 800356a:	460b      	mov	r3, r1
 800356c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	887a      	ldrh	r2, [r7, #2]
 8003574:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_PCDEx_BCD_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	460b      	mov	r3, r1
 80035a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_BCD_Callback could be implemented in the user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e22d      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d075      	beq.n	80036ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035e2:	4ba3      	ldr	r3, [pc, #652]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d00c      	beq.n	8003608 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ee:	4ba0      	ldr	r3, [pc, #640]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d112      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b9d      	ldr	r3, [pc, #628]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003606:	d10b      	bne.n	8003620 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	4b99      	ldr	r3, [pc, #612]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05b      	beq.n	80036cc <HAL_RCC_OscConfig+0x108>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d157      	bne.n	80036cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e208      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003628:	d106      	bne.n	8003638 <HAL_RCC_OscConfig+0x74>
 800362a:	4a91      	ldr	r2, [pc, #580]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800362c:	4b90      	ldr	r3, [pc, #576]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e01d      	b.n	8003674 <HAL_RCC_OscConfig+0xb0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003640:	d10c      	bne.n	800365c <HAL_RCC_OscConfig+0x98>
 8003642:	4a8b      	ldr	r2, [pc, #556]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003644:	4b8a      	ldr	r3, [pc, #552]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	4a88      	ldr	r2, [pc, #544]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003650:	4b87      	ldr	r3, [pc, #540]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e00b      	b.n	8003674 <HAL_RCC_OscConfig+0xb0>
 800365c:	4a84      	ldr	r2, [pc, #528]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800365e:	4b84      	ldr	r3, [pc, #528]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	4a81      	ldr	r2, [pc, #516]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800366a:	4b81      	ldr	r3, [pc, #516]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367c:	f7fc fe58 	bl	8000330 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003684:	f7fc fe54 	bl	8000330 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	; 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e1cd      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003696:	4b76      	ldr	r3, [pc, #472]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0xc0>
 80036a2:	e014      	b.n	80036ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a4:	f7fc fe44 	bl	8000330 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fc fe40 	bl	8000330 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	; 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e1b9      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036be:	4b6c      	ldr	r3, [pc, #432]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0xe8>
 80036ca:	e000      	b.n	80036ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d063      	beq.n	80037a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036da:	4b65      	ldr	r3, [pc, #404]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00b      	beq.n	80036fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e6:	4b62      	ldr	r3, [pc, #392]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d11c      	bne.n	800372c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036f2:	4b5f      	ldr	r3, [pc, #380]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d116      	bne.n	800372c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fe:	4b5c      	ldr	r3, [pc, #368]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d005      	beq.n	8003716 <HAL_RCC_OscConfig+0x152>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d001      	beq.n	8003716 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e18d      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003716:	4956      	ldr	r1, [pc, #344]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003718:	4b55      	ldr	r3, [pc, #340]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	4313      	orrs	r3, r2
 8003728:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800372a:	e03a      	b.n	80037a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d020      	beq.n	8003776 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003734:	4b4f      	ldr	r3, [pc, #316]	; (8003874 <HAL_RCC_OscConfig+0x2b0>)
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373a:	f7fc fdf9 	bl	8000330 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003740:	e008      	b.n	8003754 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003742:	f7fc fdf5 	bl	8000330 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e16e      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003754:	4b46      	ldr	r3, [pc, #280]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0f0      	beq.n	8003742 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003760:	4943      	ldr	r1, [pc, #268]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003762:	4b43      	ldr	r3, [pc, #268]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	4313      	orrs	r3, r2
 8003772:	600b      	str	r3, [r1, #0]
 8003774:	e015      	b.n	80037a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003776:	4b3f      	ldr	r3, [pc, #252]	; (8003874 <HAL_RCC_OscConfig+0x2b0>)
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377c:	f7fc fdd8 	bl	8000330 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003784:	f7fc fdd4 	bl	8000330 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e14d      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003796:	4b36      	ldr	r3, [pc, #216]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f0      	bne.n	8003784 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0308 	and.w	r3, r3, #8
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d030      	beq.n	8003810 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d016      	beq.n	80037e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037b6:	4b30      	ldr	r3, [pc, #192]	; (8003878 <HAL_RCC_OscConfig+0x2b4>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037bc:	f7fc fdb8 	bl	8000330 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c4:	f7fc fdb4 	bl	8000330 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e12d      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d6:	4b26      	ldr	r3, [pc, #152]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 80037d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCC_OscConfig+0x200>
 80037e2:	e015      	b.n	8003810 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e4:	4b24      	ldr	r3, [pc, #144]	; (8003878 <HAL_RCC_OscConfig+0x2b4>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ea:	f7fc fda1 	bl	8000330 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f0:	e008      	b.n	8003804 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037f2:	f7fc fd9d 	bl	8000330 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d901      	bls.n	8003804 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e116      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003804:	4b1a      	ldr	r3, [pc, #104]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003806:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f0      	bne.n	80037f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0304 	and.w	r3, r3, #4
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80a0 	beq.w	800395e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381e:	2300      	movs	r3, #0
 8003820:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003822:	4b13      	ldr	r3, [pc, #76]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10f      	bne.n	800384e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	4a0f      	ldr	r2, [pc, #60]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003834:	4b0e      	ldr	r3, [pc, #56]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383c:	6413      	str	r3, [r2, #64]	; 0x40
 800383e:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <HAL_RCC_OscConfig+0x2ac>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800384a:	2301      	movs	r3, #1
 800384c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <HAL_RCC_OscConfig+0x2b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003856:	2b00      	cmp	r3, #0
 8003858:	d121      	bne.n	800389e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800385a:	4a08      	ldr	r2, [pc, #32]	; (800387c <HAL_RCC_OscConfig+0x2b8>)
 800385c:	4b07      	ldr	r3, [pc, #28]	; (800387c <HAL_RCC_OscConfig+0x2b8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003866:	f7fc fd63 	bl	8000330 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800386c:	e011      	b.n	8003892 <HAL_RCC_OscConfig+0x2ce>
 800386e:	bf00      	nop
 8003870:	40023800 	.word	0x40023800
 8003874:	42470000 	.word	0x42470000
 8003878:	42470e80 	.word	0x42470e80
 800387c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003880:	f7fc fd56 	bl	8000330 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e0cf      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003892:	4b6a      	ldr	r3, [pc, #424]	; (8003a3c <HAL_RCC_OscConfig+0x478>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389a:	2b00      	cmp	r3, #0
 800389c:	d0f0      	beq.n	8003880 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d106      	bne.n	80038b4 <HAL_RCC_OscConfig+0x2f0>
 80038a6:	4a66      	ldr	r2, [pc, #408]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038a8:	4b65      	ldr	r3, [pc, #404]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6713      	str	r3, [r2, #112]	; 0x70
 80038b2:	e01c      	b.n	80038ee <HAL_RCC_OscConfig+0x32a>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	2b05      	cmp	r3, #5
 80038ba:	d10c      	bne.n	80038d6 <HAL_RCC_OscConfig+0x312>
 80038bc:	4a60      	ldr	r2, [pc, #384]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038be:	4b60      	ldr	r3, [pc, #384]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c2:	f043 0304 	orr.w	r3, r3, #4
 80038c6:	6713      	str	r3, [r2, #112]	; 0x70
 80038c8:	4a5d      	ldr	r2, [pc, #372]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038ca:	4b5d      	ldr	r3, [pc, #372]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	6713      	str	r3, [r2, #112]	; 0x70
 80038d4:	e00b      	b.n	80038ee <HAL_RCC_OscConfig+0x32a>
 80038d6:	4a5a      	ldr	r2, [pc, #360]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038d8:	4b59      	ldr	r3, [pc, #356]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038dc:	f023 0301 	bic.w	r3, r3, #1
 80038e0:	6713      	str	r3, [r2, #112]	; 0x70
 80038e2:	4a57      	ldr	r2, [pc, #348]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038e4:	4b56      	ldr	r3, [pc, #344]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80038e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e8:	f023 0304 	bic.w	r3, r3, #4
 80038ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d015      	beq.n	8003922 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f6:	f7fc fd1b 	bl	8000330 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fc:	e00a      	b.n	8003914 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038fe:	f7fc fd17 	bl	8000330 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	f241 3288 	movw	r2, #5000	; 0x1388
 800390c:	4293      	cmp	r3, r2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e08e      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	4b4a      	ldr	r3, [pc, #296]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0ee      	beq.n	80038fe <HAL_RCC_OscConfig+0x33a>
 8003920:	e014      	b.n	800394c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003922:	f7fc fd05 	bl	8000330 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003928:	e00a      	b.n	8003940 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800392a:	f7fc fd01 	bl	8000330 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	f241 3288 	movw	r2, #5000	; 0x1388
 8003938:	4293      	cmp	r3, r2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e078      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003940:	4b3f      	ldr	r3, [pc, #252]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1ee      	bne.n	800392a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d105      	bne.n	800395e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003952:	4a3b      	ldr	r2, [pc, #236]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003954:	4b3a      	ldr	r3, [pc, #232]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800395c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d064      	beq.n	8003a30 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003966:	4b36      	ldr	r3, [pc, #216]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b08      	cmp	r3, #8
 8003970:	d05c      	beq.n	8003a2c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d141      	bne.n	80039fe <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397a:	4b32      	ldr	r3, [pc, #200]	; (8003a44 <HAL_RCC_OscConfig+0x480>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003980:	f7fc fcd6 	bl	8000330 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003988:	f7fc fcd2 	bl	8000330 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e04b      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	4b29      	ldr	r3, [pc, #164]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039a6:	4926      	ldr	r1, [pc, #152]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69da      	ldr	r2, [r3, #28]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b6:	019b      	lsls	r3, r3, #6
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	085b      	lsrs	r3, r3, #1
 80039c0:	3b01      	subs	r3, #1
 80039c2:	041b      	lsls	r3, r3, #16
 80039c4:	431a      	orrs	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	061b      	lsls	r3, r3, #24
 80039cc:	4313      	orrs	r3, r2
 80039ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039d0:	4b1c      	ldr	r3, [pc, #112]	; (8003a44 <HAL_RCC_OscConfig+0x480>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fc fcab 	bl	8000330 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039de:	f7fc fca7 	bl	8000330 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e020      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f0:	4b13      	ldr	r3, [pc, #76]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0f0      	beq.n	80039de <HAL_RCC_OscConfig+0x41a>
 80039fc:	e018      	b.n	8003a30 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fe:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <HAL_RCC_OscConfig+0x480>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7fc fc94 	bl	8000330 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a0c:	f7fc fc90 	bl	8000330 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e009      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1e:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <HAL_RCC_OscConfig+0x47c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x448>
 8003a2a:	e001      	b.n	8003a30 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	40023800 	.word	0x40023800
 8003a44:	42470060 	.word	0x42470060

08003a48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0ca      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a5c:	4b67      	ldr	r3, [pc, #412]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 020f 	and.w	r2, r3, #15
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d20c      	bcs.n	8003a84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a6a:	4b64      	ldr	r3, [pc, #400]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a72:	4b62      	ldr	r3, [pc, #392]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 020f 	and.w	r2, r3, #15
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e0b6      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d020      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d005      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a9c:	4a58      	ldr	r2, [pc, #352]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003a9e:	4b58      	ldr	r3, [pc, #352]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003aa6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0308 	and.w	r3, r3, #8
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d005      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ab4:	4a52      	ldr	r2, [pc, #328]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab6:	4b52      	ldr	r3, [pc, #328]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003abe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac0:	494f      	ldr	r1, [pc, #316]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ac2:	4b4f      	ldr	r3, [pc, #316]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d044      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d107      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	4b46      	ldr	r3, [pc, #280]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d119      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e07d      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d003      	beq.n	8003b06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d107      	bne.n	8003b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b06:	4b3e      	ldr	r3, [pc, #248]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d109      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e06d      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b16:	4b3a      	ldr	r3, [pc, #232]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e065      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b26:	4936      	ldr	r1, [pc, #216]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	4b35      	ldr	r3, [pc, #212]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f023 0203 	bic.w	r2, r3, #3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b38:	f7fc fbfa 	bl	8000330 <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3e:	e00a      	b.n	8003b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b40:	f7fc fbf6 	bl	8000330 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e04d      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b56:	4b2a      	ldr	r3, [pc, #168]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 020c 	and.w	r2, r3, #12
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d1eb      	bne.n	8003b40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b68:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 020f 	and.w	r2, r3, #15
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d90c      	bls.n	8003b90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b76:	4b21      	ldr	r3, [pc, #132]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b7e:	4b1f      	ldr	r3, [pc, #124]	; (8003bfc <HAL_RCC_ClockConfig+0x1b4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 020f 	and.w	r2, r3, #15
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d001      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e030      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d008      	beq.n	8003bae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b9c:	4918      	ldr	r1, [pc, #96]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9e:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d009      	beq.n	8003bce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bba:	4911      	ldr	r1, [pc, #68]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bce:	f000 f89d 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8003bd2:	4601      	mov	r1, r0
 8003bd4:	4b0a      	ldr	r3, [pc, #40]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	091b      	lsrs	r3, r3, #4
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	4a09      	ldr	r2, [pc, #36]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003be0:	5cd3      	ldrb	r3, [r2, r3]
 8003be2:	fa21 f303 	lsr.w	r3, r1, r3
 8003be6:	4a08      	ldr	r2, [pc, #32]	; (8003c08 <HAL_RCC_ClockConfig+0x1c0>)
 8003be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7fc fb5c 	bl	80002a8 <HAL_InitTick>

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40023c00 	.word	0x40023c00
 8003c00:	40023800 	.word	0x40023800
 8003c04:	0800d2a0 	.word	0x0800d2a0
 8003c08:	20000008 	.word	0x20000008

08003c0c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08c      	sub	sp, #48	; 0x30
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d129      	bne.n	8003c72 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	4a2b      	ldr	r2, [pc, #172]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c24:	4b2a      	ldr	r3, [pc, #168]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	f043 0301 	orr.w	r3, r3, #1
 8003c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c2e:	4b28      	ldr	r3, [pc, #160]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	61bb      	str	r3, [r7, #24]
 8003c38:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003c3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c40:	2302      	movs	r3, #2
 8003c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c44:	2303      	movs	r3, #3
 8003c46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003c50:	f107 031c 	add.w	r3, r7, #28
 8003c54:	4619      	mov	r1, r3
 8003c56:	481f      	ldr	r0, [pc, #124]	; (8003cd4 <HAL_RCC_MCOConfig+0xc8>)
 8003c58:	f7fd fe4c 	bl	80018f4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8003c5c:	481c      	ldr	r0, [pc, #112]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c5e:	4b1c      	ldr	r3, [pc, #112]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8003c66:	68b9      	ldr	r1, [r7, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	430b      	orrs	r3, r1
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	6083      	str	r3, [r0, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8003c70:	e029      	b.n	8003cc6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	4a16      	ldr	r2, [pc, #88]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c78:	4b15      	ldr	r3, [pc, #84]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7c:	f043 0304 	orr.w	r3, r3, #4
 8003c80:	6313      	str	r3, [r2, #48]	; 0x30
 8003c82:	4b13      	ldr	r3, [pc, #76]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	617b      	str	r3, [r7, #20]
 8003c8c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8003c8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c94:	2302      	movs	r3, #2
 8003c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003ca4:	f107 031c 	add.w	r3, r7, #28
 8003ca8:	4619      	mov	r1, r3
 8003caa:	480b      	ldr	r0, [pc, #44]	; (8003cd8 <HAL_RCC_MCOConfig+0xcc>)
 8003cac:	f7fd fe22 	bl	80018f4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8003cb0:	4807      	ldr	r0, [pc, #28]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003cb2:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <HAL_RCC_MCOConfig+0xc4>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	00d9      	lsls	r1, r3, #3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	6083      	str	r3, [r0, #8]
}
 8003cc6:	bf00      	nop
 8003cc8:	3730      	adds	r7, #48	; 0x30
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	40020000 	.word	0x40020000
 8003cd8:	40020800 	.word	0x40020800

08003cdc <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <HAL_RCC_EnableCSS+0x14>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	4247004c 	.word	0x4247004c

08003cf4 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8003cf8:	4b03      	ldr	r3, [pc, #12]	; (8003d08 <HAL_RCC_DisableCSS+0x14>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
}
 8003cfe:	bf00      	nop
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	4247004c 	.word	0x4247004c

08003d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d10:	b08f      	sub	sp, #60	; 0x3c
 8003d12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d18:	2300      	movs	r3, #0
 8003d1a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d24:	4b62      	ldr	r3, [pc, #392]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d007      	beq.n	8003d40 <HAL_RCC_GetSysClockFreq+0x34>
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d008      	beq.n	8003d46 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f040 80b2 	bne.w	8003e9e <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d3a:	4b5e      	ldr	r3, [pc, #376]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003d3c:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8003d3e:	e0b1      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d40:	4b5d      	ldr	r3, [pc, #372]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003d42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d44:	e0ae      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d46:	4b5a      	ldr	r3, [pc, #360]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d50:	4b57      	ldr	r3, [pc, #348]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d04e      	beq.n	8003dfa <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d5c:	4b54      	ldr	r3, [pc, #336]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	099b      	lsrs	r3, r3, #6
 8003d62:	f04f 0400 	mov.w	r4, #0
 8003d66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d6a:	f04f 0200 	mov.w	r2, #0
 8003d6e:	ea01 0103 	and.w	r1, r1, r3
 8003d72:	ea02 0204 	and.w	r2, r2, r4
 8003d76:	460b      	mov	r3, r1
 8003d78:	4614      	mov	r4, r2
 8003d7a:	0160      	lsls	r0, r4, #5
 8003d7c:	6278      	str	r0, [r7, #36]	; 0x24
 8003d7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d80:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003d84:	6278      	str	r0, [r7, #36]	; 0x24
 8003d86:	015b      	lsls	r3, r3, #5
 8003d88:	623b      	str	r3, [r7, #32]
 8003d8a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003d8e:	1a5b      	subs	r3, r3, r1
 8003d90:	eb64 0402 	sbc.w	r4, r4, r2
 8003d94:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003d98:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003d9c:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003da0:	ebb8 0803 	subs.w	r8, r8, r3
 8003da4:	eb69 0904 	sbc.w	r9, r9, r4
 8003da8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003dba:	61bb      	str	r3, [r7, #24]
 8003dbc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003dc0:	eb18 0801 	adds.w	r8, r8, r1
 8003dc4:	eb49 0902 	adc.w	r9, r9, r2
 8003dc8:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8003dda:	613b      	str	r3, [r7, #16]
 8003ddc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003de0:	4640      	mov	r0, r8
 8003de2:	4649      	mov	r1, r9
 8003de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de6:	f04f 0400 	mov.w	r4, #0
 8003dea:	461a      	mov	r2, r3
 8003dec:	4623      	mov	r3, r4
 8003dee:	f008 fae7 	bl	800c3c0 <__aeabi_uldivmod>
 8003df2:	4603      	mov	r3, r0
 8003df4:	460c      	mov	r4, r1
 8003df6:	637b      	str	r3, [r7, #52]	; 0x34
 8003df8:	e043      	b.n	8003e82 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dfa:	4b2d      	ldr	r3, [pc, #180]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	099b      	lsrs	r3, r3, #6
 8003e00:	f04f 0400 	mov.w	r4, #0
 8003e04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003e08:	f04f 0200 	mov.w	r2, #0
 8003e0c:	ea01 0103 	and.w	r1, r1, r3
 8003e10:	ea02 0204 	and.w	r2, r2, r4
 8003e14:	460b      	mov	r3, r1
 8003e16:	4614      	mov	r4, r2
 8003e18:	0160      	lsls	r0, r4, #5
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	015b      	lsls	r3, r3, #5
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003e2c:	1a5b      	subs	r3, r3, r1
 8003e2e:	eb64 0402 	sbc.w	r4, r4, r2
 8003e32:	01a6      	lsls	r6, r4, #6
 8003e34:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003e38:	019d      	lsls	r5, r3, #6
 8003e3a:	1aed      	subs	r5, r5, r3
 8003e3c:	eb66 0604 	sbc.w	r6, r6, r4
 8003e40:	00f3      	lsls	r3, r6, #3
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003e4a:	607b      	str	r3, [r7, #4]
 8003e4c:	00eb      	lsls	r3, r5, #3
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003e54:	186d      	adds	r5, r5, r1
 8003e56:	eb46 0602 	adc.w	r6, r6, r2
 8003e5a:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8003e5e:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8003e62:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8003e66:	4655      	mov	r5, sl
 8003e68:	465e      	mov	r6, fp
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	4631      	mov	r1, r6
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	f04f 0400 	mov.w	r4, #0
 8003e74:	461a      	mov	r2, r3
 8003e76:	4623      	mov	r3, r4
 8003e78:	f008 faa2 	bl	800c3c0 <__aeabi_uldivmod>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	460c      	mov	r4, r1
 8003e80:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e82:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	0c1b      	lsrs	r3, r3, #16
 8003e88:	f003 0303 	and.w	r3, r3, #3
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8003e92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e9c:	e002      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003ea0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ea2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	373c      	adds	r7, #60	; 0x3c
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	00f42400 	.word	0x00f42400
 8003eb8:	007a1200 	.word	0x007a1200

08003ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	; (8003ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000008 	.word	0x20000008

08003ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ed8:	f7ff fff0 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003edc:	4601      	mov	r1, r0
 8003ede:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	0a9b      	lsrs	r3, r3, #10
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	4a03      	ldr	r2, [pc, #12]	; (8003ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eea:	5cd3      	ldrb	r3, [r2, r3]
 8003eec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	0800d2b0 	.word	0x0800d2b0

08003efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f00:	f7ff ffdc 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003f04:	4601      	mov	r1, r0
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	0b5b      	lsrs	r3, r3, #13
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4a03      	ldr	r2, [pc, #12]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f12:	5cd3      	ldrb	r3, [r2, r3]
 8003f14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	0800d2b0 	.word	0x0800d2b0

08003f24 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	220f      	movs	r2, #15
 8003f30:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8003f32:	4b45      	ldr	r3, [pc, #276]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f3a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f3e:	d104      	bne.n	8003f4a <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8003f46:	605a      	str	r2, [r3, #4]
 8003f48:	e00e      	b.n	8003f68 <HAL_RCC_GetOscConfig+0x44>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8003f4a:	4b3f      	ldr	r3, [pc, #252]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f56:	d104      	bne.n	8003f62 <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f5e:	605a      	str	r2, [r3, #4]
 8003f60:	e002      	b.n	8003f68 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8003f68:	4b37      	ldr	r3, [pc, #220]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0301 	and.w	r3, r3, #1
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d103      	bne.n	8003f7c <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	60da      	str	r2, [r3, #12]
 8003f7a:	e002      	b.n	8003f82 <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8003f82:	4b31      	ldr	r3, [pc, #196]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	08db      	lsrs	r3, r3, #3
 8003f88:	f003 021f 	and.w	r2, r3, #31
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8003f90:	4b2d      	ldr	r3, [pc, #180]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b04      	cmp	r3, #4
 8003f9a:	d103      	bne.n	8003fa4 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2205      	movs	r2, #5
 8003fa0:	609a      	str	r2, [r3, #8]
 8003fa2:	e00c      	b.n	8003fbe <HAL_RCC_GetOscConfig+0x9a>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8003fa4:	4b28      	ldr	r3, [pc, #160]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d103      	bne.n	8003fb8 <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	609a      	str	r2, [r3, #8]
 8003fb6:	e002      	b.n	8003fbe <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8003fbe:	4b22      	ldr	r3, [pc, #136]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d103      	bne.n	8003fd2 <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	615a      	str	r2, [r3, #20]
 8003fd0:	e002      	b.n	8003fd8 <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8003fd8:	4b1b      	ldr	r3, [pc, #108]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fe0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fe4:	d103      	bne.n	8003fee <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2202      	movs	r2, #2
 8003fea:	619a      	str	r2, [r3, #24]
 8003fec:	e002      	b.n	8003ff4 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003ff4:	4b14      	ldr	r3, [pc, #80]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8004000:	4b11      	ldr	r3, [pc, #68]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800400c:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	099b      	lsrs	r3, r3, #6
 8004012:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800401a:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004022:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	0c1a      	lsrs	r2, r3, #16
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 800402e:	4b06      	ldr	r3, [pc, #24]	; (8004048 <HAL_RCC_GetOscConfig+0x124>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	0e1b      	lsrs	r3, r3, #24
 8004034:	f003 020f 	and.w	r2, r3, #15
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40023800 	.word	0x40023800

0800404c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	220f      	movs	r2, #15
 800405a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800405c:	4b12      	ldr	r3, [pc, #72]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 0203 	and.w	r2, r3, #3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004068:	4b0f      	ldr	r3, [pc, #60]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004074:	4b0c      	ldr	r3, [pc, #48]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004080:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800408e:	4b07      	ldr	r3, [pc, #28]	; (80040ac <HAL_RCC_GetClockConfig+0x60>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 020f 	and.w	r2, r3, #15
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40023c00 	.word	0x40023c00

080040b0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <HAL_RCC_NMI_IRQHandler+0x20>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b80      	cmp	r3, #128	; 0x80
 80040be:	d104      	bne.n	80040ca <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80040c0:	f000 f80a 	bl	80040d8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80040c4:	4b03      	ldr	r3, [pc, #12]	; (80040d4 <HAL_RCC_NMI_IRQHandler+0x24>)
 80040c6:	2280      	movs	r2, #128	; 0x80
 80040c8:	701a      	strb	r2, [r3, #0]
  }
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40023800 	.word	0x40023800
 80040d4:	4002380e 	.word	0x4002380e

080040d8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80040dc:	bf00      	nop
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop

080040e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e055      	b.n	80041a6 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d106      	bne.n	800411a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f007 fd8b 	bl	800bc30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2202      	movs	r2, #2
 800411e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004130:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6851      	ldr	r1, [r2, #4]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6892      	ldr	r2, [r2, #8]
 800413e:	4311      	orrs	r1, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	68d2      	ldr	r2, [r2, #12]
 8004144:	4311      	orrs	r1, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6912      	ldr	r2, [r2, #16]
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6952      	ldr	r2, [r2, #20]
 8004150:	4311      	orrs	r1, r2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6992      	ldr	r2, [r2, #24]
 8004156:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	69d2      	ldr	r2, [r2, #28]
 8004160:	4311      	orrs	r1, r2
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6a12      	ldr	r2, [r2, #32]
 8004166:	4311      	orrs	r1, r2
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800416c:	430a      	orrs	r2, r1
 800416e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	6992      	ldr	r2, [r2, #24]
 8004178:	0c12      	lsrs	r2, r2, #16
 800417a:	f002 0104 	and.w	r1, r2, #4
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004182:	430a      	orrs	r2, r1
 8004184:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6812      	ldr	r2, [r2, #0]
 800418e:	69d2      	ldr	r2, [r2, #28]
 8004190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004194:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b082      	sub	sp, #8
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e01a      	b.n	80041f6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041d6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f007 fd71 	bl	800bcc0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8004212:	b480      	push	{r7}
 8004214:	b083      	sub	sp, #12
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b088      	sub	sp, #32
 800422a:	af00      	add	r7, sp, #0
 800422c:	60f8      	str	r0, [r7, #12]
 800422e:	60b9      	str	r1, [r7, #8]
 8004230:	603b      	str	r3, [r7, #0]
 8004232:	4613      	mov	r3, r2
 8004234:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004236:	2300      	movs	r3, #0
 8004238:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_SPI_Transmit+0x22>
 8004244:	2302      	movs	r3, #2
 8004246:	e11c      	b.n	8004482 <HAL_SPI_Transmit+0x25c>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004250:	f7fc f86e 	bl	8000330 <HAL_GetTick>
 8004254:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004256:	88fb      	ldrh	r3, [r7, #6]
 8004258:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d002      	beq.n	800426c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004266:	2302      	movs	r3, #2
 8004268:	77fb      	strb	r3, [r7, #31]
    goto error;
 800426a:	e101      	b.n	8004470 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d002      	beq.n	8004278 <HAL_SPI_Transmit+0x52>
 8004272:	88fb      	ldrh	r3, [r7, #6]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d102      	bne.n	800427e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800427c:	e0f8      	b.n	8004470 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2203      	movs	r2, #3
 8004282:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	88fa      	ldrh	r2, [r7, #6]
 8004296:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	88fa      	ldrh	r2, [r7, #6]
 800429c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c4:	d107      	bne.n	80042d6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	6812      	ldr	r2, [r2, #0]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e0:	2b40      	cmp	r3, #64	; 0x40
 80042e2:	d007      	beq.n	80042f4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	6812      	ldr	r2, [r2, #0]
 80042ec:	6812      	ldr	r2, [r2, #0]
 80042ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042fc:	d14b      	bne.n	8004396 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d002      	beq.n	800430c <HAL_SPI_Transmit+0xe6>
 8004306:	8afb      	ldrh	r3, [r7, #22]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d13e      	bne.n	800438a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004314:	8812      	ldrh	r2, [r2, #0]
 8004316:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431c:	1c9a      	adds	r2, r3, #2
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004326:	b29b      	uxth	r3, r3
 8004328:	3b01      	subs	r3, #1
 800432a:	b29a      	uxth	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004330:	e02b      	b.n	800438a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b02      	cmp	r3, #2
 800433e:	d112      	bne.n	8004366 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004348:	8812      	ldrh	r2, [r2, #0]
 800434a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004350:	1c9a      	adds	r2, r3, #2
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	86da      	strh	r2, [r3, #54]	; 0x36
 8004364:	e011      	b.n	800438a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004366:	f7fb ffe3 	bl	8000330 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	1ad2      	subs	r2, r2, r3
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d303      	bcc.n	800437e <HAL_SPI_Transmit+0x158>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	d102      	bne.n	8004384 <HAL_SPI_Transmit+0x15e>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d102      	bne.n	800438a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004388:	e072      	b.n	8004470 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ce      	bne.n	8004332 <HAL_SPI_Transmit+0x10c>
 8004394:	e04c      	b.n	8004430 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_SPI_Transmit+0x17e>
 800439e:	8afb      	ldrh	r3, [r7, #22]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d140      	bne.n	8004426 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	330c      	adds	r3, #12
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043ae:	7812      	ldrb	r2, [r2, #0]
 80043b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80043ca:	e02c      	b.n	8004426 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d113      	bne.n	8004402 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	330c      	adds	r3, #12
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043e4:	7812      	ldrb	r2, [r2, #0]
 80043e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	1c5a      	adds	r2, r3, #1
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	3b01      	subs	r3, #1
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8004400:	e011      	b.n	8004426 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004402:	f7fb ff95 	bl	8000330 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	1ad2      	subs	r2, r2, r3
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	429a      	cmp	r2, r3
 8004410:	d303      	bcc.n	800441a <HAL_SPI_Transmit+0x1f4>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004418:	d102      	bne.n	8004420 <HAL_SPI_Transmit+0x1fa>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d102      	bne.n	8004426 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004424:	e024      	b.n	8004470 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1cd      	bne.n	80043cc <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	6839      	ldr	r1, [r7, #0]
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f001 fe9e 	bl	8006176 <SPI_EndRxTxTransaction>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2220      	movs	r2, #32
 8004444:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d10a      	bne.n	8004464 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800444e:	2300      	movs	r3, #0
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004480:	7ffb      	ldrb	r3, [r7, #31]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b088      	sub	sp, #32
 800448e:	af02      	add	r7, sp, #8
 8004490:	60f8      	str	r0, [r7, #12]
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	603b      	str	r3, [r7, #0]
 8004496:	4613      	mov	r3, r2
 8004498:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044a6:	d112      	bne.n	80044ce <HAL_SPI_Receive+0x44>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10e      	bne.n	80044ce <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2204      	movs	r2, #4
 80044b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80044b8:	88fa      	ldrh	r2, [r7, #6]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	4613      	mov	r3, r2
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	68b9      	ldr	r1, [r7, #8]
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f000 f8e6 	bl	8004696 <HAL_SPI_TransmitReceive>
 80044ca:	4603      	mov	r3, r0
 80044cc:	e0df      	b.n	800468e <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_SPI_Receive+0x52>
 80044d8:	2302      	movs	r3, #2
 80044da:	e0d8      	b.n	800468e <HAL_SPI_Receive+0x204>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044e4:	f7fb ff24 	bl	8000330 <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d002      	beq.n	80044fc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
 80044f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044fa:	e0bf      	b.n	800467c <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <HAL_SPI_Receive+0x7e>
 8004502:	88fb      	ldrh	r3, [r7, #6]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d102      	bne.n	800450e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800450c:	e0b6      	b.n	800467c <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2204      	movs	r2, #4
 8004512:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	88fa      	ldrh	r2, [r7, #6]
 8004526:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	88fa      	ldrh	r2, [r7, #6]
 800452c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004554:	d107      	bne.n	8004566 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	6812      	ldr	r2, [r2, #0]
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004564:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004570:	2b40      	cmp	r3, #64	; 0x40
 8004572:	d007      	beq.n	8004584 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	6812      	ldr	r2, [r2, #0]
 800457c:	6812      	ldr	r2, [r2, #0]
 800457e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004582:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d161      	bne.n	8004650 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800458c:	e02d      	b.n	80045ea <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b01      	cmp	r3, #1
 800459a:	d114      	bne.n	80045c6 <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	320c      	adds	r2, #12
 80045a6:	7812      	ldrb	r2, [r2, #0]
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045c4:	e011      	b.n	80045ea <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045c6:	f7fb feb3 	bl	8000330 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad2      	subs	r2, r2, r3
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d303      	bcc.n	80045de <HAL_SPI_Receive+0x154>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d102      	bne.n	80045e4 <HAL_SPI_Receive+0x15a>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d102      	bne.n	80045ea <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80045e8:	e048      	b.n	800467c <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1cc      	bne.n	800458e <HAL_SPI_Receive+0x104>
 80045f4:	e031      	b.n	800465a <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b01      	cmp	r3, #1
 8004602:	d113      	bne.n	800462c <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	6812      	ldr	r2, [r2, #0]
 800460c:	68d2      	ldr	r2, [r2, #12]
 800460e:	b292      	uxth	r2, r2
 8004610:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004616:	1c9a      	adds	r2, r3, #2
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004620:	b29b      	uxth	r3, r3
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	87da      	strh	r2, [r3, #62]	; 0x3e
 800462a:	e011      	b.n	8004650 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800462c:	f7fb fe80 	bl	8000330 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad2      	subs	r2, r2, r3
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d303      	bcc.n	8004644 <HAL_SPI_Receive+0x1ba>
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004642:	d102      	bne.n	800464a <HAL_SPI_Receive+0x1c0>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800464e:	e015      	b.n	800467c <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1cd      	bne.n	80045f6 <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	6839      	ldr	r1, [r7, #0]
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f001 fd54 	bl	800610c <SPI_EndRxTransaction>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2220      	movs	r2, #32
 800466e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800468c:	7dfb      	ldrb	r3, [r7, #23]
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b08c      	sub	sp, #48	; 0x30
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
 80046a2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80046a4:	2301      	movs	r3, #1
 80046a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x26>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e188      	b.n	80049ce <HAL_SPI_TransmitReceive+0x338>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046c4:	f7fb fe34 	bl	8000330 <HAL_GetTick>
 80046c8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80046da:	887b      	ldrh	r3, [r7, #2]
 80046dc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d00f      	beq.n	8004706 <HAL_SPI_TransmitReceive+0x70>
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ec:	d107      	bne.n	80046fe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d103      	bne.n	80046fe <HAL_SPI_TransmitReceive+0x68>
 80046f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d003      	beq.n	8004706 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80046fe:	2302      	movs	r3, #2
 8004700:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004704:	e159      	b.n	80049ba <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_SPI_TransmitReceive+0x82>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <HAL_SPI_TransmitReceive+0x82>
 8004712:	887b      	ldrh	r3, [r7, #2]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d103      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800471e:	e14c      	b.n	80049ba <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b04      	cmp	r3, #4
 800472a:	d003      	beq.n	8004734 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2205      	movs	r2, #5
 8004730:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	887a      	ldrh	r2, [r7, #2]
 8004744:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	887a      	ldrh	r2, [r7, #2]
 800474a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	887a      	ldrh	r2, [r7, #2]
 8004756:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	887a      	ldrh	r2, [r7, #2]
 800475c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004774:	2b40      	cmp	r3, #64	; 0x40
 8004776:	d007      	beq.n	8004788 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	6812      	ldr	r2, [r2, #0]
 8004782:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004786:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004790:	d178      	bne.n	8004884 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d002      	beq.n	80047a0 <HAL_SPI_TransmitReceive+0x10a>
 800479a:	8b7b      	ldrh	r3, [r7, #26]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d166      	bne.n	800486e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047a8:	8812      	ldrh	r2, [r2, #0]
 80047aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b0:	1c9a      	adds	r2, r3, #2
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047c4:	e053      	b.n	800486e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d11b      	bne.n	800480c <HAL_SPI_TransmitReceive+0x176>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d016      	beq.n	800480c <HAL_SPI_TransmitReceive+0x176>
 80047de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d113      	bne.n	800480c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047ec:	8812      	ldrh	r2, [r2, #0]
 80047ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f4:	1c9a      	adds	r2, r3, #2
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047fe:	b29b      	uxth	r3, r3
 8004800:	3b01      	subs	r3, #1
 8004802:	b29a      	uxth	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b01      	cmp	r3, #1
 8004818:	d119      	bne.n	800484e <HAL_SPI_TransmitReceive+0x1b8>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d014      	beq.n	800484e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	6812      	ldr	r2, [r2, #0]
 800482c:	68d2      	ldr	r2, [r2, #12]
 800482e:	b292      	uxth	r2, r2
 8004830:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004836:	1c9a      	adds	r2, r3, #2
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004840:	b29b      	uxth	r3, r3
 8004842:	3b01      	subs	r3, #1
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800484a:	2301      	movs	r3, #1
 800484c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800484e:	f7fb fd6f 	bl	8000330 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	1ad2      	subs	r2, r2, r3
 8004858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800485a:	429a      	cmp	r2, r3
 800485c:	d307      	bcc.n	800486e <HAL_SPI_TransmitReceive+0x1d8>
 800485e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d003      	beq.n	800486e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800486c:	e0a5      	b.n	80049ba <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1a6      	bne.n	80047c6 <HAL_SPI_TransmitReceive+0x130>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487c:	b29b      	uxth	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1a1      	bne.n	80047c6 <HAL_SPI_TransmitReceive+0x130>
 8004882:	e07c      	b.n	800497e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_TransmitReceive+0x1fc>
 800488c:	8b7b      	ldrh	r3, [r7, #26]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d16b      	bne.n	800496a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	330c      	adds	r3, #12
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800489c:	7812      	ldrb	r2, [r2, #0]
 800489e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048b8:	e057      	b.n	800496a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d11c      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x26c>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d017      	beq.n	8004902 <HAL_SPI_TransmitReceive+0x26c>
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d114      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	330c      	adds	r3, #12
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048e2:	7812      	ldrb	r2, [r2, #0]
 80048e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b01      	cmp	r3, #1
 800490e:	d119      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x2ae>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d014      	beq.n	8004944 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	68d2      	ldr	r2, [r2, #12]
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004940:	2301      	movs	r3, #1
 8004942:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004944:	f7fb fcf4 	bl	8000330 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	1ad2      	subs	r2, r2, r3
 800494e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004950:	429a      	cmp	r2, r3
 8004952:	d303      	bcc.n	800495c <HAL_SPI_TransmitReceive+0x2c6>
 8004954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495a:	d102      	bne.n	8004962 <HAL_SPI_TransmitReceive+0x2cc>
 800495c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495e:	2b00      	cmp	r3, #0
 8004960:	d103      	bne.n	800496a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004968:	e027      	b.n	80049ba <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1a2      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x224>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d19d      	bne.n	80048ba <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800497e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004980:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f001 fbf7 	bl	8006176 <SPI_EndRxTxTransaction>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d006      	beq.n	800499c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2220      	movs	r2, #32
 8004998:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800499a:	e00e      	b.n	80049ba <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10a      	bne.n	80049ba <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	617b      	str	r3, [r7, #20]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3730      	adds	r7, #48	; 0x30
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b087      	sub	sp, #28
 80049da:	af00      	add	r7, sp, #0
 80049dc:	60f8      	str	r0, [r7, #12]
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	4613      	mov	r3, r2
 80049e2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049e4:	2300      	movs	r3, #0
 80049e6:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_SPI_Transmit_IT+0x20>
 80049f2:	2302      	movs	r3, #2
 80049f4:	e065      	b.n	8004ac2 <HAL_SPI_Transmit_IT+0xec>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_SPI_Transmit_IT+0x34>
 8004a04:	88fb      	ldrh	r3, [r7, #6]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d102      	bne.n	8004a10 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a0e:	e053      	b.n	8004ab8 <HAL_SPI_Transmit_IT+0xe2>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d002      	beq.n	8004a22 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a20:	e04a      	b.n	8004ab8 <HAL_SPI_Transmit_IT+0xe2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2203      	movs	r2, #3
 8004a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	68ba      	ldr	r2, [r7, #8]
 8004a34:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	88fa      	ldrh	r2, [r7, #6]
 8004a3a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	88fa      	ldrh	r2, [r7, #6]
 8004a40:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	4a1a      	ldr	r2, [pc, #104]	; (8004ad0 <HAL_SPI_Transmit_IT+0xfa>)
 8004a66:	645a      	str	r2, [r3, #68]	; 0x44
 8004a68:	e002      	b.n	8004a70 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	4a19      	ldr	r2, [pc, #100]	; (8004ad4 <HAL_SPI_Transmit_IT+0xfe>)
 8004a6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a78:	d107      	bne.n	8004a8a <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	6812      	ldr	r2, [r2, #0]
 8004a82:	6812      	ldr	r2, [r2, #0]
 8004a84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	6812      	ldr	r2, [r2, #0]
 8004a92:	6852      	ldr	r2, [r2, #4]
 8004a94:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004a98:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa4:	2b40      	cmp	r3, #64	; 0x40
 8004aa6:	d007      	beq.n	8004ab8 <HAL_SPI_Transmit_IT+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	6812      	ldr	r2, [r2, #0]
 8004ab0:	6812      	ldr	r2, [r2, #0]
 8004ab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ab6:	601a      	str	r2, [r3, #0]
  }

error :
  __HAL_UNLOCK(hspi);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	371c      	adds	r7, #28
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	08005ff5 	.word	0x08005ff5
 8004ad4:	08005faf 	.word	0x08005faf

08004ad8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d110      	bne.n	8004b14 <HAL_SPI_Receive_IT+0x3c>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004afa:	d10b      	bne.n	8004b14 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2204      	movs	r2, #4
 8004b00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004b04:	88fb      	ldrh	r3, [r7, #6]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	68b9      	ldr	r1, [r7, #8]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 f878 	bl	8004c00 <HAL_SPI_TransmitReceive_IT>
 8004b10:	4603      	mov	r3, r0
 8004b12:	e06c      	b.n	8004bee <HAL_SPI_Receive_IT+0x116>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_SPI_Receive_IT+0x4a>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e065      	b.n	8004bee <HAL_SPI_Receive_IT+0x116>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d002      	beq.n	8004b3c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
 8004b38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b3a:	e053      	b.n	8004be4 <HAL_SPI_Receive_IT+0x10c>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_SPI_Receive_IT+0x70>
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b4c:	e04a      	b.n	8004be4 <HAL_SPI_Receive_IT+0x10c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2204      	movs	r2, #4
 8004b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	88fa      	ldrh	r2, [r7, #6]
 8004b66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	88fa      	ldrh	r2, [r7, #6]
 8004b6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4a19      	ldr	r2, [pc, #100]	; (8004bf8 <HAL_SPI_Receive_IT+0x120>)
 8004b92:	641a      	str	r2, [r3, #64]	; 0x40
 8004b94:	e002      	b.n	8004b9c <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4a18      	ldr	r2, [pc, #96]	; (8004bfc <HAL_SPI_Receive_IT+0x124>)
 8004b9a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ba4:	d107      	bne.n	8004bb6 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	6812      	ldr	r2, [r2, #0]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004bb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	6812      	ldr	r2, [r2, #0]
 8004bbe:	6852      	ldr	r2, [r2, #4]
 8004bc0:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8004bc4:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd0:	2b40      	cmp	r3, #64	; 0x40
 8004bd2:	d007      	beq.n	8004be4 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004be2:	601a      	str	r2, [r3, #0]
  }

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	08005f69 	.word	0x08005f69
 8004bfc:	08005f21 	.word	0x08005f21

08004c00 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_SPI_TransmitReceive_IT+0x20>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e073      	b.n	8004d08 <HAL_SPI_TransmitReceive_IT+0x108>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c2e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c36:	7dbb      	ldrb	r3, [r7, #22]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d00d      	beq.n	8004c58 <HAL_SPI_TransmitReceive_IT+0x58>
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c42:	d106      	bne.n	8004c52 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d102      	bne.n	8004c52 <HAL_SPI_TransmitReceive_IT+0x52>
 8004c4c:	7dbb      	ldrb	r3, [r7, #22]
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d002      	beq.n	8004c58 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c56:	e052      	b.n	8004cfe <HAL_SPI_TransmitReceive_IT+0xfe>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d005      	beq.n	8004c6a <HAL_SPI_TransmitReceive_IT+0x6a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d002      	beq.n	8004c6a <HAL_SPI_TransmitReceive_IT+0x6a>
 8004c64:	887b      	ldrh	r3, [r7, #2]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d102      	bne.n	8004c70 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c6e:	e046      	b.n	8004cfe <HAL_SPI_TransmitReceive_IT+0xfe>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d003      	beq.n	8004c84 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2205      	movs	r2, #5
 8004c80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	887a      	ldrh	r2, [r7, #2]
 8004c94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	887a      	ldrh	r2, [r7, #2]
 8004c9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	887a      	ldrh	r2, [r7, #2]
 8004ca6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	887a      	ldrh	r2, [r7, #2]
 8004cac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d006      	beq.n	8004cc4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	4a16      	ldr	r2, [pc, #88]	; (8004d14 <HAL_SPI_TransmitReceive_IT+0x114>)
 8004cba:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4a16      	ldr	r2, [pc, #88]	; (8004d18 <HAL_SPI_TransmitReceive_IT+0x118>)
 8004cc0:	645a      	str	r2, [r3, #68]	; 0x44
 8004cc2:	e005      	b.n	8004cd0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <HAL_SPI_TransmitReceive_IT+0x11c>)
 8004cc8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	4a14      	ldr	r2, [pc, #80]	; (8004d20 <HAL_SPI_TransmitReceive_IT+0x120>)
 8004cce:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	6852      	ldr	r2, [r2, #4]
 8004cda:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004cde:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cea:	2b40      	cmp	r3, #64	; 0x40
 8004cec:	d007      	beq.n	8004cfe <HAL_SPI_TransmitReceive_IT+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	6812      	ldr	r2, [r2, #0]
 8004cf6:	6812      	ldr	r2, [r2, #0]
 8004cf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cfc:	601a      	str	r2, [r3, #0]
  }

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	371c      	adds	r7, #28
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	08005e63 	.word	0x08005e63
 8004d18:	08005ec3 	.word	0x08005ec3
 8004d1c:	08005da1 	.word	0x08005da1
 8004d20:	08005e03 	.word	0x08005e03

08004d24 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_SPI_Transmit_DMA+0x20>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e093      	b.n	8004e6c <HAL_SPI_Transmit_DMA+0x148>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d002      	beq.n	8004d5e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d5c:	e081      	b.n	8004e62 <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <HAL_SPI_Transmit_DMA+0x46>
 8004d64:	88fb      	ldrh	r3, [r7, #6]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d6e:	e078      	b.n	8004e62 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2203      	movs	r2, #3
 8004d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	68ba      	ldr	r2, [r7, #8]
 8004d82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	88fa      	ldrh	r2, [r7, #6]
 8004d88:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	88fa      	ldrh	r2, [r7, #6]
 8004d8e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004db6:	d107      	bne.n	8004dc8 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	6812      	ldr	r2, [r2, #0]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dc6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dcc:	4a29      	ldr	r2, [pc, #164]	; (8004e74 <HAL_SPI_Transmit_DMA+0x150>)
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dd4:	4a28      	ldr	r2, [pc, #160]	; (8004e78 <HAL_SPI_Transmit_DMA+0x154>)
 8004dd6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ddc:	4a27      	ldr	r2, [pc, #156]	; (8004e7c <HAL_SPI_Transmit_DMA+0x158>)
 8004dde:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004de4:	2200      	movs	r2, #0
 8004de6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df0:	4619      	mov	r1, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	330c      	adds	r3, #12
 8004df8:	461a      	mov	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	f7fc f869 	bl	8000ed6 <HAL_DMA_Start_IT>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00c      	beq.n	8004e24 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0e:	f043 0210 	orr.w	r2, r3, #16
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004e22:	e01e      	b.n	8004e62 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2e:	2b40      	cmp	r3, #64	; 0x40
 8004e30:	d007      	beq.n	8004e42 <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	6812      	ldr	r2, [r2, #0]
 8004e3a:	6812      	ldr	r2, [r2, #0]
 8004e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e40:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	6812      	ldr	r2, [r2, #0]
 8004e4a:	6852      	ldr	r2, [r2, #4]
 8004e4c:	f042 0220 	orr.w	r2, r2, #32
 8004e50:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	6852      	ldr	r2, [r2, #4]
 8004e5c:	f042 0202 	orr.w	r2, r2, #2
 8004e60:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	08005b51 	.word	0x08005b51
 8004e78:	08005995 	.word	0x08005995
 8004e7c:	08005ba5 	.word	0x08005ba5

08004e80 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d110      	bne.n	8004ebc <HAL_SPI_Receive_DMA+0x3c>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ea2:	d10b      	bne.n	8004ebc <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2204      	movs	r2, #4
 8004ea8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	68b9      	ldr	r1, [r7, #8]
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f8a4 	bl	8005000 <HAL_SPI_TransmitReceive_DMA>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	e097      	b.n	8004fec <HAL_SPI_Receive_DMA+0x16c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d101      	bne.n	8004eca <HAL_SPI_Receive_DMA+0x4a>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e090      	b.n	8004fec <HAL_SPI_Receive_DMA+0x16c>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d002      	beq.n	8004ee4 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8004ede:	2302      	movs	r3, #2
 8004ee0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ee2:	e07e      	b.n	8004fe2 <HAL_SPI_Receive_DMA+0x162>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d002      	beq.n	8004ef0 <HAL_SPI_Receive_DMA+0x70>
 8004eea:	88fb      	ldrh	r3, [r7, #6]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d102      	bne.n	8004ef6 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ef4:	e075      	b.n	8004fe2 <HAL_SPI_Receive_DMA+0x162>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2204      	movs	r2, #4
 8004efa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	88fa      	ldrh	r2, [r7, #6]
 8004f0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	88fa      	ldrh	r2, [r7, #6]
 8004f14:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f36:	d107      	bne.n	8004f48 <HAL_SPI_Receive_DMA+0xc8>
  {
    SPI_1LINE_RX(hspi);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	6812      	ldr	r2, [r2, #0]
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f46:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f4c:	4a29      	ldr	r2, [pc, #164]	; (8004ff4 <HAL_SPI_Receive_DMA+0x174>)
 8004f4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f54:	4a28      	ldr	r2, [pc, #160]	; (8004ff8 <HAL_SPI_Receive_DMA+0x178>)
 8004f56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f5c:	4a27      	ldr	r2, [pc, #156]	; (8004ffc <HAL_SPI_Receive_DMA+0x17c>)
 8004f5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f64:	2200      	movs	r2, #0
 8004f66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	330c      	adds	r3, #12
 8004f72:	4619      	mov	r1, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f78:	461a      	mov	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	f7fb ffa9 	bl	8000ed6 <HAL_DMA_Start_IT>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00c      	beq.n	8004fa4 <HAL_SPI_Receive_DMA+0x124>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8e:	f043 0210 	orr.w	r2, r3, #16
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004fa2:	e01e      	b.n	8004fe2 <HAL_SPI_Receive_DMA+0x162>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fae:	2b40      	cmp	r3, #64	; 0x40
 8004fb0:	d007      	beq.n	8004fc2 <HAL_SPI_Receive_DMA+0x142>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	68fa      	ldr	r2, [r7, #12]
 8004fb8:	6812      	ldr	r2, [r2, #0]
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fc0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	6852      	ldr	r2, [r2, #4]
 8004fcc:	f042 0220 	orr.w	r2, r2, #32
 8004fd0:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	6852      	ldr	r2, [r2, #4]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	08005b6d 	.word	0x08005b6d
 8004ff8:	08005a3d 	.word	0x08005a3d
 8004ffc:	08005ba5 	.word	0x08005ba5

08005000 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800500e:	2300      	movs	r3, #0
 8005010:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005018:	2b01      	cmp	r3, #1
 800501a:	d101      	bne.n	8005020 <HAL_SPI_TransmitReceive_DMA+0x20>
 800501c:	2302      	movs	r3, #2
 800501e:	e0e3      	b.n	80051e8 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800502e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005036:	7dbb      	ldrb	r3, [r7, #22]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d00d      	beq.n	8005058 <HAL_SPI_TransmitReceive_DMA+0x58>
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005042:	d106      	bne.n	8005052 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <HAL_SPI_TransmitReceive_DMA+0x52>
 800504c:	7dbb      	ldrb	r3, [r7, #22]
 800504e:	2b04      	cmp	r3, #4
 8005050:	d002      	beq.n	8005058 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005052:	2302      	movs	r3, #2
 8005054:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005056:	e0c2      	b.n	80051de <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_SPI_TransmitReceive_DMA+0x6a>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005064:	887b      	ldrh	r3, [r7, #2]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d102      	bne.n	8005070 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800506e:	e0b6      	b.n	80051de <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b04      	cmp	r3, #4
 800507a:	d003      	beq.n	8005084 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2205      	movs	r2, #5
 8005080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	887a      	ldrh	r2, [r7, #2]
 8005094:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	887a      	ldrh	r2, [r7, #2]
 800509a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	887a      	ldrh	r2, [r7, #2]
 80050a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	887a      	ldrh	r2, [r7, #2]
 80050ac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d108      	bne.n	80050d8 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ca:	4a49      	ldr	r2, [pc, #292]	; (80051f0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80050cc:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050d2:	4a48      	ldr	r2, [pc, #288]	; (80051f4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80050d4:	63da      	str	r2, [r3, #60]	; 0x3c
 80050d6:	e007      	b.n	80050e8 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050dc:	4a46      	ldr	r2, [pc, #280]	; (80051f8 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80050de:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050e4:	4a45      	ldr	r2, [pc, #276]	; (80051fc <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80050e6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ec:	4a44      	ldr	r2, [pc, #272]	; (8005200 <HAL_SPI_TransmitReceive_DMA+0x200>)
 80050ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f4:	2200      	movs	r2, #0
 80050f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	330c      	adds	r3, #12
 8005102:	4619      	mov	r1, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005108:	461a      	mov	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800510e:	b29b      	uxth	r3, r3
 8005110:	f7fb fee1 	bl	8000ed6 <HAL_DMA_Start_IT>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00c      	beq.n	8005134 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511e:	f043 0210 	orr.w	r2, r3, #16
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005132:	e054      	b.n	80051de <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	6852      	ldr	r2, [r2, #4]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005148:	2200      	movs	r2, #0
 800514a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005150:	2200      	movs	r2, #0
 8005152:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005158:	2200      	movs	r2, #0
 800515a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005160:	2200      	movs	r2, #0
 8005162:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516c:	4619      	mov	r1, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	330c      	adds	r3, #12
 8005174:	461a      	mov	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800517a:	b29b      	uxth	r3, r3
 800517c:	f7fb feab 	bl	8000ed6 <HAL_DMA_Start_IT>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800518a:	f043 0210 	orr.w	r2, r3, #16
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800519e:	e01e      	b.n	80051de <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051aa:	2b40      	cmp	r3, #64	; 0x40
 80051ac:	d007      	beq.n	80051be <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	6812      	ldr	r2, [r2, #0]
 80051b6:	6812      	ldr	r2, [r2, #0]
 80051b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051bc:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	6852      	ldr	r2, [r2, #4]
 80051c8:	f042 0220 	orr.w	r2, r2, #32
 80051cc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	6812      	ldr	r2, [r2, #0]
 80051d6:	6852      	ldr	r2, [r2, #4]
 80051d8:	f042 0202 	orr.w	r2, r2, #2
 80051dc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80051e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3718      	adds	r7, #24
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	08005b6d 	.word	0x08005b6d
 80051f4:	08005a3d 	.word	0x08005a3d
 80051f8:	08005b89 	.word	0x08005b89
 80051fc:	08005ac1 	.word	0x08005ac1
 8005200:	08005ba5 	.word	0x08005ba5

08005204 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count, resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800520c:	2300      	movs	r3, #0
 800520e:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005210:	4b6e      	ldr	r3, [pc, #440]	; (80053cc <HAL_SPI_Abort+0x1c8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a6e      	ldr	r2, [pc, #440]	; (80053d0 <HAL_SPI_Abort+0x1cc>)
 8005216:	fba2 2303 	umull	r2, r3, r2, r3
 800521a:	0a5b      	lsrs	r3, r3, #9
 800521c:	2264      	movs	r2, #100	; 0x64
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	6852      	ldr	r2, [r2, #4]
 8005232:	f022 0220 	bic.w	r2, r2, #32
 8005236:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005242:	2b80      	cmp	r3, #128	; 0x80
 8005244:	d117      	bne.n	8005276 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a62      	ldr	r2, [pc, #392]	; (80053d4 <HAL_SPI_Abort+0x1d0>)
 800524a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d106      	bne.n	8005260 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005256:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800525e:	e008      	b.n	8005272 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	3b01      	subs	r3, #1
 8005264:	61bb      	str	r3, [r7, #24]
    }
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b07      	cmp	r3, #7
 8005270:	d1ec      	bne.n	800524c <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005280:	2b40      	cmp	r3, #64	; 0x40
 8005282:	d117      	bne.n	80052b4 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a54      	ldr	r2, [pc, #336]	; (80053d8 <HAL_SPI_Abort+0x1d4>)
 8005288:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005294:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800529c:	e008      	b.n	80052b0 <HAL_SPI_Abort+0xac>
      }
      count--;
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	3b01      	subs	r3, #1
 80052a2:	61bb      	str	r3, [r7, #24]
    }
    while (hspi->State != HAL_SPI_STATE_ABORT);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b07      	cmp	r3, #7
 80052ae:	d1ec      	bne.n	800528a <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d12e      	bne.n	8005320 <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02a      	beq.n	8005320 <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ce:	2200      	movs	r2, #0
 80052d0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fb fe5d 	bl	8000f96 <HAL_DMA_Abort>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d002      	beq.n	80052e8 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2240      	movs	r2, #64	; 0x40
 80052e6:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6812      	ldr	r2, [r2, #0]
 80052f0:	6852      	ldr	r2, [r2, #4]
 80052f2:	f022 0202 	bic.w	r2, r2, #2
 80052f6:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005302:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	655a      	str	r2, [r3, #84]	; 0x54
          break;
 800530a:	e009      	b.n	8005320 <HAL_SPI_Abort+0x11c>
        }
        count--;
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	3b01      	subs	r3, #1
 8005310:	61bb      	str	r3, [r7, #24]
      }
      while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0eb      	beq.n	80052f8 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d122      	bne.n	8005374 <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01e      	beq.n	8005374 <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800533a:	2200      	movs	r2, #0
 800533c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005342:	4618      	mov	r0, r3
 8005344:	f7fb fe27 	bl	8000f96 <HAL_DMA_Abort>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d002      	beq.n	8005354 <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2240      	movs	r2, #64	; 0x40
 8005352:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	6812      	ldr	r2, [r2, #0]
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005362:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	6852      	ldr	r2, [r2, #4]
 800536e:	f022 0201 	bic.w	r2, r2, #1
 8005372:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005384:	2b40      	cmp	r3, #64	; 0x40
 8005386:	d102      	bne.n	800538e <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	77fb      	strb	r3, [r7, #31]
 800538c:	e002      	b.n	8005394 <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005394:	2300      	movs	r3, #0
 8005396:	613b      	str	r3, [r7, #16]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	613b      	str	r3, [r7, #16]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	613b      	str	r3, [r7, #16]
 80053a8:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80053aa:	2300      	movs	r3, #0
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	60fb      	str	r3, [r7, #12]
 80053b6:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return errorcode;
 80053c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3720      	adds	r7, #32
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20000008 	.word	0x20000008
 80053d0:	057619f1 	.word	0x057619f1
 80053d4:	08006461 	.word	0x08006461
 80053d8:	080063d9 	.word	0x080063d9

080053dc <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b088      	sub	sp, #32
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  uint32_t abortcplt ;
  __IO uint32_t count, resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 80053e8:	2301      	movs	r3, #1
 80053ea:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80053ec:	4b72      	ldr	r3, [pc, #456]	; (80055b8 <HAL_SPI_Abort_IT+0x1dc>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a72      	ldr	r2, [pc, #456]	; (80055bc <HAL_SPI_Abort_IT+0x1e0>)
 80053f2:	fba2 2303 	umull	r2, r3, r2, r3
 80053f6:	0a5b      	lsrs	r3, r3, #9
 80053f8:	2264      	movs	r2, #100	; 0x64
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
 80053fe:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	6852      	ldr	r2, [r2, #4]
 800540e:	f022 0220 	bic.w	r2, r2, #32
 8005412:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541e:	2b80      	cmp	r3, #128	; 0x80
 8005420:	d117      	bne.n	8005452 <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a66      	ldr	r2, [pc, #408]	; (80055c0 <HAL_SPI_Abort_IT+0x1e4>)
 8005426:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d106      	bne.n	800543c <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005432:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800543a:	e008      	b.n	800544e <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	3b01      	subs	r3, #1
 8005440:	617b      	str	r3, [r7, #20]
    }
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b07      	cmp	r3, #7
 800544c:	d1ec      	bne.n	8005428 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545c:	2b40      	cmp	r3, #64	; 0x40
 800545e:	d117      	bne.n	8005490 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a58      	ldr	r2, [pc, #352]	; (80055c4 <HAL_SPI_Abort_IT+0x1e8>)
 8005464:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d106      	bne.n	800547a <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005470:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8005478:	e008      	b.n	800548c <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	3b01      	subs	r3, #1
 800547e:	617b      	str	r3, [r7, #20]
    }
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b07      	cmp	r3, #7
 800548a:	d1ec      	bne.n	8005466 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00f      	beq.n	80054b8 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d104      	bne.n	80054b0 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054aa:	4a47      	ldr	r2, [pc, #284]	; (80055c8 <HAL_SPI_Abort_IT+0x1ec>)
 80054ac:	651a      	str	r2, [r3, #80]	; 0x50
 80054ae:	e003      	b.n	80054b8 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054b4:	2200      	movs	r2, #0
 80054b6:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00f      	beq.n	80054e0 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d104      	bne.n	80054d8 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d2:	4a3e      	ldr	r2, [pc, #248]	; (80055cc <HAL_SPI_Abort_IT+0x1f0>)
 80054d4:	651a      	str	r2, [r3, #80]	; 0x50
 80054d6:	e003      	b.n	80054e0 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054dc:	2200      	movs	r2, #0
 80054de:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d115      	bne.n	800551a <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d011      	beq.n	800551a <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fb fdbb 	bl	8001076 <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d007      	beq.n	8005516 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800550a:	2200      	movs	r2, #0
 800550c:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2240      	movs	r2, #64	; 0x40
 8005512:	655a      	str	r2, [r3, #84]	; 0x54
 8005514:	e001      	b.n	800551a <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b01      	cmp	r3, #1
 8005526:	d115      	bne.n	8005554 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800552c:	2b00      	cmp	r3, #0
 800552e:	d011      	beq.n	8005554 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005534:	4618      	mov	r0, r3
 8005536:	f7fb fd9e 	bl	8001076 <HAL_DMA_Abort_IT>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005544:	2200      	movs	r2, #0
 8005546:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2240      	movs	r2, #64	; 0x40
 800554c:	655a      	str	r2, [r3, #84]	; 0x54
 800554e:	e001      	b.n	8005554 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d128      	bne.n	80055ac <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800556a:	2b40      	cmp	r3, #64	; 0x40
 800556c:	d102      	bne.n	8005574 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	77fb      	strb	r3, [r7, #31]
 8005572:	e002      	b.n	800557a <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800557a:	2300      	movs	r3, #0
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	60fb      	str	r3, [r7, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	60fb      	str	r3, [r7, #12]
 800558e:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005590:	2300      	movs	r3, #0
 8005592:	60bb      	str	r3, [r7, #8]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]
 800559c:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f9d0 	bl	800594c <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 80055ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3720      	adds	r7, #32
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000008 	.word	0x20000008
 80055bc:	057619f1 	.word	0x057619f1
 80055c0:	08006461 	.word	0x08006461
 80055c4:	080063d9 	.word	0x080063d9
 80055c8:	08005c0d 	.word	0x08005c0d
 80055cc:	08005ce1 	.word	0x08005ce1

080055d0 <HAL_SPI_DMAPause>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <HAL_SPI_DMAPause+0x16>
 80055e2:	2302      	movs	r3, #2
 80055e4:	e010      	b.n	8005608 <HAL_SPI_DMAPause+0x38>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6812      	ldr	r2, [r2, #0]
 80055f6:	6852      	ldr	r2, [r2, #4]
 80055f8:	f022 0203 	bic.w	r2, r2, #3
 80055fc:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_SPI_DMAResume>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <HAL_SPI_DMAResume+0x16>
 8005626:	2302      	movs	r3, #2
 8005628:	e010      	b.n	800564c <HAL_SPI_DMAResume+0x38>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Enable the SPI DMA Tx & Rx requests */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	6852      	ldr	r2, [r2, #4]
 800563c:	f042 0203 	orr.w	r2, r2, #3
 8005640:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00f      	beq.n	800568c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005670:	4618      	mov	r0, r3
 8005672:	f7fb fc90 	bl	8000f96 <HAL_DMA_Abort>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005680:	f043 0210 	orr.w	r2, r3, #16
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00f      	beq.n	80056b4 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005698:	4618      	mov	r0, r3
 800569a:	f7fb fc7c 	bl	8000f96 <HAL_DMA_Abort>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d007      	beq.n	80056b4 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a8:	f043 0210 	orr.w	r2, r3, #16
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	6812      	ldr	r2, [r2, #0]
 80056bc:	6852      	ldr	r2, [r2, #4]
 80056be:	f022 0203 	bic.w	r2, r2, #3
 80056c2:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return errorcode;
 80056cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b088      	sub	sp, #32
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10e      	bne.n	8005716 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d009      	beq.n	8005716 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005708:	2b00      	cmp	r3, #0
 800570a:	d004      	beq.n	8005716 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	4798      	blx	r3
    return;
 8005714:	e0cf      	b.n	80058b6 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b00      	cmp	r3, #0
 800571e:	d009      	beq.n	8005734 <HAL_SPI_IRQHandler+0x5e>
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005726:	2b00      	cmp	r3, #0
 8005728:	d004      	beq.n	8005734 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	4798      	blx	r3
    return;
 8005732:	e0c0      	b.n	80058b6 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10a      	bne.n	8005754 <HAL_SPI_IRQHandler+0x7e>
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <HAL_SPI_IRQHandler+0x7e>
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 80b1 	beq.w	80058b6 <HAL_SPI_IRQHandler+0x1e0>
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	f003 0320 	and.w	r3, r3, #32
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 80ab 	beq.w	80058b6 <HAL_SPI_IRQHandler+0x1e0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d023      	beq.n	80057b2 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b03      	cmp	r3, #3
 8005774:	d011      	beq.n	800579a <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	617b      	str	r3, [r7, #20]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	e00b      	b.n	80057b2 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800579a:	2300      	movs	r3, #0
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	613b      	str	r3, [r7, #16]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	613b      	str	r3, [r7, #16]
 80057ae:	693b      	ldr	r3, [r7, #16]
        return;
 80057b0:	e081      	b.n	80058b6 <HAL_SPI_IRQHandler+0x1e0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d014      	beq.n	80057e6 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c0:	f043 0201 	orr.w	r2, r3, #1
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80057c8:	2300      	movs	r3, #0
 80057ca:	60fb      	str	r3, [r7, #12]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	60fb      	str	r3, [r7, #12]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	6812      	ldr	r2, [r2, #0]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00c      	beq.n	800580a <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f4:	f043 0208 	orr.w	r2, r3, #8
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80057fc:	2300      	movs	r3, #0
 80057fe:	60bb      	str	r3, [r7, #8]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	60bb      	str	r3, [r7, #8]
 8005808:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800580e:	2b00      	cmp	r3, #0
 8005810:	d050      	beq.n	80058b4 <HAL_SPI_IRQHandler+0x1de>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	6852      	ldr	r2, [r2, #4]
 800581c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005820:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f003 0302 	and.w	r3, r3, #2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d104      	bne.n	800583e <HAL_SPI_IRQHandler+0x168>
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d034      	beq.n	80058a8 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	6812      	ldr	r2, [r2, #0]
 8005846:	6852      	ldr	r2, [r2, #4]
 8005848:	f022 0203 	bic.w	r2, r2, #3
 800584c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005852:	2b00      	cmp	r3, #0
 8005854:	d011      	beq.n	800587a <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585a:	4a18      	ldr	r2, [pc, #96]	; (80058bc <HAL_SPI_IRQHandler+0x1e6>)
 800585c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005862:	4618      	mov	r0, r3
 8005864:	f7fb fc07 	bl	8001076 <HAL_DMA_Abort_IT>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d005      	beq.n	800587a <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005872:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800587e:	2b00      	cmp	r3, #0
 8005880:	d016      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005886:	4a0d      	ldr	r2, [pc, #52]	; (80058bc <HAL_SPI_IRQHandler+0x1e6>)
 8005888:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800588e:	4618      	mov	r0, r3
 8005890:	f7fb fbf1 	bl	8001076 <HAL_DMA_Abort_IT>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800589e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80058a6:	e003      	b.n	80058b0 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f845 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80058ae:	e000      	b.n	80058b2 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80058b0:	bf00      	nop
    return;
 80058b2:	bf00      	nop
 80058b4:	bf00      	nop
  }
}
 80058b6:	3720      	adds	r7, #32
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	08005be5 	.word	0x08005be5

080058c0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80058f0:	bf00      	nop
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800596e:	b2db      	uxtb	r3, r3
}
 8005970:	4618      	mov	r0, r3
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005988:	4618      	mov	r0, r3
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059a2:	f7fa fcc5 	bl	8000330 <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059b6:	d03b      	beq.n	8005a30 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	6812      	ldr	r2, [r2, #0]
 80059c0:	6852      	ldr	r2, [r2, #4]
 80059c2:	f022 0220 	bic.w	r2, r2, #32
 80059c6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	6812      	ldr	r2, [r2, #0]
 80059d0:	6852      	ldr	r2, [r2, #4]
 80059d2:	f022 0202 	bic.w	r2, r2, #2
 80059d6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	2164      	movs	r1, #100	; 0x64
 80059dc:	6978      	ldr	r0, [r7, #20]
 80059de:	f000 fbca 	bl	8006176 <SPI_EndRxTxTransaction>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ec:	f043 0220 	orr.w	r2, r3, #32
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10a      	bne.n	8005a12 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059fc:	2300      	movs	r3, #0
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	2200      	movs	r2, #0
 8005a16:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d003      	beq.n	8005a30 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005a28:	6978      	ldr	r0, [r7, #20]
 8005a2a:	f7ff ff85 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005a2e:	e002      	b.n	8005a36 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005a30:	6978      	ldr	r0, [r7, #20]
 8005a32:	f7ff ff45 	bl	80058c0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a36:	3718      	adds	r7, #24
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a48:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a4a:	f7fa fc71 	bl	8000330 <HAL_GetTick>
 8005a4e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a5e:	d029      	beq.n	8005ab4 <SPI_DMAReceiveCplt+0x78>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	6852      	ldr	r2, [r2, #4]
 8005a6a:	f022 0220 	bic.w	r2, r2, #32
 8005a6e:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	6812      	ldr	r2, [r2, #0]
 8005a78:	6852      	ldr	r2, [r2, #4]
 8005a7a:	f022 0203 	bic.w	r2, r2, #3
 8005a7e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	2164      	movs	r1, #100	; 0x64
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 fb41 	bl	800610c <SPI_EndRxTransaction>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2220      	movs	r2, #32
 8005a94:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <SPI_DMAReceiveCplt+0x78>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f7ff ff43 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005ab2:	e002      	b.n	8005aba <SPI_DMAReceiveCplt+0x7e>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f7ff ff0d 	bl	80058d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ace:	f7fa fc2f 	bl	8000330 <HAL_GetTick>
 8005ad2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ae2:	d02f      	beq.n	8005b44 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	6852      	ldr	r2, [r2, #4]
 8005aee:	f022 0220 	bic.w	r2, r2, #32
 8005af2:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	2164      	movs	r1, #100	; 0x64
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 fb3c 	bl	8006176 <SPI_EndRxTxTransaction>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d005      	beq.n	8005b10 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b08:	f043 0220 	orr.w	r2, r3, #32
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	6812      	ldr	r2, [r2, #0]
 8005b18:	6852      	ldr	r2, [r2, #4]
 8005b1a:	f022 0203 	bic.w	r2, r2, #3
 8005b1e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d003      	beq.n	8005b44 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f7ff fefb 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b42:	e002      	b.n	8005b4a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f7ff fecf 	bl	80058e8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7ff fecc 	bl	80058fc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b64:	bf00      	nop
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f7ff fec8 	bl	8005910 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b80:	bf00      	nop
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f7ff fec4 	bl	8005924 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b9c:	bf00      	nop
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	6852      	ldr	r2, [r2, #4]
 8005bbc:	f022 0203 	bic.w	r2, r2, #3
 8005bc0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc6:	f043 0210 	orr.w	r2, r3, #16
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f7ff feae 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005bdc:	bf00      	nop
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f7ff fe9a 	bl	8005938 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c04:	bf00      	nop
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c18:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c1e:	2200      	movs	r2, #0
 8005c20:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005c22:	4b2d      	ldr	r3, [pc, #180]	; (8005cd8 <SPI_DMATxAbortCallback+0xcc>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a2d      	ldr	r2, [pc, #180]	; (8005cdc <SPI_DMATxAbortCallback+0xd0>)
 8005c28:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2c:	0a5b      	lsrs	r3, r3, #9
 8005c2e:	2264      	movs	r2, #100	; 0x64
 8005c30:	fb02 f303 	mul.w	r3, r2, r3
 8005c34:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	6812      	ldr	r2, [r2, #0]
 8005c3e:	6852      	ldr	r2, [r2, #4]
 8005c40:	f022 0202 	bic.w	r2, r2, #2
 8005c44:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d106      	bne.n	8005c5a <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c58:	e009      	b.n	8005c6e <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0eb      	beq.n	8005c46 <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d126      	bne.n	8005cce <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2200      	movs	r2, #0
 8005c84:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c90:	2b40      	cmp	r3, #64	; 0x40
 8005c92:	d002      	beq.n	8005c9a <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	2200      	movs	r2, #0
 8005c98:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	60fb      	str	r3, [r7, #12]
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	60fb      	str	r3, [r7, #12]
 8005cae:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	60bb      	str	r3, [r7, #8]
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	60bb      	str	r3, [r7, #8]
 8005cbc:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8005cc6:	6978      	ldr	r0, [r7, #20]
 8005cc8:	f7ff fe40 	bl	800594c <HAL_SPI_AbortCpltCallback>
 8005ccc:	e000      	b.n	8005cd0 <SPI_DMATxAbortCallback+0xc4>
      return;
 8005cce:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	20000008 	.word	0x20000008
 8005cdc:	057619f1 	.word	0x057619f1

08005ce0 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cec:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	6812      	ldr	r2, [r2, #0]
 8005cf6:	6812      	ldr	r2, [r2, #0]
 8005cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cfc:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d02:	2200      	movs	r2, #0
 8005d04:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	6812      	ldr	r2, [r2, #0]
 8005d0e:	6852      	ldr	r2, [r2, #4]
 8005d10:	f022 0201 	bic.w	r2, r2, #1
 8005d14:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005d16:	f7fa fb0b 	bl	8000330 <HAL_GetTick>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	2164      	movs	r1, #100	; 0x64
 8005d20:	6978      	ldr	r0, [r7, #20]
 8005d22:	f000 fa28 	bl	8006176 <SPI_EndRxTxTransaction>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d005      	beq.n	8005d38 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d30:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d004      	beq.n	8005d4a <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d126      	bne.n	8005d98 <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	2200      	movs	r2, #0
 8005d54:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5a:	2b40      	cmp	r3, #64	; 0x40
 8005d5c:	d002      	beq.n	8005d64 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	2200      	movs	r2, #0
 8005d62:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d64:	2300      	movs	r3, #0
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	613b      	str	r3, [r7, #16]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	613b      	str	r3, [r7, #16]
 8005d78:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8005d90:	6978      	ldr	r0, [r7, #20]
 8005d92:	f7ff fddb 	bl	800594c <HAL_SPI_AbortCpltCallback>
 8005d96:	e000      	b.n	8005d9a <SPI_DMARxAbortCallback+0xba>
      return;
 8005d98:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	6812      	ldr	r2, [r2, #0]
 8005db0:	320c      	adds	r2, #12
 8005db2:	7812      	ldrb	r2, [r2, #0]
 8005db4:	b2d2      	uxtb	r2, r2
 8005db6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbc:	1c5a      	adds	r2, r3, #1
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10f      	bne.n	8005dfa <SPI_2linesRxISR_8BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	6852      	ldr	r2, [r2, #4]
 8005de4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005de8:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d102      	bne.n	8005dfa <SPI_2linesRxISR_8BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f9dc 	bl	80061b2 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005dfa:	bf00      	nop
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b082      	sub	sp, #8
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	330c      	adds	r3, #12
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e14:	7812      	ldrb	r2, [r2, #0]
 8005e16:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10f      	bne.n	8005e5a <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6812      	ldr	r2, [r2, #0]
 8005e42:	6852      	ldr	r2, [r2, #4]
 8005e44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e48:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 f9ac 	bl	80061b2 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b082      	sub	sp, #8
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6812      	ldr	r2, [r2, #0]
 8005e72:	68d2      	ldr	r2, [r2, #12]
 8005e74:	b292      	uxth	r2, r2
 8005e76:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7c:	1c9a      	adds	r2, r3, #2
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	b29a      	uxth	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10f      	bne.n	8005eba <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6812      	ldr	r2, [r2, #0]
 8005ea2:	6852      	ldr	r2, [r2, #4]
 8005ea4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ea8:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f97c 	bl	80061b2 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005eba:	bf00      	nop
 8005ebc:	3708      	adds	r7, #8
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b082      	sub	sp, #8
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ed2:	8812      	ldrh	r2, [r2, #0]
 8005ed4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eda:	1c9a      	adds	r2, r3, #2
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10f      	bne.n	8005f18 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	6812      	ldr	r2, [r2, #0]
 8005f00:	6852      	ldr	r2, [r2, #4]
 8005f02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f06:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d102      	bne.n	8005f18 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f94d 	bl	80061b2 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005f18:	bf00      	nop
 8005f1a:	3708      	adds	r7, #8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6812      	ldr	r2, [r2, #0]
 8005f30:	320c      	adds	r2, #12
 8005f32:	7812      	ldrb	r2, [r2, #0]
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d102      	bne.n	8005f60 <SPI_RxISR_8BIT+0x40>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f99c 	bl	8006298 <SPI_CloseRx_ISR>
  }
}
 8005f60:	bf00      	nop
 8005f62:	3708      	adds	r7, #8
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6812      	ldr	r2, [r2, #0]
 8005f78:	68d2      	ldr	r2, [r2, #12]
 8005f7a:	b292      	uxth	r2, r2
 8005f7c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f82:	1c9a      	adds	r2, r3, #2
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d102      	bne.n	8005fa6 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f979 	bl	8006298 <SPI_CloseRx_ISR>
  }
}
 8005fa6:	bf00      	nop
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005fc0:	7812      	ldrb	r2, [r2, #0]
 8005fc2:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d102      	bne.n	8005fec <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f995 	bl	8006316 <SPI_CloseTx_ISR>
  }
}
 8005fec:	bf00      	nop
 8005fee:	3708      	adds	r7, #8
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006004:	8812      	ldrh	r2, [r2, #0]
 8006006:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600c:	1c9a      	adds	r2, r3, #2
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006016:	b29b      	uxth	r3, r3
 8006018:	3b01      	subs	r3, #1
 800601a:	b29a      	uxth	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006024:	b29b      	uxth	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d102      	bne.n	8006030 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f973 	bl	8006316 <SPI_CloseTx_ISR>
  }
}
 8006030:	bf00      	nop
 8006032:	3708      	adds	r7, #8
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	4613      	mov	r3, r2
 8006046:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006048:	e04c      	b.n	80060e4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006050:	d048      	beq.n	80060e4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006052:	f7fa f96d 	bl	8000330 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	1ad2      	subs	r2, r2, r3
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	429a      	cmp	r2, r3
 8006060:	d202      	bcs.n	8006068 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d13d      	bne.n	80060e4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	6852      	ldr	r2, [r2, #4]
 8006072:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006076:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006080:	d111      	bne.n	80060a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800608a:	d004      	beq.n	8006096 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006094:	d107      	bne.n	80060a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	6812      	ldr	r2, [r2, #0]
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060ae:	d10f      	bne.n	80060d0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	6812      	ldr	r2, [r2, #0]
 80060ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	6812      	ldr	r2, [r2, #0]
 80060ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e00f      	b.n	8006104 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689a      	ldr	r2, [r3, #8]
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	401a      	ands	r2, r3
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	bf0c      	ite	eq
 80060f4:	2301      	moveq	r3, #1
 80060f6:	2300      	movne	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	461a      	mov	r2, r3
 80060fc:	79fb      	ldrb	r3, [r7, #7]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d1a3      	bne.n	800604a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af02      	add	r7, sp, #8
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006120:	d111      	bne.n	8006146 <SPI_EndRxTransaction+0x3a>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800612a:	d004      	beq.n	8006136 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006134:	d107      	bne.n	8006146 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	6812      	ldr	r2, [r2, #0]
 800613e:	6812      	ldr	r2, [r2, #0]
 8006140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006144:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	9300      	str	r3, [sp, #0]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2200      	movs	r2, #0
 800614e:	2180      	movs	r1, #128	; 0x80
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f7ff ff71 	bl	8006038 <SPI_WaitFlagStateUntilTimeout>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d007      	beq.n	800616c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006160:	f043 0220 	orr.w	r2, r3, #32
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e000      	b.n	800616e <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b086      	sub	sp, #24
 800617a:	af02      	add	r7, sp, #8
 800617c:	60f8      	str	r0, [r7, #12]
 800617e:	60b9      	str	r1, [r7, #8]
 8006180:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	9300      	str	r3, [sp, #0]
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2200      	movs	r2, #0
 800618a:	2180      	movs	r1, #128	; 0x80
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f7ff ff53 	bl	8006038 <SPI_WaitFlagStateUntilTimeout>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800619c:	f043 0220 	orr.w	r2, r3, #32
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e000      	b.n	80061aa <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b086      	sub	sp, #24
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80061ba:	4b35      	ldr	r3, [pc, #212]	; (8006290 <SPI_CloseRxTx_ISR+0xde>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a35      	ldr	r2, [pc, #212]	; (8006294 <SPI_CloseRxTx_ISR+0xe2>)
 80061c0:	fba2 2303 	umull	r2, r3, r2, r3
 80061c4:	0a5b      	lsrs	r3, r3, #9
 80061c6:	2264      	movs	r2, #100	; 0x64
 80061c8:	fb02 f303 	mul.w	r3, r2, r3
 80061cc:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80061ce:	f7fa f8af 	bl	8000330 <HAL_GetTick>
 80061d2:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6812      	ldr	r2, [r2, #0]
 80061dc:	6852      	ldr	r2, [r2, #4]
 80061de:	f022 0220 	bic.w	r2, r2, #32
 80061e2:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d106      	bne.n	80061f8 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ee:	f043 0220 	orr.w	r2, r3, #32
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80061f6:	e009      	b.n	800620c <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0eb      	beq.n	80061e4 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	2164      	movs	r1, #100	; 0x64
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f7ff ffb0 	bl	8006176 <SPI_EndRxTxTransaction>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d005      	beq.n	8006228 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006220:	f043 0220 	orr.w	r2, r3, #32
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006230:	2300      	movs	r3, #0
 8006232:	60fb      	str	r3, [r7, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	60fb      	str	r3, [r7, #12]
 8006244:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800624a:	2b00      	cmp	r3, #0
 800624c:	d115      	bne.n	800627a <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b04      	cmp	r3, #4
 8006258:	d107      	bne.n	800626a <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7ff fb36 	bl	80058d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006268:	e00e      	b.n	8006288 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7ff fb38 	bl	80058e8 <HAL_SPI_TxRxCpltCallback>
}
 8006278:	e006      	b.n	8006288 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7ff fb58 	bl	8005938 <HAL_SPI_ErrorCallback>
}
 8006288:	bf00      	nop
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	20000008 	.word	0x20000008
 8006294:	057619f1 	.word	0x057619f1

08006298 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6812      	ldr	r2, [r2, #0]
 80062a8:	6852      	ldr	r2, [r2, #4]
 80062aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80062ae:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80062b0:	f7fa f83e 	bl	8000330 <HAL_GetTick>
 80062b4:	4603      	mov	r3, r0
 80062b6:	461a      	mov	r2, r3
 80062b8:	2164      	movs	r1, #100	; 0x64
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7ff ff26 	bl	800610c <SPI_EndRxTransaction>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d005      	beq.n	80062d2 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ca:	f043 0220 	orr.w	r2, r3, #32
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10a      	bne.n	80062f0 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062da:	2300      	movs	r3, #0
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	60fb      	str	r3, [r7, #12]
 80062ee:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d103      	bne.n	8006308 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f7ff fae7 	bl	80058d4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006306:	e002      	b.n	800630e <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff fb15 	bl	8005938 <HAL_SPI_ErrorCallback>
}
 800630e:	bf00      	nop
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b086      	sub	sp, #24
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800631e:	4b2c      	ldr	r3, [pc, #176]	; (80063d0 <SPI_CloseTx_ISR+0xba>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a2c      	ldr	r2, [pc, #176]	; (80063d4 <SPI_CloseTx_ISR+0xbe>)
 8006324:	fba2 2303 	umull	r2, r3, r2, r3
 8006328:	0a5b      	lsrs	r3, r3, #9
 800632a:	2264      	movs	r2, #100	; 0x64
 800632c:	fb02 f303 	mul.w	r3, r2, r3
 8006330:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006332:	f7f9 fffd 	bl	8000330 <HAL_GetTick>
 8006336:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d106      	bne.n	800634c <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006342:	f043 0220 	orr.w	r2, r3, #32
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800634a:	e009      	b.n	8006360 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	3b01      	subs	r3, #1
 8006350:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f003 0302 	and.w	r3, r3, #2
 800635c:	2b00      	cmp	r3, #0
 800635e:	d0eb      	beq.n	8006338 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6812      	ldr	r2, [r2, #0]
 8006368:	6852      	ldr	r2, [r2, #4]
 800636a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800636e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	2164      	movs	r1, #100	; 0x64
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7ff fefe 	bl	8006176 <SPI_EndRxTxTransaction>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d005      	beq.n	800638c <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006384:	f043 0220 	orr.w	r2, r3, #32
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10a      	bne.n	80063aa <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006394:	2300      	movs	r3, #0
 8006396:	60fb      	str	r3, [r7, #12]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	60fb      	str	r3, [r7, #12]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	60fb      	str	r3, [r7, #12]
 80063a8:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7ff fabc 	bl	8005938 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80063c0:	e002      	b.n	80063c8 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7ff fa7c 	bl	80058c0 <HAL_SPI_TxCpltCallback>
}
 80063c8:	bf00      	nop
 80063ca:	3718      	adds	r7, #24
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	20000008 	.word	0x20000008
 80063d4:	057619f1 	.word	0x057619f1

080063d8 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80063e0:	4b1d      	ldr	r3, [pc, #116]	; (8006458 <SPI_AbortRx_ISR+0x80>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a1d      	ldr	r2, [pc, #116]	; (800645c <SPI_AbortRx_ISR+0x84>)
 80063e6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ea:	0a5b      	lsrs	r3, r3, #9
 80063ec:	2264      	movs	r2, #100	; 0x64
 80063ee:	fb02 f303 	mul.w	r3, r2, r3
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d106      	bne.n	8006408 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006406:	e009      	b.n	800641c <SPI_AbortRx_ISR+0x44>
    }
    count--;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	3b01      	subs	r3, #1
 800640c:	60fb      	str	r3, [r7, #12]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0eb      	beq.n	80063f4 <SPI_AbortRx_ISR+0x1c>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6812      	ldr	r2, [r2, #0]
 8006424:	6812      	ldr	r2, [r2, #0]
 8006426:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800642a:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	6852      	ldr	r2, [r2, #4]
 8006436:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800643a:	605a      	str	r2, [r3, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2207      	movs	r2, #7
 8006446:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 800644a:	bf00      	nop
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	20000008 	.word	0x20000008
 800645c:	057619f1 	.word	0x057619f1

08006460 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6812      	ldr	r2, [r2, #0]
 8006470:	6852      	ldr	r2, [r2, #4]
 8006472:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006476:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6812      	ldr	r2, [r2, #0]
 8006480:	6812      	ldr	r2, [r2, #0]
 8006482:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006486:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2207      	movs	r2, #7
 800648c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e03f      	b.n	800652e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d106      	bne.n	80064c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f005 fc1a 	bl	800bcfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2224      	movs	r2, #36	; 0x24
 80064cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6812      	ldr	r2, [r2, #0]
 80064d8:	68d2      	ldr	r2, [r2, #12]
 80064da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f001 fce8 	bl	8007eb6 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	6812      	ldr	r2, [r2, #0]
 80064ee:	6912      	ldr	r2, [r2, #16]
 80064f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	6812      	ldr	r2, [r2, #0]
 80064fe:	6952      	ldr	r2, [r2, #20]
 8006500:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006504:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	6812      	ldr	r2, [r2, #0]
 800650e:	68d2      	ldr	r2, [r2, #12]
 8006510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006514:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2220      	movs	r2, #32
 8006520:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2220      	movs	r2, #32
 8006528:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b082      	sub	sp, #8
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e047      	b.n	80065d8 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b00      	cmp	r3, #0
 8006552:	d106      	bne.n	8006562 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f005 fbcd 	bl	800bcfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2224      	movs	r2, #36	; 0x24
 8006566:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6812      	ldr	r2, [r2, #0]
 8006572:	68d2      	ldr	r2, [r2, #12]
 8006574:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006578:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f001 fc9b 	bl	8007eb6 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	6812      	ldr	r2, [r2, #0]
 8006588:	6912      	ldr	r2, [r2, #16]
 800658a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800658e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	6812      	ldr	r2, [r2, #0]
 8006598:	6952      	ldr	r2, [r2, #20]
 800659a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800659e:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6812      	ldr	r2, [r2, #0]
 80065a8:	6952      	ldr	r2, [r2, #20]
 80065aa:	f042 0208 	orr.w	r2, r2, #8
 80065ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	6812      	ldr	r2, [r2, #0]
 80065b8:	68d2      	ldr	r2, [r2, #12]
 80065ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3708      	adds	r7, #8
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e057      	b.n	80066a4 <HAL_LIN_Init+0xc4>
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d106      	bne.n	800660e <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f005 fb77 	bl	800bcfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2224      	movs	r2, #36	; 0x24
 8006612:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6812      	ldr	r2, [r2, #0]
 800661e:	68d2      	ldr	r2, [r2, #12]
 8006620:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006624:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f001 fc45 	bl	8007eb6 <UART_SetConfig>

  /* In LIN mode, the following bits must be kept cleared:
     - CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6812      	ldr	r2, [r2, #0]
 8006634:	6912      	ldr	r2, [r2, #16]
 8006636:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800663a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	6952      	ldr	r2, [r2, #20]
 8006646:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800664a:	615a      	str	r2, [r3, #20]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6812      	ldr	r2, [r2, #0]
 8006654:	6912      	ldr	r2, [r2, #16]
 8006656:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800665a:	611a      	str	r2, [r3, #16]

  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6812      	ldr	r2, [r2, #0]
 8006664:	6912      	ldr	r2, [r2, #16]
 8006666:	f022 0220 	bic.w	r2, r2, #32
 800666a:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6812      	ldr	r2, [r2, #0]
 8006674:	6911      	ldr	r1, [r2, #16]
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	611a      	str	r2, [r3, #16]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	6812      	ldr	r2, [r2, #0]
 8006684:	68d2      	ldr	r2, [r2, #12]
 8006686:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800668a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2220      	movs	r2, #32
 8006696:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2220      	movs	r2, #32
 800669e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	460b      	mov	r3, r1
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e05f      	b.n	8006784 <HAL_MultiProcessor_Init+0xd8>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d106      	bne.n	80066de <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f005 fb0f 	bl	800bcfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2224      	movs	r2, #36	; 0x24
 80066e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	68d2      	ldr	r2, [r2, #12]
 80066f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066f4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f001 fbdd 	bl	8007eb6 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	6912      	ldr	r2, [r2, #16]
 8006706:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800670a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	6952      	ldr	r2, [r2, #20]
 8006716:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800671a:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	6812      	ldr	r2, [r2, #0]
 8006724:	6912      	ldr	r2, [r2, #16]
 8006726:	f022 020f 	bic.w	r2, r2, #15
 800672a:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	6911      	ldr	r1, [r2, #16]
 8006736:	7afa      	ldrb	r2, [r7, #11]
 8006738:	430a      	orrs	r2, r1
 800673a:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	6812      	ldr	r2, [r2, #0]
 8006744:	68d2      	ldr	r2, [r2, #12]
 8006746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800674a:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	68d1      	ldr	r1, [r2, #12]
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	430a      	orrs	r2, r1
 800675a:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	6812      	ldr	r2, [r2, #0]
 8006764:	68d2      	ldr	r2, [r2, #12]
 8006766:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800676a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2220      	movs	r2, #32
 8006776:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2220      	movs	r2, #32
 800677e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d101      	bne.n	800679e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e01e      	b.n	80067dc <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2224      	movs	r2, #36	; 0x24
 80067a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6812      	ldr	r2, [r2, #0]
 80067ae:	68d2      	ldr	r2, [r2, #12]
 80067b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067b4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f005 faf0 	bl	800bd9c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3708      	adds	r7, #8
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspDeInit could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b088      	sub	sp, #32
 8006810:	af02      	add	r7, sp, #8
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	4613      	mov	r3, r2
 800681a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b20      	cmp	r3, #32
 800682a:	f040 8082 	bne.w	8006932 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d002      	beq.n	800683a <HAL_UART_Transmit+0x2e>
 8006834:	88fb      	ldrh	r3, [r7, #6]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e07a      	b.n	8006934 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006844:	2b01      	cmp	r3, #1
 8006846:	d101      	bne.n	800684c <HAL_UART_Transmit+0x40>
 8006848:	2302      	movs	r3, #2
 800684a:	e073      	b.n	8006934 <HAL_UART_Transmit+0x128>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2221      	movs	r2, #33	; 0x21
 800685e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006862:	f7f9 fd65 	bl	8000330 <HAL_GetTick>
 8006866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	88fa      	ldrh	r2, [r7, #6]
 800686c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	88fa      	ldrh	r2, [r7, #6]
 8006872:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006874:	e041      	b.n	80068fa <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800687a:	b29b      	uxth	r3, r3
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800688c:	d121      	bne.n	80068d2 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2200      	movs	r2, #0
 8006896:	2180      	movs	r1, #128	; 0x80
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f001 f908 	bl	8007aae <UART_WaitOnFlagUntilTimeout>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e045      	b.n	8006934 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	8812      	ldrh	r2, [r2, #0]
 80068b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068b8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d103      	bne.n	80068ca <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	3302      	adds	r3, #2
 80068c6:	60bb      	str	r3, [r7, #8]
 80068c8:	e017      	b.n	80068fa <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	3301      	adds	r3, #1
 80068ce:	60bb      	str	r3, [r7, #8]
 80068d0:	e013      	b.n	80068fa <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2200      	movs	r2, #0
 80068da:	2180      	movs	r1, #128	; 0x80
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f001 f8e6 	bl	8007aae <UART_WaitOnFlagUntilTimeout>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e023      	b.n	8006934 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	1c59      	adds	r1, r3, #1
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068fe:	b29b      	uxth	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1b8      	bne.n	8006876 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	2200      	movs	r2, #0
 800690c:	2140      	movs	r1, #64	; 0x40
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f001 f8cd 	bl	8007aae <UART_WaitOnFlagUntilTimeout>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e00a      	b.n	8006934 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2220      	movs	r2, #32
 8006922:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	e000      	b.n	8006934 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8006932:	2302      	movs	r3, #2
  }
}
 8006934:	4618      	mov	r0, r3
 8006936:	3718      	adds	r7, #24
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <HAL_UART_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b088      	sub	sp, #32
 8006940:	af02      	add	r7, sp, #8
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	603b      	str	r3, [r7, #0]
 8006948:	4613      	mov	r3, r2
 800694a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b20      	cmp	r3, #32
 800695a:	f040 8090 	bne.w	8006a7e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d002      	beq.n	800696a <HAL_UART_Receive+0x2e>
 8006964:	88fb      	ldrh	r3, [r7, #6]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e088      	b.n	8006a80 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006974:	2b01      	cmp	r3, #1
 8006976:	d101      	bne.n	800697c <HAL_UART_Receive+0x40>
 8006978:	2302      	movs	r3, #2
 800697a:	e081      	b.n	8006a80 <HAL_UART_Receive+0x144>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2222      	movs	r2, #34	; 0x22
 800698e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006992:	f7f9 fccd 	bl	8000330 <HAL_GetTick>
 8006996:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	88fa      	ldrh	r2, [r7, #6]
 800699c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	88fa      	ldrh	r2, [r7, #6]
 80069a2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80069a4:	e05c      	b.n	8006a60 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	3b01      	subs	r3, #1
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069bc:	d12b      	bne.n	8006a16 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2200      	movs	r2, #0
 80069c6:	2120      	movs	r1, #32
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f001 f870 	bl	8007aae <UART_WaitOnFlagUntilTimeout>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e053      	b.n	8006a80 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10c      	bne.n	80069fe <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	3302      	adds	r3, #2
 80069fa:	60bb      	str	r3, [r7, #8]
 80069fc:	e030      	b.n	8006a60 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	3301      	adds	r3, #1
 8006a12:	60bb      	str	r3, [r7, #8]
 8006a14:	e024      	b.n	8006a60 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2120      	movs	r1, #32
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f001 f844 	bl	8007aae <UART_WaitOnFlagUntilTimeout>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e027      	b.n	8006a80 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d108      	bne.n	8006a4a <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	60ba      	str	r2, [r7, #8]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	6812      	ldr	r2, [r2, #0]
 8006a42:	6852      	ldr	r2, [r2, #4]
 8006a44:	b2d2      	uxtb	r2, r2
 8006a46:	701a      	strb	r2, [r3, #0]
 8006a48:	e00a      	b.n	8006a60 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	60ba      	str	r2, [r7, #8]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	6812      	ldr	r2, [r2, #0]
 8006a54:	6852      	ldr	r2, [r2, #4]
 8006a56:	b2d2      	uxtb	r2, r2
 8006a58:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006a5c:	b2d2      	uxtb	r2, r2
 8006a5e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d19d      	bne.n	80069a6 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e000      	b.n	8006a80 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006a7e:	2302      	movs	r3, #2
  }
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3718      	adds	r7, #24
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	4613      	mov	r3, r2
 8006a94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b20      	cmp	r3, #32
 8006aa0:	d130      	bne.n	8006b04 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <HAL_UART_Transmit_IT+0x26>
 8006aa8:	88fb      	ldrh	r3, [r7, #6]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e029      	b.n	8006b06 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d101      	bne.n	8006ac0 <HAL_UART_Transmit_IT+0x38>
 8006abc:	2302      	movs	r3, #2
 8006abe:	e022      	b.n	8006b06 <HAL_UART_Transmit_IT+0x7e>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	88fa      	ldrh	r2, [r7, #6]
 8006ad2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	88fa      	ldrh	r2, [r7, #6]
 8006ad8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2221      	movs	r2, #33	; 0x21
 8006ae4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	6812      	ldr	r2, [r2, #0]
 8006af8:	68d2      	ldr	r2, [r2, #12]
 8006afa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006afe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006b00:	2300      	movs	r3, #0
 8006b02:	e000      	b.n	8006b06 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006b04:	2302      	movs	r3, #2
  }
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b085      	sub	sp, #20
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	d140      	bne.n	8006bae <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d002      	beq.n	8006b38 <HAL_UART_Receive_IT+0x26>
 8006b32:	88fb      	ldrh	r3, [r7, #6]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e039      	b.n	8006bb0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d101      	bne.n	8006b4a <HAL_UART_Receive_IT+0x38>
 8006b46:	2302      	movs	r3, #2
 8006b48:	e032      	b.n	8006bb0 <HAL_UART_Receive_IT+0x9e>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	88fa      	ldrh	r2, [r7, #6]
 8006b5c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	88fa      	ldrh	r2, [r7, #6]
 8006b62:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2222      	movs	r2, #34	; 0x22
 8006b6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	6812      	ldr	r2, [r2, #0]
 8006b82:	68d2      	ldr	r2, [r2, #12]
 8006b84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b88:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	6812      	ldr	r2, [r2, #0]
 8006b92:	6952      	ldr	r2, [r2, #20]
 8006b94:	f042 0201 	orr.w	r2, r2, #1
 8006b98:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	6812      	ldr	r2, [r2, #0]
 8006ba2:	68d2      	ldr	r2, [r2, #12]
 8006ba4:	f042 0220 	orr.w	r2, r2, #32
 8006ba8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006baa:	2300      	movs	r3, #0
 8006bac:	e000      	b.n	8006bb0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006bae:	2302      	movs	r3, #2
  }
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b20      	cmp	r3, #32
 8006bd4:	d153      	bne.n	8006c7e <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <HAL_UART_Transmit_DMA+0x26>
 8006bdc:	88fb      	ldrh	r3, [r7, #6]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e04c      	b.n	8006c80 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d101      	bne.n	8006bf4 <HAL_UART_Transmit_DMA+0x38>
 8006bf0:	2302      	movs	r3, #2
 8006bf2:	e045      	b.n	8006c80 <HAL_UART_Transmit_DMA+0xc4>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	88fa      	ldrh	r2, [r7, #6]
 8006c06:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	88fa      	ldrh	r2, [r7, #6]
 8006c0c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2221      	movs	r2, #33	; 0x21
 8006c18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c20:	4a19      	ldr	r2, [pc, #100]	; (8006c88 <HAL_UART_Transmit_DMA+0xcc>)
 8006c22:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c28:	4a18      	ldr	r2, [pc, #96]	; (8006c8c <HAL_UART_Transmit_DMA+0xd0>)
 8006c2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c30:	4a17      	ldr	r2, [pc, #92]	; (8006c90 <HAL_UART_Transmit_DMA+0xd4>)
 8006c32:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c38:	2200      	movs	r2, #0
 8006c3a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006c3c:	f107 0308 	add.w	r3, r7, #8
 8006c40:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	6819      	ldr	r1, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	3304      	adds	r3, #4
 8006c50:	461a      	mov	r2, r3
 8006c52:	88fb      	ldrh	r3, [r7, #6]
 8006c54:	f7fa f93f 	bl	8000ed6 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c60:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	6812      	ldr	r2, [r2, #0]
 8006c72:	6952      	ldr	r2, [r2, #20]
 8006c74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c78:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e000      	b.n	8006c80 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8006c7e:	2302      	movs	r3, #2
  }
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	08007929 	.word	0x08007929
 8006c8c:	0800797b 	.word	0x0800797b
 8006c90:	08007a1b 	.word	0x08007a1b

08006c94 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b20      	cmp	r3, #32
 8006cac:	d166      	bne.n	8006d7c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <HAL_UART_Receive_DMA+0x26>
 8006cb4:	88fb      	ldrh	r3, [r7, #6]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e05f      	b.n	8006d7e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d101      	bne.n	8006ccc <HAL_UART_Receive_DMA+0x38>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	e058      	b.n	8006d7e <HAL_UART_Receive_DMA+0xea>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	88fa      	ldrh	r2, [r7, #6]
 8006cde:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2222      	movs	r2, #34	; 0x22
 8006cea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cf2:	4a25      	ldr	r2, [pc, #148]	; (8006d88 <HAL_UART_Receive_DMA+0xf4>)
 8006cf4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cfa:	4a24      	ldr	r2, [pc, #144]	; (8006d8c <HAL_UART_Receive_DMA+0xf8>)
 8006cfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d02:	4a23      	ldr	r2, [pc, #140]	; (8006d90 <HAL_UART_Receive_DMA+0xfc>)
 8006d04:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8006d0e:	f107 0308 	add.w	r3, r7, #8
 8006d12:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	4619      	mov	r1, r3
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	88fb      	ldrh	r3, [r7, #6]
 8006d26:	f7fa f8d6 	bl	8000ed6 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	613b      	str	r3, [r7, #16]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	613b      	str	r3, [r7, #16]
 8006d3e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	6812      	ldr	r2, [r2, #0]
 8006d50:	68d2      	ldr	r2, [r2, #12]
 8006d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d56:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	6812      	ldr	r2, [r2, #0]
 8006d60:	6952      	ldr	r2, [r2, #20]
 8006d62:	f042 0201 	orr.w	r2, r2, #1
 8006d66:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	6812      	ldr	r2, [r2, #0]
 8006d70:	6952      	ldr	r2, [r2, #20]
 8006d72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d76:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	e000      	b.n	8006d7e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006d7c:	2302      	movs	r3, #2
  }
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3718      	adds	r7, #24
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	08007997 	.word	0x08007997
 8006d8c:	080079ff 	.word	0x080079ff
 8006d90:	08007a1b 	.word	0x08007a1b

08006d94 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d101      	bne.n	8006dae <HAL_UART_DMAPause+0x1a>
 8006daa:	2302      	movs	r3, #2
 8006dac:	e050      	b.n	8006e50 <HAL_UART_DMAPause+0xbc>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	695b      	ldr	r3, [r3, #20]
 8006dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dc0:	2b80      	cmp	r3, #128	; 0x80
 8006dc2:	bf0c      	ite	eq
 8006dc4:	2301      	moveq	r3, #1
 8006dc6:	2300      	movne	r3, #0
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b21      	cmp	r3, #33	; 0x21
 8006dd6:	d10a      	bne.n	8006dee <HAL_UART_DMAPause+0x5a>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <HAL_UART_DMAPause+0x5a>
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	6812      	ldr	r2, [r2, #0]
 8006de6:	6952      	ldr	r2, [r2, #20]
 8006de8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dec:	615a      	str	r2, [r3, #20]
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df8:	2b40      	cmp	r3, #64	; 0x40
 8006dfa:	bf0c      	ite	eq
 8006dfc:	2301      	moveq	r3, #1
 8006dfe:	2300      	movne	r3, #0
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	2b22      	cmp	r3, #34	; 0x22
 8006e0e:	d11a      	bne.n	8006e46 <HAL_UART_DMAPause+0xb2>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d017      	beq.n	8006e46 <HAL_UART_DMAPause+0xb2>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	6812      	ldr	r2, [r2, #0]
 8006e1e:	68d2      	ldr	r2, [r2, #12]
 8006e20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e24:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6812      	ldr	r2, [r2, #0]
 8006e2e:	6952      	ldr	r2, [r2, #20]
 8006e30:	f022 0201 	bic.w	r2, r2, #1
 8006e34:	615a      	str	r2, [r3, #20]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	6812      	ldr	r2, [r2, #0]
 8006e3e:	6952      	ldr	r2, [r2, #20]
 8006e40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e44:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d101      	bne.n	8006e72 <HAL_UART_DMAResume+0x16>
 8006e6e:	2302      	movs	r3, #2
 8006e70:	e03f      	b.n	8006ef2 <HAL_UART_DMAResume+0x96>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b21      	cmp	r3, #33	; 0x21
 8006e84:	d107      	bne.n	8006e96 <HAL_UART_DMAResume+0x3a>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	6812      	ldr	r2, [r2, #0]
 8006e8e:	6952      	ldr	r2, [r2, #20]
 8006e90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e94:	615a      	str	r2, [r3, #20]
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b22      	cmp	r3, #34	; 0x22
 8006ea0:	d122      	bne.n	8006ee8 <HAL_UART_DMAResume+0x8c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	60fb      	str	r3, [r7, #12]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	60fb      	str	r3, [r7, #12]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	60fb      	str	r3, [r7, #12]
 8006eb6:	68fb      	ldr	r3, [r7, #12]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	6812      	ldr	r2, [r2, #0]
 8006ec0:	68d2      	ldr	r2, [r2, #12]
 8006ec2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ec6:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6812      	ldr	r2, [r2, #0]
 8006ed0:	6952      	ldr	r2, [r2, #20]
 8006ed2:	f042 0201 	orr.w	r2, r2, #1
 8006ed6:	615a      	str	r2, [r3, #20]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	6812      	ldr	r2, [r2, #0]
 8006ee0:	6952      	ldr	r2, [r2, #20]
 8006ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ee6:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3714      	adds	r7, #20
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b084      	sub	sp, #16
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f14:	2b80      	cmp	r3, #128	; 0x80
 8006f16:	bf0c      	ite	eq
 8006f18:	2301      	moveq	r3, #1
 8006f1a:	2300      	movne	r3, #0
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	2b21      	cmp	r3, #33	; 0x21
 8006f2a:	d116      	bne.n	8006f5a <HAL_UART_DMAStop+0x5c>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d013      	beq.n	8006f5a <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	6812      	ldr	r2, [r2, #0]
 8006f3a:	6952      	ldr	r2, [r2, #20]
 8006f3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f40:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d004      	beq.n	8006f54 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fa f821 	bl	8000f96 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fdf4 	bl	8007b42 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	695b      	ldr	r3, [r3, #20]
 8006f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f64:	2b40      	cmp	r3, #64	; 0x40
 8006f66:	bf0c      	ite	eq
 8006f68:	2301      	moveq	r3, #1
 8006f6a:	2300      	movne	r3, #0
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b22      	cmp	r3, #34	; 0x22
 8006f7a:	d116      	bne.n	8006faa <HAL_UART_DMAStop+0xac>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d013      	beq.n	8006faa <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	6812      	ldr	r2, [r2, #0]
 8006f8a:	6952      	ldr	r2, [r2, #20]
 8006f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f90:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d004      	beq.n	8006fa4 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7f9 fff9 	bl	8000f96 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 fde2 	bl	8007b6e <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006faa:	2300      	movs	r3, #0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3710      	adds	r7, #16
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	68d2      	ldr	r2, [r2, #12]
 8006fc6:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 8006fca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	6812      	ldr	r2, [r2, #0]
 8006fd4:	6952      	ldr	r2, [r2, #20]
 8006fd6:	f022 0201 	bic.w	r2, r2, #1
 8006fda:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe6:	2b80      	cmp	r3, #128	; 0x80
 8006fe8:	d124      	bne.n	8007034 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	6812      	ldr	r2, [r2, #0]
 8006ff2:	6952      	ldr	r2, [r2, #20]
 8006ff4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ff8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d018      	beq.n	8007034 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007006:	2200      	movs	r2, #0
 8007008:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700e:	4618      	mov	r0, r3
 8007010:	f7f9 ffc1 	bl	8000f96 <HAL_DMA_Abort>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00c      	beq.n	8007034 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800701e:	4618      	mov	r0, r3
 8007020:	f7fa fb7e 	bl	8001720 <HAL_DMA_GetError>
 8007024:	4603      	mov	r3, r0
 8007026:	2b20      	cmp	r3, #32
 8007028:	d104      	bne.n	8007034 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2210      	movs	r2, #16
 800702e:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8007030:	2303      	movs	r3, #3
 8007032:	e03d      	b.n	80070b0 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800703e:	2b40      	cmp	r3, #64	; 0x40
 8007040:	d124      	bne.n	800708c <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6812      	ldr	r2, [r2, #0]
 800704a:	6952      	ldr	r2, [r2, #20]
 800704c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007050:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	2b00      	cmp	r3, #0
 8007058:	d018      	beq.n	800708c <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800705e:	2200      	movs	r2, #0
 8007060:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007066:	4618      	mov	r0, r3
 8007068:	f7f9 ff95 	bl	8000f96 <HAL_DMA_Abort>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00c      	beq.n	800708c <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007076:	4618      	mov	r0, r3
 8007078:	f7fa fb52 	bl	8001720 <HAL_DMA_GetError>
 800707c:	4603      	mov	r3, r0
 800707e:	2b20      	cmp	r3, #32
 8007080:	d104      	bne.n	800708c <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2210      	movs	r2, #16
 8007086:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e011      	b.n	80070b0 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3708      	adds	r7, #8
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6812      	ldr	r2, [r2, #0]
 80070c8:	68d2      	ldr	r2, [r2, #12]
 80070ca:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80070ce:	60da      	str	r2, [r3, #12]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070da:	2b80      	cmp	r3, #128	; 0x80
 80070dc:	d124      	bne.n	8007128 <HAL_UART_AbortTransmit+0x70>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6812      	ldr	r2, [r2, #0]
 80070e6:	6952      	ldr	r2, [r2, #20]
 80070e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070ec:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d018      	beq.n	8007128 <HAL_UART_AbortTransmit+0x70>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fa:	2200      	movs	r2, #0
 80070fc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007102:	4618      	mov	r0, r3
 8007104:	f7f9 ff47 	bl	8000f96 <HAL_DMA_Abort>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00c      	beq.n	8007128 <HAL_UART_AbortTransmit+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007112:	4618      	mov	r0, r3
 8007114:	f7fa fb04 	bl	8001720 <HAL_DMA_GetError>
 8007118:	4603      	mov	r3, r0
 800711a:	2b20      	cmp	r3, #32
 800711c:	d104      	bne.n	8007128 <HAL_UART_AbortTransmit+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2210      	movs	r2, #16
 8007122:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e007      	b.n	8007138 <HAL_UART_AbortTransmit+0x80>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2220      	movs	r2, #32
 8007132:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3708      	adds	r7, #8
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6812      	ldr	r2, [r2, #0]
 8007150:	68d2      	ldr	r2, [r2, #12]
 8007152:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007156:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	6812      	ldr	r2, [r2, #0]
 8007160:	6952      	ldr	r2, [r2, #20]
 8007162:	f022 0201 	bic.w	r2, r2, #1
 8007166:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007172:	2b40      	cmp	r3, #64	; 0x40
 8007174:	d124      	bne.n	80071c0 <HAL_UART_AbortReceive+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6812      	ldr	r2, [r2, #0]
 800717e:	6952      	ldr	r2, [r2, #20]
 8007180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007184:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800718a:	2b00      	cmp	r3, #0
 800718c:	d018      	beq.n	80071c0 <HAL_UART_AbortReceive+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007192:	2200      	movs	r2, #0
 8007194:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719a:	4618      	mov	r0, r3
 800719c:	f7f9 fefb 	bl	8000f96 <HAL_DMA_Abort>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00c      	beq.n	80071c0 <HAL_UART_AbortReceive+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fa fab8 	bl	8001720 <HAL_DMA_GetError>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b20      	cmp	r3, #32
 80071b4:	d104      	bne.n	80071c0 <HAL_UART_AbortReceive+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2210      	movs	r2, #16
 80071ba:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e007      	b.n	80071d0 <HAL_UART_AbortReceive+0x90>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2220      	movs	r2, #32
 80071ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3708      	adds	r7, #8
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 80071e0:	2301      	movs	r3, #1
 80071e2:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	68d2      	ldr	r2, [r2, #12]
 80071ee:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 80071f2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6812      	ldr	r2, [r2, #0]
 80071fc:	6952      	ldr	r2, [r2, #20]
 80071fe:	f022 0201 	bic.w	r2, r2, #1
 8007202:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00f      	beq.n	800722c <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007216:	2b80      	cmp	r3, #128	; 0x80
 8007218:	d104      	bne.n	8007224 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721e:	4a3e      	ldr	r2, [pc, #248]	; (8007318 <HAL_UART_Abort_IT+0x140>)
 8007220:	651a      	str	r2, [r3, #80]	; 0x50
 8007222:	e003      	b.n	800722c <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007228:	2200      	movs	r2, #0
 800722a:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00f      	beq.n	8007254 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723e:	2b40      	cmp	r3, #64	; 0x40
 8007240:	d104      	bne.n	800724c <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007246:	4a35      	ldr	r2, [pc, #212]	; (800731c <HAL_UART_Abort_IT+0x144>)
 8007248:	651a      	str	r2, [r3, #80]	; 0x50
 800724a:	e003      	b.n	8007254 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007250:	2200      	movs	r2, #0
 8007252:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800725e:	2b80      	cmp	r3, #128	; 0x80
 8007260:	d11a      	bne.n	8007298 <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6812      	ldr	r2, [r2, #0]
 800726a:	6952      	ldr	r2, [r2, #20]
 800726c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007270:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00e      	beq.n	8007298 <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727e:	4618      	mov	r0, r3
 8007280:	f7f9 fef9 	bl	8001076 <HAL_DMA_Abort_IT>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d004      	beq.n	8007294 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728e:	2200      	movs	r2, #0
 8007290:	651a      	str	r2, [r3, #80]	; 0x50
 8007292:	e001      	b.n	8007298 <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 8007294:	2300      	movs	r3, #0
 8007296:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a2:	2b40      	cmp	r3, #64	; 0x40
 80072a4:	d11c      	bne.n	80072e0 <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	6812      	ldr	r2, [r2, #0]
 80072ae:	6952      	ldr	r2, [r2, #20]
 80072b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072b4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d010      	beq.n	80072e0 <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7f9 fed7 	bl	8001076 <HAL_DMA_Abort_IT>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d006      	beq.n	80072dc <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072d2:	2200      	movs	r2, #0
 80072d4:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 80072d6:	2301      	movs	r3, #1
 80072d8:	60fb      	str	r3, [r7, #12]
 80072da:	e001      	b.n	80072e0 <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 80072dc:	2300      	movs	r3, #0
 80072de:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d113      	bne.n	800730e <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2220      	movs	r2, #32
 8007304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f9df 	bl	80076cc <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800730e:	2300      	movs	r3, #0
}
 8007310:	4618      	mov	r0, r3
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	08007bd3 	.word	0x08007bd3
 800731c:	08007c2d 	.word	0x08007c2d

08007320 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	68d2      	ldr	r2, [r2, #12]
 8007332:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007336:	60da      	str	r2, [r3, #12]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007342:	2b80      	cmp	r3, #128	; 0x80
 8007344:	d12a      	bne.n	800739c <HAL_UART_AbortTransmit_IT+0x7c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	6812      	ldr	r2, [r2, #0]
 800734e:	6952      	ldr	r2, [r2, #20]
 8007350:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007354:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735a:	2b00      	cmp	r3, #0
 800735c:	d013      	beq.n	8007386 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007362:	4a16      	ldr	r2, [pc, #88]	; (80073bc <HAL_UART_AbortTransmit_IT+0x9c>)
 8007364:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736a:	4618      	mov	r0, r3
 800736c:	f7f9 fe83 	bl	8001076 <HAL_DMA_Abort_IT>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d01c      	beq.n	80073b0 <HAL_UART_AbortTransmit_IT+0x90>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007380:	4610      	mov	r0, r2
 8007382:	4798      	blx	r3
 8007384:	e014      	b.n	80073b0 <HAL_UART_AbortTransmit_IT+0x90>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2220      	movs	r2, #32
 8007390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 f9a3 	bl	80076e0 <HAL_UART_AbortTransmitCpltCallback>
 800739a:	e009      	b.n	80073b0 <HAL_UART_AbortTransmit_IT+0x90>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f998 	bl	80076e0 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3708      	adds	r7, #8
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	bf00      	nop
 80073bc:	08007c87 	.word	0x08007c87

080073c0 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	6812      	ldr	r2, [r2, #0]
 80073d0:	68d2      	ldr	r2, [r2, #12]
 80073d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80073d6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	6812      	ldr	r2, [r2, #0]
 80073e0:	6952      	ldr	r2, [r2, #20]
 80073e2:	f022 0201 	bic.w	r2, r2, #1
 80073e6:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073f2:	2b40      	cmp	r3, #64	; 0x40
 80073f4:	d12a      	bne.n	800744c <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	6812      	ldr	r2, [r2, #0]
 80073fe:	6952      	ldr	r2, [r2, #20]
 8007400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007404:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800740a:	2b00      	cmp	r3, #0
 800740c:	d013      	beq.n	8007436 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007412:	4a16      	ldr	r2, [pc, #88]	; (800746c <HAL_UART_AbortReceive_IT+0xac>)
 8007414:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800741a:	4618      	mov	r0, r3
 800741c:	f7f9 fe2b 	bl	8001076 <HAL_DMA_Abort_IT>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d01c      	beq.n	8007460 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800742a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007430:	4610      	mov	r0, r2
 8007432:	4798      	blx	r3
 8007434:	e014      	b.n	8007460 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2220      	movs	r2, #32
 8007440:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f955 	bl	80076f4 <HAL_UART_AbortReceiveCpltCallback>
 800744a:	e009      	b.n	8007460 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f94a 	bl	80076f4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
 800746a:	bf00      	nop
 800746c:	08007cb1 	.word	0x08007cb1

08007470 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b088      	sub	sp, #32
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007490:	2300      	movs	r3, #0
 8007492:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	f003 030f 	and.w	r3, r3, #15
 800749e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10d      	bne.n	80074c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	f003 0320 	and.w	r3, r3, #32
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d008      	beq.n	80074c2 <HAL_UART_IRQHandler+0x52>
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	f003 0320 	and.w	r3, r3, #32
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d003      	beq.n	80074c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fc7a 	bl	8007db4 <UART_Receive_IT>
      return;
 80074c0:	e0cc      	b.n	800765c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 80ab 	beq.w	8007620 <HAL_UART_IRQHandler+0x1b0>
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f003 0301 	and.w	r3, r3, #1
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d105      	bne.n	80074e0 <HAL_UART_IRQHandler+0x70>
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 80a0 	beq.w	8007620 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00a      	beq.n	8007500 <HAL_UART_IRQHandler+0x90>
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d005      	beq.n	8007500 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074f8:	f043 0201 	orr.w	r2, r3, #1
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f003 0304 	and.w	r3, r3, #4
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <HAL_UART_IRQHandler+0xb0>
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f003 0301 	and.w	r3, r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	d005      	beq.n	8007520 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007518:	f043 0202 	orr.w	r2, r3, #2
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00a      	beq.n	8007540 <HAL_UART_IRQHandler+0xd0>
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f003 0301 	and.w	r3, r3, #1
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007538:	f043 0204 	orr.w	r2, r3, #4
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	f003 0308 	and.w	r3, r3, #8
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <HAL_UART_IRQHandler+0xf0>
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f003 0301 	and.w	r3, r3, #1
 8007550:	2b00      	cmp	r3, #0
 8007552:	d005      	beq.n	8007560 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007558:	f043 0208 	orr.w	r2, r3, #8
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007564:	2b00      	cmp	r3, #0
 8007566:	d078      	beq.n	800765a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	f003 0320 	and.w	r3, r3, #32
 800756e:	2b00      	cmp	r3, #0
 8007570:	d007      	beq.n	8007582 <HAL_UART_IRQHandler+0x112>
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	f003 0320 	and.w	r3, r3, #32
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fc19 	bl	8007db4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800758c:	2b40      	cmp	r3, #64	; 0x40
 800758e:	bf0c      	ite	eq
 8007590:	2301      	moveq	r3, #1
 8007592:	2300      	movne	r3, #0
 8007594:	b2db      	uxtb	r3, r3
 8007596:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800759c:	f003 0308 	and.w	r3, r3, #8
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d102      	bne.n	80075aa <HAL_UART_IRQHandler+0x13a>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d031      	beq.n	800760e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fadf 	bl	8007b6e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ba:	2b40      	cmp	r3, #64	; 0x40
 80075bc:	d123      	bne.n	8007606 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6812      	ldr	r2, [r2, #0]
 80075c6:	6952      	ldr	r2, [r2, #20]
 80075c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d013      	beq.n	80075fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075da:	4a22      	ldr	r2, [pc, #136]	; (8007664 <HAL_UART_IRQHandler+0x1f4>)
 80075dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7f9 fd47 	bl	8001076 <HAL_DMA_Abort_IT>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d016      	beq.n	800761c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80075f8:	4610      	mov	r0, r2
 80075fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fc:	e00e      	b.n	800761c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f85a 	bl	80076b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007604:	e00a      	b.n	800761c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 f856 	bl	80076b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800760c:	e006      	b.n	800761c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f852 	bl	80076b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800761a:	e01e      	b.n	800765a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800761c:	bf00      	nop
    return;
 800761e:	e01c      	b.n	800765a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007626:	2b00      	cmp	r3, #0
 8007628:	d008      	beq.n	800763c <HAL_UART_IRQHandler+0x1cc>
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fb50 	bl	8007cda <UART_Transmit_IT>
    return;
 800763a:	e00f      	b.n	800765c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <HAL_UART_IRQHandler+0x1ec>
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800764c:	2b00      	cmp	r3, #0
 800764e:	d005      	beq.n	800765c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fb97 	bl	8007d84 <UART_EndTransmit_IT>
    return;
 8007656:	bf00      	nop
 8007658:	e000      	b.n	800765c <HAL_UART_IRQHandler+0x1ec>
    return;
 800765a:	bf00      	nop
  }
}
 800765c:	3720      	adds	r7, #32
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	08007bab 	.word	0x08007bab

08007668 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr

080076a4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076c0:	bf00      	nop
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_LIN_SendBreak>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007716:	2b01      	cmp	r3, #1
 8007718:	d101      	bne.n	800771e <HAL_LIN_SendBreak+0x16>
 800771a:	2302      	movs	r3, #2
 800771c:	e018      	b.n	8007750 <HAL_LIN_SendBreak+0x48>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2224      	movs	r2, #36	; 0x24
 800772a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	6812      	ldr	r2, [r2, #0]
 8007736:	68d2      	ldr	r2, [r2, #12]
 8007738:	f042 0201 	orr.w	r2, r2, #1
 800773c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2220      	movs	r2, #32
 8007742:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800776a:	2b01      	cmp	r3, #1
 800776c:	d101      	bne.n	8007772 <HAL_MultiProcessor_EnterMuteMode+0x16>
 800776e:	2302      	movs	r3, #2
 8007770:	e018      	b.n	80077a4 <HAL_MultiProcessor_EnterMuteMode+0x48>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2224      	movs	r2, #36	; 0x24
 800777e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6812      	ldr	r2, [r2, #0]
 800778a:	68d2      	ldr	r2, [r2, #12]
 800778c:	f042 0202 	orr.w	r2, r2, #2
 8007790:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2220      	movs	r2, #32
 8007796:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d101      	bne.n	80077c6 <HAL_MultiProcessor_ExitMuteMode+0x16>
 80077c2:	2302      	movs	r3, #2
 80077c4:	e018      	b.n	80077f8 <HAL_MultiProcessor_ExitMuteMode+0x48>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2224      	movs	r2, #36	; 0x24
 80077d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	6812      	ldr	r2, [r2, #0]
 80077de:	68d2      	ldr	r2, [r2, #12]
 80077e0:	f022 0202 	bic.w	r2, r2, #2
 80077e4:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2220      	movs	r2, #32
 80077ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800780c:	2300      	movs	r3, #0
 800780e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007816:	2b01      	cmp	r3, #1
 8007818:	d101      	bne.n	800781e <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800781a:	2302      	movs	r3, #2
 800781c:	e020      	b.n	8007860 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2224      	movs	r2, #36	; 0x24
 800782a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f023 030c 	bic.w	r3, r3, #12
 800783c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f043 0308 	orr.w	r3, r3, #8
 8007844:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2220      	movs	r2, #32
 8007852:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007874:	2300      	movs	r3, #0
 8007876:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800787e:	2b01      	cmp	r3, #1
 8007880:	d101      	bne.n	8007886 <HAL_HalfDuplex_EnableReceiver+0x1a>
 8007882:	2302      	movs	r3, #2
 8007884:	e020      	b.n	80078c8 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2224      	movs	r2, #36	; 0x24
 8007892:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f023 030c 	bic.w	r3, r3, #12
 80078a4:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f043 0304 	orr.w	r3, r3, #4
 80078ac:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2220      	movs	r2, #32
 80078ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3714      	adds	r7, #20
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80078dc:	2300      	movs	r3, #0
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	2300      	movs	r3, #0
 80078e2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	4313      	orrs	r3, r2
 8007902:	b2db      	uxtb	r3, r3
}
 8007904:	4618      	mov	r0, r3
 8007906:	3714      	adds	r7, #20
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800791c:	4618      	mov	r0, r3
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007934:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007940:	2b00      	cmp	r3, #0
 8007942:	d113      	bne.n	800796c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	6952      	ldr	r2, [r2, #20]
 8007954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007958:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	6812      	ldr	r2, [r2, #0]
 8007962:	68d2      	ldr	r2, [r2, #12]
 8007964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007968:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800796a:	e002      	b.n	8007972 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	f7ff fe7b 	bl	8007668 <HAL_UART_TxCpltCallback>
}
 8007972:	bf00      	nop
 8007974:	3710      	adds	r7, #16
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b084      	sub	sp, #16
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007986:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f7ff fe77 	bl	800767c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d11e      	bne.n	80079f0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2200      	movs	r2, #0
 80079b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	6812      	ldr	r2, [r2, #0]
 80079c0:	68d2      	ldr	r2, [r2, #12]
 80079c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80079c6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	6812      	ldr	r2, [r2, #0]
 80079d0:	6952      	ldr	r2, [r2, #20]
 80079d2:	f022 0201 	bic.w	r2, r2, #1
 80079d6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	6812      	ldr	r2, [r2, #0]
 80079e0:	6952      	ldr	r2, [r2, #20]
 80079e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079e6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2220      	movs	r2, #32
 80079ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f003 fb01 	bl	800aff8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b084      	sub	sp, #16
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a0a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f7ff fe49 	bl	80076a4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a12:	bf00      	nop
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b084      	sub	sp, #16
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007a22:	2300      	movs	r3, #0
 8007a24:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a36:	2b80      	cmp	r3, #128	; 0x80
 8007a38:	bf0c      	ite	eq
 8007a3a:	2301      	moveq	r3, #1
 8007a3c:	2300      	movne	r3, #0
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b21      	cmp	r3, #33	; 0x21
 8007a4c:	d108      	bne.n	8007a60 <UART_DMAError+0x46>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d005      	beq.n	8007a60 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2200      	movs	r2, #0
 8007a58:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007a5a:	68b8      	ldr	r0, [r7, #8]
 8007a5c:	f000 f871 	bl	8007b42 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6a:	2b40      	cmp	r3, #64	; 0x40
 8007a6c:	bf0c      	ite	eq
 8007a6e:	2301      	moveq	r3, #1
 8007a70:	2300      	movne	r3, #0
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b22      	cmp	r3, #34	; 0x22
 8007a80:	d108      	bne.n	8007a94 <UART_DMAError+0x7a>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007a8e:	68b8      	ldr	r0, [r7, #8]
 8007a90:	f000 f86d 	bl	8007b6e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a98:	f043 0210 	orr.w	r2, r3, #16
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007aa0:	68b8      	ldr	r0, [r7, #8]
 8007aa2:	f7ff fe09 	bl	80076b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aa6:	bf00      	nop
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b084      	sub	sp, #16
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	60f8      	str	r0, [r7, #12]
 8007ab6:	60b9      	str	r1, [r7, #8]
 8007ab8:	603b      	str	r3, [r7, #0]
 8007aba:	4613      	mov	r3, r2
 8007abc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007abe:	e02c      	b.n	8007b1a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac6:	d028      	beq.n	8007b1a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d007      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0x30>
 8007ace:	f7f8 fc2f 	bl	8000330 <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	1ad2      	subs	r2, r2, r3
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d91d      	bls.n	8007b1a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	6812      	ldr	r2, [r2, #0]
 8007ae6:	68d2      	ldr	r2, [r2, #12]
 8007ae8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007aec:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	6952      	ldr	r2, [r2, #20]
 8007af8:	f022 0201 	bic.w	r2, r2, #1
 8007afc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e00f      	b.n	8007b3a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	401a      	ands	r2, r3
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	bf0c      	ite	eq
 8007b2a:	2301      	moveq	r3, #1
 8007b2c:	2300      	movne	r3, #0
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	461a      	mov	r2, r3
 8007b32:	79fb      	ldrb	r3, [r7, #7]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d0c3      	beq.n	8007ac0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b083      	sub	sp, #12
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	6812      	ldr	r2, [r2, #0]
 8007b52:	68d2      	ldr	r2, [r2, #12]
 8007b54:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b58:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2220      	movs	r2, #32
 8007b5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007b62:	bf00      	nop
 8007b64:	370c      	adds	r7, #12
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b083      	sub	sp, #12
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	6812      	ldr	r2, [r2, #0]
 8007b7e:	68d2      	ldr	r2, [r2, #12]
 8007b80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b84:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	6812      	ldr	r2, [r2, #0]
 8007b8e:	6952      	ldr	r2, [r2, #20]
 8007b90:	f022 0201 	bic.w	r2, r2, #1
 8007b94:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2220      	movs	r2, #32
 8007b9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007b9e:	bf00      	nop
 8007ba0:	370c      	adds	r7, #12
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr

08007baa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b084      	sub	sp, #16
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f7ff fd77 	bl	80076b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}

08007bd2 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b084      	sub	sp, #16
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be4:	2200      	movs	r2, #0
 8007be6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d004      	beq.n	8007bfa <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d114      	bne.n	8007c24 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2220      	movs	r2, #32
 8007c18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f7ff fd55 	bl	80076cc <HAL_UART_AbortCpltCallback>
 8007c22:	e000      	b.n	8007c26 <UART_DMATxAbortCallback+0x54>
      return;
 8007c24:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c38:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c3e:	2200      	movs	r2, #0
 8007c40:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d004      	beq.n	8007c54 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d114      	bne.n	8007c7e <UART_DMARxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f7ff fd28 	bl	80076cc <HAL_UART_AbortCpltCallback>
 8007c7c:	e000      	b.n	8007c80 <UART_DMARxAbortCallback+0x54>
      return;
 8007c7e:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b084      	sub	sp, #16
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c92:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f7ff fd1c 	bl	80076e0 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ca8:	bf00      	nop
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbc:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	f7ff fd11 	bl	80076f4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cd2:	bf00      	nop
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b085      	sub	sp, #20
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b21      	cmp	r3, #33	; 0x21
 8007cec:	d143      	bne.n	8007d76 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cf6:	d119      	bne.n	8007d2c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a1b      	ldr	r3, [r3, #32]
 8007cfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	8812      	ldrh	r2, [r2, #0]
 8007d06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d0a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d105      	bne.n	8007d20 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	1c9a      	adds	r2, r3, #2
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	621a      	str	r2, [r3, #32]
 8007d1e:	e00e      	b.n	8007d3e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a1b      	ldr	r3, [r3, #32]
 8007d24:	1c5a      	adds	r2, r3, #1
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	621a      	str	r2, [r3, #32]
 8007d2a:	e008      	b.n	8007d3e <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6a1b      	ldr	r3, [r3, #32]
 8007d34:	1c58      	adds	r0, r3, #1
 8007d36:	6879      	ldr	r1, [r7, #4]
 8007d38:	6208      	str	r0, [r1, #32]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	3b01      	subs	r3, #1
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10f      	bne.n	8007d72 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	6812      	ldr	r2, [r2, #0]
 8007d5a:	68d2      	ldr	r2, [r2, #12]
 8007d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	6812      	ldr	r2, [r2, #0]
 8007d6a:	68d2      	ldr	r2, [r2, #12]
 8007d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e000      	b.n	8007d78 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
  }
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3714      	adds	r7, #20
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	6812      	ldr	r2, [r2, #0]
 8007d94:	68d2      	ldr	r2, [r2, #12]
 8007d96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f7ff fc5f 	bl	8007668 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3708      	adds	r7, #8
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b22      	cmp	r3, #34	; 0x22
 8007dc6:	d171      	bne.n	8007eac <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd0:	d123      	bne.n	8007e1a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10e      	bne.n	8007dfe <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007df6:	1c9a      	adds	r2, r3, #2
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	629a      	str	r2, [r3, #40]	; 0x28
 8007dfc:	e029      	b.n	8007e52 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e12:	1c5a      	adds	r2, r3, #1
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	629a      	str	r2, [r3, #40]	; 0x28
 8007e18:	e01b      	b.n	8007e52 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10a      	bne.n	8007e38 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e26:	1c59      	adds	r1, r3, #1
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	6291      	str	r1, [r2, #40]	; 0x28
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6812      	ldr	r2, [r2, #0]
 8007e30:	6852      	ldr	r2, [r2, #4]
 8007e32:	b2d2      	uxtb	r2, r2
 8007e34:	701a      	strb	r2, [r3, #0]
 8007e36:	e00c      	b.n	8007e52 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e3c:	1c59      	adds	r1, r3, #1
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	6291      	str	r1, [r2, #40]	; 0x28
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	6812      	ldr	r2, [r2, #0]
 8007e46:	6852      	ldr	r2, [r2, #4]
 8007e48:	b2d2      	uxtb	r2, r2
 8007e4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e4e:	b2d2      	uxtb	r2, r2
 8007e50:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	4619      	mov	r1, r3
 8007e60:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d120      	bne.n	8007ea8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6812      	ldr	r2, [r2, #0]
 8007e6e:	68d2      	ldr	r2, [r2, #12]
 8007e70:	f022 0220 	bic.w	r2, r2, #32
 8007e74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	6812      	ldr	r2, [r2, #0]
 8007e7e:	68d2      	ldr	r2, [r2, #12]
 8007e80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	6812      	ldr	r2, [r2, #0]
 8007e8e:	6952      	ldr	r2, [r2, #20]
 8007e90:	f022 0201 	bic.w	r2, r2, #1
 8007e94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f003 f8aa 	bl	800aff8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	e002      	b.n	8007eae <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e000      	b.n	8007eae <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007eac:	2302      	movs	r3, #2
  }
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007eb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb8:	b085      	sub	sp, #20
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6812      	ldr	r2, [r2, #0]
 8007ec6:	6912      	ldr	r2, [r2, #16]
 8007ec8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	68d2      	ldr	r2, [r2, #12]
 8007ed0:	430a      	orrs	r2, r1
 8007ed2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	689a      	ldr	r2, [r3, #8]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	431a      	orrs	r2, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	69db      	ldr	r3, [r3, #28]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007efa:	f023 030c 	bic.w	r3, r3, #12
 8007efe:	68f9      	ldr	r1, [r7, #12]
 8007f00:	430b      	orrs	r3, r1
 8007f02:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	6812      	ldr	r2, [r2, #0]
 8007f0c:	6952      	ldr	r2, [r2, #20]
 8007f0e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	6992      	ldr	r2, [r2, #24]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	69db      	ldr	r3, [r3, #28]
 8007f1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f22:	f040 80e4 	bne.w	80080ee <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4aac      	ldr	r2, [pc, #688]	; (80081dc <UART_SetConfig+0x326>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d004      	beq.n	8007f3a <UART_SetConfig+0x84>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4aaa      	ldr	r2, [pc, #680]	; (80081e0 <UART_SetConfig+0x32a>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d16c      	bne.n	8008014 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681c      	ldr	r4, [r3, #0]
 8007f3e:	f7fb ffdd 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8007f42:	4602      	mov	r2, r0
 8007f44:	4613      	mov	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	009a      	lsls	r2, r3, #2
 8007f4c:	441a      	add	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f58:	4aa2      	ldr	r2, [pc, #648]	; (80081e4 <UART_SetConfig+0x32e>)
 8007f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f5e:	095b      	lsrs	r3, r3, #5
 8007f60:	011d      	lsls	r5, r3, #4
 8007f62:	f7fb ffcb 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8007f66:	4602      	mov	r2, r0
 8007f68:	4613      	mov	r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	009a      	lsls	r2, r3, #2
 8007f70:	441a      	add	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	005b      	lsls	r3, r3, #1
 8007f78:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f7c:	f7fb ffbe 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8007f80:	4602      	mov	r2, r0
 8007f82:	4613      	mov	r3, r2
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	4413      	add	r3, r2
 8007f88:	009a      	lsls	r2, r3, #2
 8007f8a:	441a      	add	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f96:	4a93      	ldr	r2, [pc, #588]	; (80081e4 <UART_SetConfig+0x32e>)
 8007f98:	fba2 2303 	umull	r2, r3, r2, r3
 8007f9c:	095b      	lsrs	r3, r3, #5
 8007f9e:	2264      	movs	r2, #100	; 0x64
 8007fa0:	fb02 f303 	mul.w	r3, r2, r3
 8007fa4:	1af3      	subs	r3, r6, r3
 8007fa6:	00db      	lsls	r3, r3, #3
 8007fa8:	3332      	adds	r3, #50	; 0x32
 8007faa:	4a8e      	ldr	r2, [pc, #568]	; (80081e4 <UART_SetConfig+0x32e>)
 8007fac:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb0:	095b      	lsrs	r3, r3, #5
 8007fb2:	005b      	lsls	r3, r3, #1
 8007fb4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007fb8:	441d      	add	r5, r3
 8007fba:	f7fb ff9f 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4413      	add	r3, r2
 8007fc6:	009a      	lsls	r2, r3, #2
 8007fc8:	441a      	add	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fd4:	f7fb ff92 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009a      	lsls	r2, r3, #2
 8007fe2:	441a      	add	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fee:	4a7d      	ldr	r2, [pc, #500]	; (80081e4 <UART_SetConfig+0x32e>)
 8007ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff4:	095b      	lsrs	r3, r3, #5
 8007ff6:	2264      	movs	r2, #100	; 0x64
 8007ff8:	fb02 f303 	mul.w	r3, r2, r3
 8007ffc:	1af3      	subs	r3, r6, r3
 8007ffe:	00db      	lsls	r3, r3, #3
 8008000:	3332      	adds	r3, #50	; 0x32
 8008002:	4a78      	ldr	r2, [pc, #480]	; (80081e4 <UART_SetConfig+0x32e>)
 8008004:	fba2 2303 	umull	r2, r3, r2, r3
 8008008:	095b      	lsrs	r3, r3, #5
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	442b      	add	r3, r5
 8008010:	60a3      	str	r3, [r4, #8]
 8008012:	e155      	b.n	80082c0 <UART_SetConfig+0x40a>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681c      	ldr	r4, [r3, #0]
 8008018:	f7fb ff5c 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 800801c:	4602      	mov	r2, r0
 800801e:	4613      	mov	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4413      	add	r3, r2
 8008024:	009a      	lsls	r2, r3, #2
 8008026:	441a      	add	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008032:	4a6c      	ldr	r2, [pc, #432]	; (80081e4 <UART_SetConfig+0x32e>)
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	011d      	lsls	r5, r3, #4
 800803c:	f7fb ff4a 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8008040:	4602      	mov	r2, r0
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	009a      	lsls	r2, r3, #2
 800804a:	441a      	add	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	005b      	lsls	r3, r3, #1
 8008052:	fbb2 f6f3 	udiv	r6, r2, r3
 8008056:	f7fb ff3d 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 800805a:	4602      	mov	r2, r0
 800805c:	4613      	mov	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4413      	add	r3, r2
 8008062:	009a      	lsls	r2, r3, #2
 8008064:	441a      	add	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	005b      	lsls	r3, r3, #1
 800806c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008070:	4a5c      	ldr	r2, [pc, #368]	; (80081e4 <UART_SetConfig+0x32e>)
 8008072:	fba2 2303 	umull	r2, r3, r2, r3
 8008076:	095b      	lsrs	r3, r3, #5
 8008078:	2264      	movs	r2, #100	; 0x64
 800807a:	fb02 f303 	mul.w	r3, r2, r3
 800807e:	1af3      	subs	r3, r6, r3
 8008080:	00db      	lsls	r3, r3, #3
 8008082:	3332      	adds	r3, #50	; 0x32
 8008084:	4a57      	ldr	r2, [pc, #348]	; (80081e4 <UART_SetConfig+0x32e>)
 8008086:	fba2 2303 	umull	r2, r3, r2, r3
 800808a:	095b      	lsrs	r3, r3, #5
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008092:	441d      	add	r5, r3
 8008094:	f7fb ff1e 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8008098:	4602      	mov	r2, r0
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	009a      	lsls	r2, r3, #2
 80080a2:	441a      	add	r2, r3
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	005b      	lsls	r3, r3, #1
 80080aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80080ae:	f7fb ff11 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 80080b2:	4602      	mov	r2, r0
 80080b4:	4613      	mov	r3, r2
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4413      	add	r3, r2
 80080ba:	009a      	lsls	r2, r3, #2
 80080bc:	441a      	add	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	005b      	lsls	r3, r3, #1
 80080c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c8:	4a46      	ldr	r2, [pc, #280]	; (80081e4 <UART_SetConfig+0x32e>)
 80080ca:	fba2 2303 	umull	r2, r3, r2, r3
 80080ce:	095b      	lsrs	r3, r3, #5
 80080d0:	2264      	movs	r2, #100	; 0x64
 80080d2:	fb02 f303 	mul.w	r3, r2, r3
 80080d6:	1af3      	subs	r3, r6, r3
 80080d8:	00db      	lsls	r3, r3, #3
 80080da:	3332      	adds	r3, #50	; 0x32
 80080dc:	4a41      	ldr	r2, [pc, #260]	; (80081e4 <UART_SetConfig+0x32e>)
 80080de:	fba2 2303 	umull	r2, r3, r2, r3
 80080e2:	095b      	lsrs	r3, r3, #5
 80080e4:	f003 0307 	and.w	r3, r3, #7
 80080e8:	442b      	add	r3, r5
 80080ea:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80080ec:	e0e8      	b.n	80082c0 <UART_SetConfig+0x40a>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a3a      	ldr	r2, [pc, #232]	; (80081dc <UART_SetConfig+0x326>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d004      	beq.n	8008102 <UART_SetConfig+0x24c>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a38      	ldr	r2, [pc, #224]	; (80081e0 <UART_SetConfig+0x32a>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d172      	bne.n	80081e8 <UART_SetConfig+0x332>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681c      	ldr	r4, [r3, #0]
 8008106:	f7fb fef9 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 800810a:	4602      	mov	r2, r0
 800810c:	4613      	mov	r3, r2
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4413      	add	r3, r2
 8008112:	009a      	lsls	r2, r3, #2
 8008114:	441a      	add	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008120:	4a30      	ldr	r2, [pc, #192]	; (80081e4 <UART_SetConfig+0x32e>)
 8008122:	fba2 2303 	umull	r2, r3, r2, r3
 8008126:	095b      	lsrs	r3, r3, #5
 8008128:	011d      	lsls	r5, r3, #4
 800812a:	f7fb fee7 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 800812e:	4602      	mov	r2, r0
 8008130:	4613      	mov	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	009a      	lsls	r2, r3, #2
 8008138:	441a      	add	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	fbb2 f6f3 	udiv	r6, r2, r3
 8008144:	f7fb feda 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8008148:	4602      	mov	r2, r0
 800814a:	4613      	mov	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4413      	add	r3, r2
 8008150:	009a      	lsls	r2, r3, #2
 8008152:	441a      	add	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	fbb2 f3f3 	udiv	r3, r2, r3
 800815e:	4a21      	ldr	r2, [pc, #132]	; (80081e4 <UART_SetConfig+0x32e>)
 8008160:	fba2 2303 	umull	r2, r3, r2, r3
 8008164:	095b      	lsrs	r3, r3, #5
 8008166:	2264      	movs	r2, #100	; 0x64
 8008168:	fb02 f303 	mul.w	r3, r2, r3
 800816c:	1af3      	subs	r3, r6, r3
 800816e:	011b      	lsls	r3, r3, #4
 8008170:	3332      	adds	r3, #50	; 0x32
 8008172:	4a1c      	ldr	r2, [pc, #112]	; (80081e4 <UART_SetConfig+0x32e>)
 8008174:	fba2 2303 	umull	r2, r3, r2, r3
 8008178:	095b      	lsrs	r3, r3, #5
 800817a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800817e:	441d      	add	r5, r3
 8008180:	f7fb febc 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8008184:	4602      	mov	r2, r0
 8008186:	4613      	mov	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	009a      	lsls	r2, r3, #2
 800818e:	441a      	add	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	fbb2 f6f3 	udiv	r6, r2, r3
 800819a:	f7fb feaf 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 800819e:	4602      	mov	r2, r0
 80081a0:	4613      	mov	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	009a      	lsls	r2, r3, #2
 80081a8:	441a      	add	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081b4:	4a0b      	ldr	r2, [pc, #44]	; (80081e4 <UART_SetConfig+0x32e>)
 80081b6:	fba2 2303 	umull	r2, r3, r2, r3
 80081ba:	095b      	lsrs	r3, r3, #5
 80081bc:	2264      	movs	r2, #100	; 0x64
 80081be:	fb02 f303 	mul.w	r3, r2, r3
 80081c2:	1af3      	subs	r3, r6, r3
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	3332      	adds	r3, #50	; 0x32
 80081c8:	4a06      	ldr	r2, [pc, #24]	; (80081e4 <UART_SetConfig+0x32e>)
 80081ca:	fba2 2303 	umull	r2, r3, r2, r3
 80081ce:	095b      	lsrs	r3, r3, #5
 80081d0:	f003 030f 	and.w	r3, r3, #15
 80081d4:	442b      	add	r3, r5
 80081d6:	60a3      	str	r3, [r4, #8]
 80081d8:	e072      	b.n	80082c0 <UART_SetConfig+0x40a>
 80081da:	bf00      	nop
 80081dc:	40011000 	.word	0x40011000
 80081e0:	40011400 	.word	0x40011400
 80081e4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681c      	ldr	r4, [r3, #0]
 80081ec:	f7fb fe72 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 80081f0:	4602      	mov	r2, r0
 80081f2:	4613      	mov	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	009a      	lsls	r2, r3, #2
 80081fa:	441a      	add	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	fbb2 f3f3 	udiv	r3, r2, r3
 8008206:	4a30      	ldr	r2, [pc, #192]	; (80082c8 <UART_SetConfig+0x412>)
 8008208:	fba2 2303 	umull	r2, r3, r2, r3
 800820c:	095b      	lsrs	r3, r3, #5
 800820e:	011d      	lsls	r5, r3, #4
 8008210:	f7fb fe60 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8008214:	4602      	mov	r2, r0
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009a      	lsls	r2, r3, #2
 800821e:	441a      	add	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	fbb2 f6f3 	udiv	r6, r2, r3
 800822a:	f7fb fe53 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 800822e:	4602      	mov	r2, r0
 8008230:	4613      	mov	r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	4413      	add	r3, r2
 8008236:	009a      	lsls	r2, r3, #2
 8008238:	441a      	add	r2, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	009b      	lsls	r3, r3, #2
 8008240:	fbb2 f3f3 	udiv	r3, r2, r3
 8008244:	4a20      	ldr	r2, [pc, #128]	; (80082c8 <UART_SetConfig+0x412>)
 8008246:	fba2 2303 	umull	r2, r3, r2, r3
 800824a:	095b      	lsrs	r3, r3, #5
 800824c:	2264      	movs	r2, #100	; 0x64
 800824e:	fb02 f303 	mul.w	r3, r2, r3
 8008252:	1af3      	subs	r3, r6, r3
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	3332      	adds	r3, #50	; 0x32
 8008258:	4a1b      	ldr	r2, [pc, #108]	; (80082c8 <UART_SetConfig+0x412>)
 800825a:	fba2 2303 	umull	r2, r3, r2, r3
 800825e:	095b      	lsrs	r3, r3, #5
 8008260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008264:	441d      	add	r5, r3
 8008266:	f7fb fe35 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 800826a:	4602      	mov	r2, r0
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009a      	lsls	r2, r3, #2
 8008274:	441a      	add	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008280:	f7fb fe28 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8008284:	4602      	mov	r2, r0
 8008286:	4613      	mov	r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	009a      	lsls	r2, r3, #2
 800828e:	441a      	add	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	fbb2 f3f3 	udiv	r3, r2, r3
 800829a:	4a0b      	ldr	r2, [pc, #44]	; (80082c8 <UART_SetConfig+0x412>)
 800829c:	fba2 2303 	umull	r2, r3, r2, r3
 80082a0:	095b      	lsrs	r3, r3, #5
 80082a2:	2264      	movs	r2, #100	; 0x64
 80082a4:	fb02 f303 	mul.w	r3, r2, r3
 80082a8:	1af3      	subs	r3, r6, r3
 80082aa:	011b      	lsls	r3, r3, #4
 80082ac:	3332      	adds	r3, #50	; 0x32
 80082ae:	4a06      	ldr	r2, [pc, #24]	; (80082c8 <UART_SetConfig+0x412>)
 80082b0:	fba2 2303 	umull	r2, r3, r2, r3
 80082b4:	095b      	lsrs	r3, r3, #5
 80082b6:	f003 030f 	and.w	r3, r3, #15
 80082ba:	442b      	add	r3, r5
 80082bc:	60a3      	str	r3, [r4, #8]
}
 80082be:	e7ff      	b.n	80082c0 <UART_SetConfig+0x40a>
 80082c0:	bf00      	nop
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c8:	51eb851f 	.word	0x51eb851f

080082cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082cc:	b084      	sub	sp, #16
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b084      	sub	sp, #16
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	f107 001c 	add.w	r0, r7, #28
 80082da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80082de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d122      	bne.n	800832a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80082f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800830c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800830e:	2b01      	cmp	r3, #1
 8008310:	d105      	bne.n	800831e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f001 fbbc 	bl	8009a9c <USB_CoreReset>
 8008324:	4603      	mov	r3, r0
 8008326:	73fb      	strb	r3, [r7, #15]
 8008328:	e01a      	b.n	8008360 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f001 fbb0 	bl	8009a9c <USB_CoreReset>
 800833c:	4603      	mov	r3, r0
 800833e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008340:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008342:	2b00      	cmp	r3, #0
 8008344:	d106      	bne.n	8008354 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	639a      	str	r2, [r3, #56]	; 0x38
 8008352:	e005      	b.n	8008360 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008358:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008362:	2b01      	cmp	r3, #1
 8008364:	d10b      	bne.n	800837e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f043 0206 	orr.w	r2, r3, #6
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f043 0220 	orr.w	r2, r3, #32
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800837e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800838a:	b004      	add	sp, #16
 800838c:	4770      	bx	lr

0800838e <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800838e:	b480      	push	{r7}
 8008390:	b087      	sub	sp, #28
 8008392:	af00      	add	r7, sp, #0
 8008394:	60f8      	str	r0, [r7, #12]
 8008396:	60b9      	str	r1, [r7, #8]
 8008398:	4613      	mov	r3, r2
 800839a:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USB_OTG_SPEED_FULL)
 800839c:	79fb      	ldrb	r3, [r7, #7]
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d165      	bne.n	800846e <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	4a41      	ldr	r2, [pc, #260]	; (80084ac <USB_SetTurnaroundTime+0x11e>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d906      	bls.n	80083b8 <USB_SetTurnaroundTime+0x2a>
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	4a40      	ldr	r2, [pc, #256]	; (80084b0 <USB_SetTurnaroundTime+0x122>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d802      	bhi.n	80083b8 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80083b2:	230f      	movs	r3, #15
 80083b4:	617b      	str	r3, [r7, #20]
 80083b6:	e062      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	4a3d      	ldr	r2, [pc, #244]	; (80084b0 <USB_SetTurnaroundTime+0x122>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d906      	bls.n	80083ce <USB_SetTurnaroundTime+0x40>
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	4a3c      	ldr	r2, [pc, #240]	; (80084b4 <USB_SetTurnaroundTime+0x126>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d802      	bhi.n	80083ce <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80083c8:	230e      	movs	r3, #14
 80083ca:	617b      	str	r3, [r7, #20]
 80083cc:	e057      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	4a38      	ldr	r2, [pc, #224]	; (80084b4 <USB_SetTurnaroundTime+0x126>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d906      	bls.n	80083e4 <USB_SetTurnaroundTime+0x56>
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	4a37      	ldr	r2, [pc, #220]	; (80084b8 <USB_SetTurnaroundTime+0x12a>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d802      	bhi.n	80083e4 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80083de:	230d      	movs	r3, #13
 80083e0:	617b      	str	r3, [r7, #20]
 80083e2:	e04c      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	4a34      	ldr	r2, [pc, #208]	; (80084b8 <USB_SetTurnaroundTime+0x12a>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d906      	bls.n	80083fa <USB_SetTurnaroundTime+0x6c>
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	4a33      	ldr	r2, [pc, #204]	; (80084bc <USB_SetTurnaroundTime+0x12e>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d802      	bhi.n	80083fa <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80083f4:	230c      	movs	r3, #12
 80083f6:	617b      	str	r3, [r7, #20]
 80083f8:	e041      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	4a2f      	ldr	r2, [pc, #188]	; (80084bc <USB_SetTurnaroundTime+0x12e>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d906      	bls.n	8008410 <USB_SetTurnaroundTime+0x82>
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	4a2e      	ldr	r2, [pc, #184]	; (80084c0 <USB_SetTurnaroundTime+0x132>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d802      	bhi.n	8008410 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800840a:	230b      	movs	r3, #11
 800840c:	617b      	str	r3, [r7, #20]
 800840e:	e036      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	4a2b      	ldr	r2, [pc, #172]	; (80084c0 <USB_SetTurnaroundTime+0x132>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d906      	bls.n	8008426 <USB_SetTurnaroundTime+0x98>
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	4a2a      	ldr	r2, [pc, #168]	; (80084c4 <USB_SetTurnaroundTime+0x136>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d802      	bhi.n	8008426 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008420:	230a      	movs	r3, #10
 8008422:	617b      	str	r3, [r7, #20]
 8008424:	e02b      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	4a26      	ldr	r2, [pc, #152]	; (80084c4 <USB_SetTurnaroundTime+0x136>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d906      	bls.n	800843c <USB_SetTurnaroundTime+0xae>
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	4a25      	ldr	r2, [pc, #148]	; (80084c8 <USB_SetTurnaroundTime+0x13a>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d802      	bhi.n	800843c <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008436:	2309      	movs	r3, #9
 8008438:	617b      	str	r3, [r7, #20]
 800843a:	e020      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	4a22      	ldr	r2, [pc, #136]	; (80084c8 <USB_SetTurnaroundTime+0x13a>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d906      	bls.n	8008452 <USB_SetTurnaroundTime+0xc4>
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	4a21      	ldr	r2, [pc, #132]	; (80084cc <USB_SetTurnaroundTime+0x13e>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d802      	bhi.n	8008452 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800844c:	2308      	movs	r3, #8
 800844e:	617b      	str	r3, [r7, #20]
 8008450:	e015      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	4a1d      	ldr	r2, [pc, #116]	; (80084cc <USB_SetTurnaroundTime+0x13e>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d906      	bls.n	8008468 <USB_SetTurnaroundTime+0xda>
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	4a1c      	ldr	r2, [pc, #112]	; (80084d0 <USB_SetTurnaroundTime+0x142>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d802      	bhi.n	8008468 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008462:	2307      	movs	r3, #7
 8008464:	617b      	str	r3, [r7, #20]
 8008466:	e00a      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008468:	2306      	movs	r3, #6
 800846a:	617b      	str	r3, [r7, #20]
 800846c:	e007      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USB_OTG_SPEED_HIGH)
 800846e:	79fb      	ldrb	r3, [r7, #7]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d102      	bne.n	800847a <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008474:	2309      	movs	r3, #9
 8008476:	617b      	str	r3, [r7, #20]
 8008478:	e001      	b.n	800847e <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800847a:	2309      	movs	r3, #9
 800847c:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	68da      	ldr	r2, [r3, #12]
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	029b      	lsls	r3, r3, #10
 8008492:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008496:	431a      	orrs	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	371c      	adds	r7, #28
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	00d8acbf 	.word	0x00d8acbf
 80084b0:	00e4e1bf 	.word	0x00e4e1bf
 80084b4:	00f423ff 	.word	0x00f423ff
 80084b8:	0106737f 	.word	0x0106737f
 80084bc:	011a499f 	.word	0x011a499f
 80084c0:	01312cff 	.word	0x01312cff
 80084c4:	014ca43f 	.word	0x014ca43f
 80084c8:	016e35ff 	.word	0x016e35ff
 80084cc:	01a6ab1f 	.word	0x01a6ab1f
 80084d0:	01e847ff 	.word	0x01e847ff

080084d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f043 0201 	orr.w	r2, r3, #1
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b083      	sub	sp, #12
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f023 0201 	bic.w	r2, r3, #1
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	460b      	mov	r3, r1
 8008522:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008530:	78fb      	ldrb	r3, [r7, #3]
 8008532:	2b01      	cmp	r3, #1
 8008534:	d106      	bne.n	8008544 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	60da      	str	r2, [r3, #12]
 8008542:	e00b      	b.n	800855c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008544:	78fb      	ldrb	r3, [r7, #3]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d106      	bne.n	8008558 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	68db      	ldr	r3, [r3, #12]
 800854e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	60da      	str	r2, [r3, #12]
 8008556:	e001      	b.n	800855c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	e003      	b.n	8008564 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800855c:	2032      	movs	r0, #50	; 0x32
 800855e:	f7f7 ff2b 	bl	80003b8 <HAL_Delay>

  return HAL_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800856c:	b084      	sub	sp, #16
 800856e:	b580      	push	{r7, lr}
 8008570:	b086      	sub	sp, #24
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
 8008576:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800857a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800857e:	2300      	movs	r3, #0
 8008580:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008586:	2300      	movs	r3, #0
 8008588:	613b      	str	r3, [r7, #16]
 800858a:	e009      	b.n	80085a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	3340      	adds	r3, #64	; 0x40
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4413      	add	r3, r2
 8008596:	2200      	movs	r2, #0
 8008598:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	3301      	adds	r3, #1
 800859e:	613b      	str	r3, [r7, #16]
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	2b0e      	cmp	r3, #14
 80085a4:	d9f2      	bls.n	800858c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80085a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d112      	bne.n	80085d2 <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085bc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	639a      	str	r2, [r3, #56]	; 0x38
 80085d0:	e00b      	b.n	80085ea <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80085f0:	461a      	mov	r2, r3
 80085f2:	2300      	movs	r3, #0
 80085f4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085fc:	461a      	mov	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860a:	2b01      	cmp	r3, #1
 800860c:	d10c      	bne.n	8008628 <USB_DevInit+0xbc>
  {
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800860e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008610:	2b00      	cmp	r3, #0
 8008612:	d104      	bne.n	800861e <USB_DevInit+0xb2>
    {
      /* Set High speed phy */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008614:	2100      	movs	r1, #0
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f962 	bl	80088e0 <USB_SetDevSpeed>
 800861c:	e008      	b.n	8008630 <USB_DevInit+0xc4>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800861e:	2101      	movs	r1, #1
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 f95d 	bl	80088e0 <USB_SetDevSpeed>
 8008626:	e003      	b.n	8008630 <USB_DevInit+0xc4>
    }
  }
  else
  {
    /* Set Full speed phy */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008628:	2103      	movs	r1, #3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f958 	bl	80088e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008630:	2110      	movs	r1, #16
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 f90c 	bl	8008850 <USB_FlushTxFifo>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d001      	beq.n	8008642 <USB_DevInit+0xd6>
  {
    ret = HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 f92a 	bl	800889c <USB_FlushRxFifo>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <USB_DevInit+0xe6>
  {
    ret = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008658:	461a      	mov	r2, r3
 800865a:	2300      	movs	r3, #0
 800865c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008664:	461a      	mov	r2, r3
 8008666:	2300      	movs	r3, #0
 8008668:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008670:	461a      	mov	r2, r3
 8008672:	2300      	movs	r3, #0
 8008674:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008676:	2300      	movs	r3, #0
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	e043      	b.n	8008704 <USB_DevInit+0x198>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	4413      	add	r3, r2
 8008684:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800868e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008692:	d118      	bne.n	80086c6 <USB_DevInit+0x15a>
    {
      if (i == 0U)
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10a      	bne.n	80086b0 <USB_DevInit+0x144>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	015a      	lsls	r2, r3, #5
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	4413      	add	r3, r2
 80086a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086a6:	461a      	mov	r2, r3
 80086a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	e013      	b.n	80086d8 <USB_DevInit+0x16c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086bc:	461a      	mov	r2, r3
 80086be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80086c2:	6013      	str	r3, [r2, #0]
 80086c4:	e008      	b.n	80086d8 <USB_DevInit+0x16c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	015a      	lsls	r2, r3, #5
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	4413      	add	r3, r2
 80086ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d2:	461a      	mov	r2, r3
 80086d4:	2300      	movs	r3, #0
 80086d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	015a      	lsls	r2, r3, #5
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	4413      	add	r3, r2
 80086e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086e4:	461a      	mov	r2, r3
 80086e6:	2300      	movs	r3, #0
 80086e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f6:	461a      	mov	r2, r3
 80086f8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80086fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	3301      	adds	r3, #1
 8008702:	613b      	str	r3, [r7, #16]
 8008704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	429a      	cmp	r2, r3
 800870a:	d8b7      	bhi.n	800867c <USB_DevInit+0x110>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800870c:	2300      	movs	r3, #0
 800870e:	613b      	str	r3, [r7, #16]
 8008710:	e043      	b.n	800879a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	4413      	add	r3, r2
 800871a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008724:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008728:	d118      	bne.n	800875c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10a      	bne.n	8008746 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	4413      	add	r3, r2
 8008738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873c:	461a      	mov	r2, r3
 800873e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008742:	6013      	str	r3, [r2, #0]
 8008744:	e013      	b.n	800876e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	015a      	lsls	r2, r3, #5
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	4413      	add	r3, r2
 800874e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008752:	461a      	mov	r2, r3
 8008754:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	e008      	b.n	800876e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	4413      	add	r3, r2
 8008764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008768:	461a      	mov	r2, r3
 800876a:	2300      	movs	r3, #0
 800876c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	015a      	lsls	r2, r3, #5
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	4413      	add	r3, r2
 8008776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877a:	461a      	mov	r2, r3
 800877c:	2300      	movs	r3, #0
 800877e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	015a      	lsls	r2, r3, #5
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	4413      	add	r3, r2
 8008788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800878c:	461a      	mov	r2, r3
 800878e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008792:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	3301      	adds	r3, #1
 8008798:	613b      	str	r3, [r7, #16]
 800879a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d8b7      	bhi.n	8008712 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087a8:	461a      	mov	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087b0:	691b      	ldr	r3, [r3, #16]
 80087b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087b6:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80087b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d112      	bne.n	80087e4 <USB_DevInit+0x278>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087c4:	461a      	mov	r2, r3
 80087c6:	4b20      	ldr	r3, [pc, #128]	; (8008848 <USB_DevInit+0x2dc>)
 80087c8:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087d0:	461a      	mov	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087de:	f043 0303 	orr.w	r3, r3, #3
 80087e2:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80087f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80087f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d105      	bne.n	8008804 <USB_DevInit+0x298>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	f043 0210 	orr.w	r2, r3, #16
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	699a      	ldr	r2, [r3, #24]
 8008808:	4b10      	ldr	r3, [pc, #64]	; (800884c <USB_DevInit+0x2e0>)
 800880a:	4313      	orrs	r3, r2
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008812:	2b00      	cmp	r3, #0
 8008814:	d005      	beq.n	8008822 <USB_DevInit+0x2b6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	f043 0208 	orr.w	r2, r3, #8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008824:	2b01      	cmp	r3, #1
 8008826:	d107      	bne.n	8008838 <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	699b      	ldr	r3, [r3, #24]
 800882c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008830:	f043 0304 	orr.w	r3, r3, #4
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008838:	7dfb      	ldrb	r3, [r7, #23]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3718      	adds	r7, #24
 800883e:	46bd      	mov	sp, r7
 8008840:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008844:	b004      	add	sp, #16
 8008846:	4770      	bx	lr
 8008848:	00800100 	.word	0x00800100
 800884c:	803c3800 	.word	0x803c3800

08008850 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800885a:	2300      	movs	r3, #0
 800885c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	019b      	lsls	r3, r3, #6
 8008862:	f043 0220 	orr.w	r2, r3, #32
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3301      	adds	r3, #1
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	4a09      	ldr	r2, [pc, #36]	; (8008898 <USB_FlushTxFifo+0x48>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d901      	bls.n	800887c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e006      	b.n	800888a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	691b      	ldr	r3, [r3, #16]
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b20      	cmp	r3, #32
 8008886:	d0f0      	beq.n	800886a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3714      	adds	r7, #20
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	00030d40 	.word	0x00030d40

0800889c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800889c:	b480      	push	{r7}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2210      	movs	r2, #16
 80088ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3301      	adds	r3, #1
 80088b2:	60fb      	str	r3, [r7, #12]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	4a09      	ldr	r2, [pc, #36]	; (80088dc <USB_FlushRxFifo+0x40>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d901      	bls.n	80088c0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e006      	b.n	80088ce <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	f003 0310 	and.w	r3, r3, #16
 80088c8:	2b10      	cmp	r3, #16
 80088ca:	d0f0      	beq.n	80088ae <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3714      	adds	r7, #20
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	00030d40 	.word	0x00030d40

080088e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	460b      	mov	r3, r1
 80088ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f6:	4619      	mov	r1, r3
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	78fb      	ldrb	r3, [r7, #3]
 8008902:	4313      	orrs	r3, r2
 8008904:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	3714      	adds	r7, #20
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f003 0306 	and.w	r3, r3, #6
 800892c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d102      	bne.n	800893a <USB_GetDevSpeed+0x26>
  {
    speed = USB_OTG_SPEED_HIGH;
 8008934:	2300      	movs	r3, #0
 8008936:	75fb      	strb	r3, [r7, #23]
 8008938:	e00a      	b.n	8008950 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2b02      	cmp	r3, #2
 800893e:	d002      	beq.n	8008946 <USB_GetDevSpeed+0x32>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b06      	cmp	r3, #6
 8008944:	d102      	bne.n	800894c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USB_OTG_SPEED_FULL;
 8008946:	2303      	movs	r3, #3
 8008948:	75fb      	strb	r3, [r7, #23]
 800894a:	e001      	b.n	8008950 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008950:	7dfb      	ldrb	r3, [r7, #23]
}
 8008952:	4618      	mov	r0, r3
 8008954:	371c      	adds	r7, #28
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr

0800895e <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800895e:	b480      	push	{r7}
 8008960:	b085      	sub	sp, #20
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
 8008966:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	785b      	ldrb	r3, [r3, #1]
 8008976:	2b01      	cmp	r3, #1
 8008978:	d13c      	bne.n	80089f4 <USB_ActivateEndpoint+0x96>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008980:	4618      	mov	r0, r3
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008988:	69da      	ldr	r2, [r3, #28]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	f003 030f 	and.w	r3, r3, #15
 8008992:	2101      	movs	r1, #1
 8008994:	fa01 f303 	lsl.w	r3, r1, r3
 8008998:	b29b      	uxth	r3, r3
 800899a:	4313      	orrs	r3, r2
 800899c:	61c3      	str	r3, [r0, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d158      	bne.n	8008a66 <USB_ActivateEndpoint+0x108>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c0:	4618      	mov	r0, r3
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	78db      	ldrb	r3, [r3, #3]
 80089dc:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80089de:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	059b      	lsls	r3, r3, #22
 80089e4:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80089e6:	4313      	orrs	r3, r2
 80089e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089f0:	6003      	str	r3, [r0, #0]
 80089f2:	e038      	b.n	8008a66 <USB_ActivateEndpoint+0x108>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fa:	4618      	mov	r0, r3
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a02:	69da      	ldr	r2, [r3, #28]
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a12:	041b      	lsls	r3, r3, #16
 8008a14:	4313      	orrs	r3, r2
 8008a16:	61c3      	str	r3, [r0, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d11b      	bne.n	8008a66 <USB_ActivateEndpoint+0x108>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	015a      	lsls	r2, r3, #5
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	4413      	add	r3, r2
 8008a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	015a      	lsls	r2, r3, #5
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4413      	add	r3, r2
 8008a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	78db      	ldrb	r3, [r3, #3]
 8008a56:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008a58:	430b      	orrs	r3, r1
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a64:	6003      	str	r3, [r0, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_ActivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	785b      	ldrb	r3, [r3, #1]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d13c      	bne.n	8008b0a <USB_ActivateDedicatedEndpoint+0x96>
  {
    if (((USBx_INEP(epnum)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	015a      	lsls	r2, r3, #5
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	4413      	add	r3, r2
 8008a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d11e      	bne.n	8008ae4 <USB_ActivateDedicatedEndpoint+0x70>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	015a      	lsls	r2, r3, #5
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4413      	add	r3, r2
 8008aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	78db      	ldrb	r3, [r3, #3]
 8008ace:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ad0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	059b      	lsls	r3, r3, #22
 8008ad6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ae2:	6003      	str	r3, [r0, #0]
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_USBAEP;
    }

    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aea:	4618      	mov	r0, r3
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	f003 030f 	and.w	r3, r3, #15
 8008afc:	2101      	movs	r1, #1
 8008afe:	fa01 f303 	lsl.w	r3, r1, r3
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	4313      	orrs	r3, r2
 8008b06:	63c3      	str	r3, [r0, #60]	; 0x3c
 8008b08:	e039      	b.n	8008b7e <USB_ActivateDedicatedEndpoint+0x10a>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d11c      	bne.n	8008b5a <USB_ActivateDedicatedEndpoint+0xe6>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	015a      	lsls	r2, r3, #5
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	4413      	add	r3, r2
 8008b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	78db      	ldrb	r3, [r3, #3]
 8008b48:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008b4a:	4319      	orrs	r1, r3
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	059b      	lsls	r3, r3, #22
 8008b50:	430b      	orrs	r3, r1
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008b52:	4313      	orrs	r3, r2
 8008b54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b58:	6003      	str	r3, [r0, #0]
                                    USB_OTG_DOEPCTL_USBAEP;
    }

    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b60:	4618      	mov	r0, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	f003 030f 	and.w	r3, r3, #15
 8008b72:	2101      	movs	r1, #1
 8008b74:	fa01 f303 	lsl.w	r3, r1, r3
 8008b78:	041b      	lsls	r3, r3, #16
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	63c3      	str	r3, [r0, #60]	; 0x3c
  }

  return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3714      	adds	r7, #20
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b085      	sub	sp, #20
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	785b      	ldrb	r3, [r3, #1]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d137      	bne.n	8008c18 <USB_DeactivateEndpoint+0x8c>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bae:	4618      	mov	r0, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	f003 030f 	and.w	r3, r3, #15
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	43db      	mvns	r3, r3
 8008bca:	4013      	ands	r3, r2
 8008bcc:	63c3      	str	r3, [r0, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bdc:	69da      	ldr	r2, [r3, #28]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	f003 030f 	and.w	r3, r3, #15
 8008be6:	2101      	movs	r1, #1
 8008be8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	43db      	mvns	r3, r3
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	61c3      	str	r3, [r0, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c00:	4619      	mov	r1, r3
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	015a      	lsls	r2, r3, #5
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	4b20      	ldr	r3, [pc, #128]	; (8008c94 <USB_DeactivateEndpoint+0x108>)
 8008c12:	4013      	ands	r3, r2
 8008c14:	600b      	str	r3, [r1, #0]
 8008c16:	e036      	b.n	8008c86 <USB_DeactivateEndpoint+0xfa>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c1e:	4618      	mov	r0, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	f003 030f 	and.w	r3, r3, #15
 8008c30:	2101      	movs	r1, #1
 8008c32:	fa01 f303 	lsl.w	r3, r1, r3
 8008c36:	041b      	lsls	r3, r3, #16
 8008c38:	43db      	mvns	r3, r3
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	63c3      	str	r3, [r0, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c44:	4618      	mov	r0, r3
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c4c:	69da      	ldr	r2, [r3, #28]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	f003 030f 	and.w	r3, r3, #15
 8008c56:	2101      	movs	r1, #1
 8008c58:	fa01 f303 	lsl.w	r3, r1, r3
 8008c5c:	041b      	lsls	r3, r3, #16
 8008c5e:	43db      	mvns	r3, r3
 8008c60:	4013      	ands	r3, r2
 8008c62:	61c3      	str	r3, [r0, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c70:	4619      	mov	r1, r3
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	015a      	lsls	r2, r3, #5
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	4b05      	ldr	r3, [pc, #20]	; (8008c98 <USB_DeactivateEndpoint+0x10c>)
 8008c82:	4013      	ands	r3, r2
 8008c84:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr
 8008c94:	ec337800 	.word	0xec337800
 8008c98:	eff37800 	.word	0xeff37800

08008c9c <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b085      	sub	sp, #20
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	785b      	ldrb	r3, [r3, #1]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d124      	bne.n	8008d02 <USB_DeactivateDedicatedEndpoint+0x66>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	015a      	lsls	r2, r3, #5
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008cd8:	600b      	str	r3, [r1, #0]
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce8:	69da      	ldr	r2, [r3, #28]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	f003 030f 	and.w	r3, r3, #15
 8008cf2:	2101      	movs	r1, #1
 8008cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	43db      	mvns	r3, r3
 8008cfc:	4013      	ands	r3, r2
 8008cfe:	61c3      	str	r3, [r0, #28]
 8008d00:	e023      	b.n	8008d4a <USB_DeactivateDedicatedEndpoint+0xae>
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	015a      	lsls	r2, r3, #5
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d0e:	4619      	mov	r1, r3
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d22:	600b      	str	r3, [r1, #0]
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d32:	69da      	ldr	r2, [r3, #28]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	f003 030f 	and.w	r3, r3, #15
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d42:	041b      	lsls	r3, r3, #16
 8008d44:	43db      	mvns	r3, r3
 8008d46:	4013      	ands	r3, r2
 8008d48:	61c3      	str	r3, [r0, #28]
  }

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b08a      	sub	sp, #40	; 0x28
 8008d5c:	af02      	add	r7, sp, #8
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	4613      	mov	r3, r2
 8008d64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	785b      	ldrb	r3, [r3, #1]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	f040 8133 	bne.w	8008fe0 <USB_EPStartXfer+0x288>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d135      	bne.n	8008dee <USB_EPStartXfer+0x96>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	015a      	lsls	r2, r3, #5
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	4413      	add	r3, r2
 8008d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d8e:	4619      	mov	r1, r3
 8008d90:	69bb      	ldr	r3, [r7, #24]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008da2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008da6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008da8:	69bb      	ldr	r3, [r7, #24]
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	4413      	add	r3, r2
 8008db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db4:	4619      	mov	r1, r3
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc2:	691b      	ldr	r3, [r3, #16]
 8008dc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008dc8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	015a      	lsls	r2, r3, #5
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008de4:	691b      	ldr	r3, [r3, #16]
 8008de6:	0cdb      	lsrs	r3, r3, #19
 8008de8:	04db      	lsls	r3, r3, #19
 8008dea:	610b      	str	r3, [r1, #16]
 8008dec:	e07a      	b.n	8008ee4 <USB_EPStartXfer+0x18c>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	015a      	lsls	r2, r3, #5
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	015a      	lsls	r2, r3, #5
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	4413      	add	r3, r2
 8008e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	0cdb      	lsrs	r3, r3, #19
 8008e0c:	04db      	lsls	r3, r3, #19
 8008e0e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	015a      	lsls	r2, r3, #5
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	4413      	add	r3, r2
 8008e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	015a      	lsls	r2, r3, #5
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	4413      	add	r3, r2
 8008e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e30:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e34:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	015a      	lsls	r2, r3, #5
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e42:	4618      	mov	r0, r3
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e50:	691a      	ldr	r2, [r3, #16]
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6959      	ldr	r1, [r3, #20]
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	440b      	add	r3, r1
 8008e5c:	1e59      	subs	r1, r3, #1
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	fbb1 f3f3 	udiv	r3, r1, r3
 8008e66:	04d9      	lsls	r1, r3, #19
 8008e68:	4b84      	ldr	r3, [pc, #528]	; (800907c <USB_EPStartXfer+0x324>)
 8008e6a:	400b      	ands	r3, r1
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	6103      	str	r3, [r0, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	015a      	lsls	r2, r3, #5
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	4413      	add	r3, r2
 8008e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	015a      	lsls	r2, r3, #5
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	4413      	add	r3, r2
 8008e86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e8a:	691a      	ldr	r2, [r3, #16]
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	695b      	ldr	r3, [r3, #20]
 8008e90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e94:	4313      	orrs	r3, r2
 8008e96:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	78db      	ldrb	r3, [r3, #3]
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d121      	bne.n	8008ee4 <USB_EPStartXfer+0x18c>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	015a      	lsls	r2, r3, #5
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eac:	4619      	mov	r1, r3
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	015a      	lsls	r2, r3, #5
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eba:	691b      	ldr	r3, [r3, #16]
 8008ebc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008ec0:	610b      	str	r3, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	015a      	lsls	r2, r3, #5
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	4413      	add	r3, r2
 8008eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ece:	4619      	mov	r1, r3
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	015a      	lsls	r2, r3, #5
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008ee2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008ee4:	79fb      	ldrb	r3, [r7, #7]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d10e      	bne.n	8008f08 <USB_EPStartXfer+0x1b0>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d023      	beq.n	8008f3a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008ef2:	69bb      	ldr	r3, [r7, #24]
 8008ef4:	015a      	lsls	r2, r3, #5
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	4413      	add	r3, r2
 8008efa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008efe:	461a      	mov	r2, r3
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	6153      	str	r3, [r2, #20]
 8008f06:	e018      	b.n	8008f3a <USB_EPStartXfer+0x1e2>
      }
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	78db      	ldrb	r3, [r3, #3]
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d014      	beq.n	8008f3a <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	695b      	ldr	r3, [r3, #20]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d010      	beq.n	8008f3a <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f1e:	4618      	mov	r0, r3
 8008f20:	69fb      	ldr	r3, [r7, #28]
 8008f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	f003 030f 	and.w	r3, r3, #15
 8008f30:	2101      	movs	r1, #1
 8008f32:	fa01 f303 	lsl.w	r3, r1, r3
 8008f36:	4313      	orrs	r3, r2
 8008f38:	6343      	str	r3, [r0, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	78db      	ldrb	r3, [r3, #3]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d12a      	bne.n	8008f98 <USB_EPStartXfer+0x240>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d111      	bne.n	8008f76 <USB_EPStartXfer+0x21e>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f5e:	4619      	mov	r1, r3
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	015a      	lsls	r2, r3, #5
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f72:	600b      	str	r3, [r1, #0]
 8008f74:	e010      	b.n	8008f98 <USB_EPStartXfer+0x240>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	015a      	lsls	r2, r3, #5
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f82:	4619      	mov	r1, r3
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	015a      	lsls	r2, r3, #5
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	4413      	add	r3, r2
 8008f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f96:	600b      	str	r3, [r1, #0]
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	015a      	lsls	r2, r3, #5
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	4413      	add	r3, r2
 8008fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008fb8:	600b      	str	r3, [r1, #0]

    if (ep->type == EP_TYPE_ISOC)
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	78db      	ldrb	r3, [r3, #3]
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	f040 80e5 	bne.w	800918e <USB_EPStartXfer+0x436>
    {
      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	68d9      	ldr	r1, [r3, #12]
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	781a      	ldrb	r2, [r3, #0]
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	b298      	uxth	r0, r3
 8008fd2:	79fb      	ldrb	r3, [r7, #7]
 8008fd4:	9300      	str	r3, [sp, #0]
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f000 fa30 	bl	800943e <USB_WritePacket>
 8008fde:	e0d6      	b.n	800918e <USB_EPStartXfer+0x436>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	015a      	lsls	r2, r3, #5
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fec:	4619      	mov	r1, r3
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	015a      	lsls	r2, r3, #5
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ffa:	691b      	ldr	r3, [r3, #16]
 8008ffc:	0cdb      	lsrs	r3, r3, #19
 8008ffe:	04db      	lsls	r3, r3, #19
 8009000:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	4413      	add	r3, r2
 800900a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800900e:	4619      	mov	r1, r3
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	015a      	lsls	r2, r3, #5
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	4413      	add	r3, r2
 8009018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009022:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009026:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d127      	bne.n	8009080 <USB_EPStartXfer+0x328>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	015a      	lsls	r2, r3, #5
 8009034:	69fb      	ldr	r3, [r7, #28]
 8009036:	4413      	add	r3, r2
 8009038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800903c:	4619      	mov	r1, r3
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	4413      	add	r3, r2
 8009046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800904a:	691a      	ldr	r2, [r3, #16]
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009054:	4313      	orrs	r3, r2
 8009056:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	015a      	lsls	r2, r3, #5
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	4413      	add	r3, r2
 8009060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009064:	4619      	mov	r1, r3
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	015a      	lsls	r2, r3, #5
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	4413      	add	r3, r2
 800906e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009072:	691b      	ldr	r3, [r3, #16]
 8009074:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009078:	610b      	str	r3, [r1, #16]
 800907a:	e037      	b.n	80090ec <USB_EPStartXfer+0x394>
 800907c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	695a      	ldr	r2, [r3, #20]
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	4413      	add	r3, r2
 800908a:	1e5a      	subs	r2, r3, #1
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	fbb2 f3f3 	udiv	r3, r2, r3
 8009094:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	015a      	lsls	r2, r3, #5
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	4413      	add	r3, r2
 800909e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090a2:	4618      	mov	r0, r3
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b0:	691a      	ldr	r2, [r3, #16]
 80090b2:	8afb      	ldrh	r3, [r7, #22]
 80090b4:	04d9      	lsls	r1, r3, #19
 80090b6:	4b38      	ldr	r3, [pc, #224]	; (8009198 <USB_EPStartXfer+0x440>)
 80090b8:	400b      	ands	r3, r1
 80090ba:	4313      	orrs	r3, r2
 80090bc:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	015a      	lsls	r2, r3, #5
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	4413      	add	r3, r2
 80090c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ca:	4618      	mov	r0, r3
 80090cc:	69bb      	ldr	r3, [r7, #24]
 80090ce:	015a      	lsls	r2, r3, #5
 80090d0:	69fb      	ldr	r3, [r7, #28]
 80090d2:	4413      	add	r3, r2
 80090d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d8:	691a      	ldr	r2, [r3, #16]
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	8af9      	ldrh	r1, [r7, #22]
 80090e0:	fb01 f303 	mul.w	r3, r1, r3
 80090e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090e8:	4313      	orrs	r3, r2
 80090ea:	6103      	str	r3, [r0, #16]
    }

    if (dma == 1U)
 80090ec:	79fb      	ldrb	r3, [r7, #7]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d10d      	bne.n	800910e <USB_EPStartXfer+0x3b6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d009      	beq.n	800910e <USB_EPStartXfer+0x3b6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	015a      	lsls	r2, r3, #5
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	4413      	add	r3, r2
 8009102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009106:	461a      	mov	r2, r3
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	6153      	str	r3, [r2, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	78db      	ldrb	r3, [r3, #3]
 8009112:	2b01      	cmp	r3, #1
 8009114:	d12a      	bne.n	800916c <USB_EPStartXfer+0x414>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009122:	2b00      	cmp	r3, #0
 8009124:	d111      	bne.n	800914a <USB_EPStartXfer+0x3f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	015a      	lsls	r2, r3, #5
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	4413      	add	r3, r2
 800912e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009132:	4619      	mov	r1, r3
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009146:	600b      	str	r3, [r1, #0]
 8009148:	e010      	b.n	800916c <USB_EPStartXfer+0x414>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800914a:	69bb      	ldr	r3, [r7, #24]
 800914c:	015a      	lsls	r2, r3, #5
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	4413      	add	r3, r2
 8009152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009156:	4619      	mov	r1, r3
 8009158:	69bb      	ldr	r3, [r7, #24]
 800915a:	015a      	lsls	r2, r3, #5
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	4413      	add	r3, r2
 8009160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800916a:	600b      	str	r3, [r1, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800916c:	69bb      	ldr	r3, [r7, #24]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	4413      	add	r3, r2
 8009174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009178:	4619      	mov	r1, r3
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	015a      	lsls	r2, r3, #5
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	4413      	add	r3, r2
 8009182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800918c:	600b      	str	r3, [r1, #0]
  }

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	1ff80000 	.word	0x1ff80000

0800919c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800919c:	b480      	push	{r7}
 800919e:	b087      	sub	sp, #28
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	4613      	mov	r3, r2
 80091a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	785b      	ldrb	r3, [r3, #1]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	f040 80c6 	bne.w	800934a <USB_EP0StartXfer+0x1ae>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	695b      	ldr	r3, [r3, #20]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d135      	bne.n	8009232 <USB_EP0StartXfer+0x96>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	015a      	lsls	r2, r3, #5
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	4413      	add	r3, r2
 80091ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091d2:	4619      	mov	r1, r3
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80091e6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80091ea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	015a      	lsls	r2, r3, #5
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	4413      	add	r3, r2
 80091f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091f8:	4619      	mov	r1, r3
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	015a      	lsls	r2, r3, #5
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	4413      	add	r3, r2
 8009202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800920c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800921a:	4619      	mov	r1, r3
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	015a      	lsls	r2, r3, #5
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	4413      	add	r3, r2
 8009224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	0cdb      	lsrs	r3, r3, #19
 800922c:	04db      	lsls	r3, r3, #19
 800922e:	610b      	str	r3, [r1, #16]
 8009230:	e052      	b.n	80092d8 <USB_EP0StartXfer+0x13c>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	015a      	lsls	r2, r3, #5
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	4413      	add	r3, r2
 800923a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800923e:	4619      	mov	r1, r3
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	015a      	lsls	r2, r3, #5
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	4413      	add	r3, r2
 8009248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800924c:	691b      	ldr	r3, [r3, #16]
 800924e:	0cdb      	lsrs	r3, r3, #19
 8009250:	04db      	lsls	r3, r3, #19
 8009252:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009260:	4619      	mov	r1, r3
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	4413      	add	r3, r2
 800926a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800926e:	691b      	ldr	r3, [r3, #16]
 8009270:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009274:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009278:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	695a      	ldr	r2, [r3, #20]
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	429a      	cmp	r2, r3
 8009284:	d903      	bls.n	800928e <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	689a      	ldr	r2, [r3, #8]
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800929a:	4619      	mov	r1, r3
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	015a      	lsls	r2, r3, #5
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	4413      	add	r3, r2
 80092a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80092ae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	015a      	lsls	r2, r3, #5
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	4413      	add	r3, r2
 80092b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092bc:	4619      	mov	r1, r3
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	015a      	lsls	r2, r3, #5
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	4413      	add	r3, r2
 80092c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ca:	691a      	ldr	r2, [r3, #16]
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	695b      	ldr	r3, [r3, #20]
 80092d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092d4:	4313      	orrs	r3, r2
 80092d6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80092d8:	79fb      	ldrb	r3, [r7, #7]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d10e      	bne.n	80092fc <USB_EP0StartXfer+0x160>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	691b      	ldr	r3, [r3, #16]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d01f      	beq.n	8009326 <USB_EP0StartXfer+0x18a>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	015a      	lsls	r2, r3, #5
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	4413      	add	r3, r2
 80092ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092f2:	461a      	mov	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	6153      	str	r3, [r2, #20]
 80092fa:	e014      	b.n	8009326 <USB_EP0StartXfer+0x18a>
      }
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	695b      	ldr	r3, [r3, #20]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d010      	beq.n	8009326 <USB_EP0StartXfer+0x18a>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800930a:	4618      	mov	r0, r3
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009312:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	f003 030f 	and.w	r3, r3, #15
 800931c:	2101      	movs	r1, #1
 800931e:	fa01 f303 	lsl.w	r3, r1, r3
 8009322:	4313      	orrs	r3, r2
 8009324:	6343      	str	r3, [r0, #52]	; 0x34
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	015a      	lsls	r2, r3, #5
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	4413      	add	r3, r2
 800932e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009332:	4619      	mov	r1, r3
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	015a      	lsls	r2, r3, #5
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	4413      	add	r3, r2
 800933c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009346:	600b      	str	r3, [r1, #0]
 8009348:	e072      	b.n	8009430 <USB_EP0StartXfer+0x294>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	015a      	lsls	r2, r3, #5
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	4413      	add	r3, r2
 8009352:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009356:	4619      	mov	r1, r3
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	015a      	lsls	r2, r3, #5
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	4413      	add	r3, r2
 8009360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	0cdb      	lsrs	r3, r3, #19
 8009368:	04db      	lsls	r3, r3, #19
 800936a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	015a      	lsls	r2, r3, #5
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	4413      	add	r3, r2
 8009374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009378:	4619      	mov	r1, r3
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	015a      	lsls	r2, r3, #5
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	4413      	add	r3, r2
 8009382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800938c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009390:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	695b      	ldr	r3, [r3, #20]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d003      	beq.n	80093a2 <USB_EP0StartXfer+0x206>
    {
      ep->xfer_len = ep->maxpacket;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	689a      	ldr	r2, [r3, #8]
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	015a      	lsls	r2, r3, #5
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	4413      	add	r3, r2
 80093aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ae:	4619      	mov	r1, r3
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	015a      	lsls	r2, r3, #5
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	4413      	add	r3, r2
 80093b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80093c2:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d0:	4619      	mov	r1, r3
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	015a      	lsls	r2, r3, #5
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	4413      	add	r3, r2
 80093da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093de:	691a      	ldr	r2, [r3, #16]
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093e8:	4313      	orrs	r3, r2
 80093ea:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80093ec:	79fb      	ldrb	r3, [r7, #7]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d10d      	bne.n	800940e <USB_EP0StartXfer+0x272>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d009      	beq.n	800940e <USB_EP0StartXfer+0x272>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	015a      	lsls	r2, r3, #5
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	4413      	add	r3, r2
 8009402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009406:	461a      	mov	r2, r3
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	6153      	str	r3, [r2, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	4413      	add	r3, r2
 8009416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800941a:	4619      	mov	r1, r3
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	015a      	lsls	r2, r3, #5
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	4413      	add	r3, r2
 8009424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800942e:	600b      	str	r3, [r1, #0]
  }

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	371c      	adds	r7, #28
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr

0800943e <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800943e:	b480      	push	{r7}
 8009440:	b089      	sub	sp, #36	; 0x24
 8009442:	af00      	add	r7, sp, #0
 8009444:	60f8      	str	r0, [r7, #12]
 8009446:	60b9      	str	r1, [r7, #8]
 8009448:	4611      	mov	r1, r2
 800944a:	461a      	mov	r2, r3
 800944c:	460b      	mov	r3, r1
 800944e:	71fb      	strb	r3, [r7, #7]
 8009450:	4613      	mov	r3, r2
 8009452:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800945c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009460:	2b00      	cmp	r3, #0
 8009462:	d11a      	bne.n	800949a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009464:	88bb      	ldrh	r3, [r7, #4]
 8009466:	3303      	adds	r3, #3
 8009468:	089b      	lsrs	r3, r3, #2
 800946a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800946c:	2300      	movs	r3, #0
 800946e:	61bb      	str	r3, [r7, #24]
 8009470:	e00f      	b.n	8009492 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 8009472:	79fb      	ldrb	r3, [r7, #7]
 8009474:	031a      	lsls	r2, r3, #12
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	4413      	add	r3, r2
 800947a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800947e:	461a      	mov	r2, r3
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	3304      	adds	r3, #4
 800948a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	3301      	adds	r3, #1
 8009490:	61bb      	str	r3, [r7, #24]
 8009492:	69ba      	ldr	r2, [r7, #24]
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	429a      	cmp	r2, r3
 8009498:	d3eb      	bcc.n	8009472 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3724      	adds	r7, #36	; 0x24
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b089      	sub	sp, #36	; 0x24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	4613      	mov	r3, r2
 80094b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80094be:	88fb      	ldrh	r3, [r7, #6]
 80094c0:	3303      	adds	r3, #3
 80094c2:	089b      	lsrs	r3, r3, #2
 80094c4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80094c6:	2300      	movs	r3, #0
 80094c8:	61bb      	str	r3, [r7, #24]
 80094ca:	e00b      	b.n	80094e4 <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	3304      	adds	r3, #4
 80094dc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	3301      	adds	r3, #1
 80094e2:	61bb      	str	r3, [r7, #24]
 80094e4:	69ba      	ldr	r2, [r7, #24]
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d3ef      	bcc.n	80094cc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80094ec:	69fb      	ldr	r3, [r7, #28]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3724      	adds	r7, #36	; 0x24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b085      	sub	sp, #20
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	785b      	ldrb	r3, [r3, #1]
 8009512:	2b01      	cmp	r3, #1
 8009514:	d12e      	bne.n	8009574 <USB_EPSetStall+0x7a>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	015a      	lsls	r2, r3, #5
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	4413      	add	r3, r2
 800951e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	db13      	blt.n	8009550 <USB_EPSetStall+0x56>
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d010      	beq.n	8009550 <USB_EPSetStall+0x56>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	015a      	lsls	r2, r3, #5
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	4413      	add	r3, r2
 8009536:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800953a:	4619      	mov	r1, r3
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	015a      	lsls	r2, r3, #5
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	4413      	add	r3, r2
 8009544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800954e:	600b      	str	r3, [r1, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	015a      	lsls	r2, r3, #5
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	4413      	add	r3, r2
 8009558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800955c:	4619      	mov	r1, r3
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	015a      	lsls	r2, r3, #5
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4413      	add	r3, r2
 8009566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009570:	600b      	str	r3, [r1, #0]
 8009572:	e02d      	b.n	80095d0 <USB_EPSetStall+0xd6>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	015a      	lsls	r2, r3, #5
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	4413      	add	r3, r2
 800957c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	db13      	blt.n	80095ae <USB_EPSetStall+0xb4>
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d010      	beq.n	80095ae <USB_EPSetStall+0xb4>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	015a      	lsls	r2, r3, #5
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	4413      	add	r3, r2
 8009594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009598:	4619      	mov	r1, r3
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80095ac:	600b      	str	r3, [r1, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	015a      	lsls	r2, r3, #5
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	4413      	add	r3, r2
 80095b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ba:	4619      	mov	r1, r3
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80095ce:	600b      	str	r3, [r1, #0]
  }

  return HAL_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3714      	adds	r7, #20
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr

080095de <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095de:	b480      	push	{r7}
 80095e0:	b085      	sub	sp, #20
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
 80095e6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	785b      	ldrb	r3, [r3, #1]
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d12a      	bne.n	8009650 <USB_EPClearStall+0x72>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	015a      	lsls	r2, r3, #5
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	4413      	add	r3, r2
 8009602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009606:	4619      	mov	r1, r3
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	015a      	lsls	r2, r3, #5
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	4413      	add	r3, r2
 8009610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800961a:	600b      	str	r3, [r1, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	78db      	ldrb	r3, [r3, #3]
 8009620:	2b03      	cmp	r3, #3
 8009622:	d003      	beq.n	800962c <USB_EPClearStall+0x4e>
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	78db      	ldrb	r3, [r3, #3]
 8009628:	2b02      	cmp	r3, #2
 800962a:	d13b      	bne.n	80096a4 <USB_EPClearStall+0xc6>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	015a      	lsls	r2, r3, #5
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	4413      	add	r3, r2
 8009634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009638:	4619      	mov	r1, r3
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	015a      	lsls	r2, r3, #5
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	4413      	add	r3, r2
 8009642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800964c:	600b      	str	r3, [r1, #0]
 800964e:	e029      	b.n	80096a4 <USB_EPClearStall+0xc6>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800965c:	4619      	mov	r1, r3
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	015a      	lsls	r2, r3, #5
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	4413      	add	r3, r2
 8009666:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009670:	600b      	str	r3, [r1, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	78db      	ldrb	r3, [r3, #3]
 8009676:	2b03      	cmp	r3, #3
 8009678:	d003      	beq.n	8009682 <USB_EPClearStall+0xa4>
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	78db      	ldrb	r3, [r3, #3]
 800967e:	2b02      	cmp	r3, #2
 8009680:	d110      	bne.n	80096a4 <USB_EPClearStall+0xc6>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	015a      	lsls	r2, r3, #5
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	4413      	add	r3, r2
 800968a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800968e:	4619      	mov	r1, r3
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	015a      	lsls	r2, r3, #5
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096a2:	600b      	str	r3, [r1, #0]
    }
  }
  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3714      	adds	r7, #20
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr

080096b2 <USB_StopDevice>:
  * @brief  USB_StopDevice : Stop the usb device mode
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b086      	sub	sp, #24
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret;
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	613b      	str	r3, [r7, #16]
  uint32_t i;

  /* Clear Pending interrupt */
  for (i = 0U; i < 15U; i++)
 80096be:	2300      	movs	r3, #0
 80096c0:	617b      	str	r3, [r7, #20]
 80096c2:	e016      	b.n	80096f2 <USB_StopDevice+0x40>
  {
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	015a      	lsls	r2, r3, #5
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	4413      	add	r3, r2
 80096cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096d0:	461a      	mov	r2, r3
 80096d2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80096d6:	6093      	str	r3, [r2, #8]
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	015a      	lsls	r2, r3, #5
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	4413      	add	r3, r2
 80096e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096e4:	461a      	mov	r2, r3
 80096e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80096ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < 15U; i++)
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	3301      	adds	r3, #1
 80096f0:	617b      	str	r3, [r7, #20]
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	2b0e      	cmp	r3, #14
 80096f6:	d9e5      	bls.n	80096c4 <USB_StopDevice+0x12>
  }

  /* Clear interrupt masks */
  USBx_DEVICE->DIEPMSK  = 0U;
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096fe:	461a      	mov	r2, r3
 8009700:	2300      	movs	r3, #0
 8009702:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK  = 0U;
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800970a:	461a      	mov	r2, r3
 800970c:	2300      	movs	r3, #0
 800970e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009716:	461a      	mov	r2, r3
 8009718:	2300      	movs	r3, #0
 800971a:	61d3      	str	r3, [r2, #28]

  /* Flush the FIFO */
  ret = USB_FlushRxFifo(USBx);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7ff f8bd 	bl	800889c <USB_FlushRxFifo>
 8009722:	4603      	mov	r3, r0
 8009724:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 8009726:	7bfb      	ldrb	r3, [r7, #15]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d001      	beq.n	8009730 <USB_StopDevice+0x7e>
  {
    return ret;
 800972c:	7bfb      	ldrb	r3, [r7, #15]
 800972e:	e00b      	b.n	8009748 <USB_StopDevice+0x96>
  }

  ret = USB_FlushTxFifo(USBx,  0x10U);
 8009730:	2110      	movs	r1, #16
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f7ff f88c 	bl	8008850 <USB_FlushTxFifo>
 8009738:	4603      	mov	r3, r0
 800973a:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <USB_StopDevice+0x94>
  {
    return ret;
 8009742:	7bfb      	ldrb	r3, [r7, #15]
 8009744:	e000      	b.n	8009748 <USB_StopDevice+0x96>
  }

  return ret;
 8009746:	7bfb      	ldrb	r3, [r7, #15]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3718      	adds	r7, #24
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009750:	b480      	push	{r7}
 8009752:	b085      	sub	sp, #20
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	460b      	mov	r3, r1
 800975a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009766:	461a      	mov	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009774:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800977c:	4619      	mov	r1, r3
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	78fb      	ldrb	r3, [r7, #3]
 8009788:	011b      	lsls	r3, r3, #4
 800978a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800978e:	4313      	orrs	r3, r2
 8009790:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097b2:	461a      	mov	r2, r3
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	f023 0302 	bic.w	r3, r3, #2
 80097c0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80097c2:	2003      	movs	r0, #3
 80097c4:	f7f6 fdf8 	bl	80003b8 <HAL_Delay>

  return HAL_OK;
 80097c8:	2300      	movs	r3, #0
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b084      	sub	sp, #16
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097e4:	461a      	mov	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	f043 0302 	orr.w	r3, r3, #2
 80097f2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80097f4:	2003      	movs	r0, #3
 80097f6:	f7f6 fddf 	bl	80003b8 <HAL_Delay>

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	695b      	ldr	r3, [r3, #20]
 8009810:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	4013      	ands	r3, r2
 800981a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800981c:	68fb      	ldr	r3, [r7, #12]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3714      	adds	r7, #20
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr

0800982a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800982a:	b480      	push	{r7}
 800982c:	b085      	sub	sp, #20
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800983c:	699b      	ldr	r3, [r3, #24]
 800983e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	4013      	ands	r3, r2
 800984c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	0c1b      	lsrs	r3, r3, #16
}
 8009852:	4618      	mov	r0, r3
 8009854:	3714      	adds	r7, #20
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr

0800985e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800985e:	b480      	push	{r7}
 8009860:	b085      	sub	sp, #20
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	68ba      	ldr	r2, [r7, #8]
 800987e:	4013      	ands	r3, r2
 8009880:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	b29b      	uxth	r3, r3
}
 8009886:	4618      	mov	r0, r3
 8009888:	3714      	adds	r7, #20
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009892:	b480      	push	{r7}
 8009894:	b085      	sub	sp, #20
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	460b      	mov	r3, r1
 800989c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80098a2:	78fb      	ldrb	r3, [r7, #3]
 80098a4:	015a      	lsls	r2, r3, #5
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	4413      	add	r3, r2
 80098aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098b8:	695b      	ldr	r3, [r3, #20]
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	4013      	ands	r3, r2
 80098be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80098c0:	68bb      	ldr	r3, [r7, #8]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3714      	adds	r7, #20
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr

080098ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80098ce:	b480      	push	{r7}
 80098d0:	b087      	sub	sp, #28
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	6078      	str	r0, [r7, #4]
 80098d6:	460b      	mov	r3, r1
 80098d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80098f2:	78fb      	ldrb	r3, [r7, #3]
 80098f4:	f003 030f 	and.w	r3, r3, #15
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	fa22 f303 	lsr.w	r3, r2, r3
 80098fe:	01db      	lsls	r3, r3, #7
 8009900:	b2db      	uxtb	r3, r3
 8009902:	693a      	ldr	r2, [r7, #16]
 8009904:	4313      	orrs	r3, r2
 8009906:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009908:	78fb      	ldrb	r3, [r7, #3]
 800990a:	015a      	lsls	r2, r3, #5
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	4413      	add	r3, r2
 8009910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	4013      	ands	r3, r2
 800991a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800991c:	68bb      	ldr	r3, [r7, #8]
}
 800991e:	4618      	mov	r0, r3
 8009920:	371c      	adds	r7, #28
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr

0800992a <USB_ClearInterrupts>:
  * @param  USBx  Selected device
  * @param  interrupt  interrupt flag
  * @retval None
  */
void  USB_ClearInterrupts(USB_OTG_GlobalTypeDef *USBx, uint32_t interrupt)
{
 800992a:	b480      	push	{r7}
 800992c:	b083      	sub	sp, #12
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	6039      	str	r1, [r7, #0]
  USBx->GINTSTS |= interrupt;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	695a      	ldr	r2, [r3, #20]
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	431a      	orrs	r2, r3
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	615a      	str	r2, [r3, #20]
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	695b      	ldr	r3, [r3, #20]
 8009958:	f003 0301 	and.w	r3, r3, #1
}
 800995c:	4618      	mov	r0, r3
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800997a:	461a      	mov	r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009988:	f023 0307 	bic.w	r3, r3, #7
 800998c:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f003 0306 	and.w	r3, r3, #6
 800999a:	2b04      	cmp	r3, #4
 800999c:	d10a      	bne.n	80099b4 <USB_ActivateSetup+0x4c>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099a4:	461a      	mov	r2, r3
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f043 0303 	orr.w	r3, r3, #3
 80099b2:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ba:	461a      	mov	r2, r3
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3714      	adds	r7, #20
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80099d8:	b480      	push	{r7}
 80099da:	b087      	sub	sp, #28
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	460b      	mov	r3, r1
 80099e2:	607a      	str	r2, [r7, #4]
 80099e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	333c      	adds	r3, #60	; 0x3c
 80099ee:	3304      	adds	r3, #4
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	4a28      	ldr	r2, [pc, #160]	; (8009a98 <USB_EP0_OutStart+0xc0>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d90a      	bls.n	8009a12 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a08:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a0c:	d101      	bne.n	8009a12 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	e03b      	b.n	8009a8a <USB_EP0_OutStart+0xb2>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a18:	461a      	mov	r2, r3
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a24:	461a      	mov	r2, r3
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2c:	691b      	ldr	r3, [r3, #16]
 8009a2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a32:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a42:	691b      	ldr	r3, [r3, #16]
 8009a44:	f043 0318 	orr.w	r3, r3, #24
 8009a48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a50:	461a      	mov	r2, r3
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009a5e:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009a60:	7afb      	ldrb	r3, [r7, #11]
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d110      	bne.n	8009a88 <USB_EP0_OutStart+0xb0>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a78:	461a      	mov	r2, r3
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009a86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	371c      	adds	r7, #28
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	4f54300a 	.word	0x4f54300a

08009a9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3301      	adds	r3, #1
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	4a13      	ldr	r2, [pc, #76]	; (8009b00 <USB_CoreReset+0x64>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d901      	bls.n	8009aba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e01b      	b.n	8009af2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	daf2      	bge.n	8009aa8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	691b      	ldr	r3, [r3, #16]
 8009aca:	f043 0201 	orr.w	r2, r3, #1
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	60fb      	str	r3, [r7, #12]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	4a09      	ldr	r2, [pc, #36]	; (8009b00 <USB_CoreReset+0x64>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d901      	bls.n	8009ae4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e006      	b.n	8009af2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	691b      	ldr	r3, [r3, #16]
 8009ae8:	f003 0301 	and.w	r3, r3, #1
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d0f0      	beq.n	8009ad2 <USB_CoreReset+0x36>

  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3714      	adds	r7, #20
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	00030d40 	.word	0x00030d40

08009b04 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b04:	b084      	sub	sp, #16
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b084      	sub	sp, #16
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
 8009b0e:	f107 001c 	add.w	r0, r7, #28
 8009b12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009b20:	461a      	mov	r2, r3
 8009b22:	2300      	movs	r3, #0
 8009b24:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b36:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b42:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d01a      	beq.n	8009b8c <USB_HostInit+0x88>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8009b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b58:	2b03      	cmp	r3, #3
 8009b5a:	d10b      	bne.n	8009b74 <USB_HostInit+0x70>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b62:	461a      	mov	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f043 0304 	orr.w	r3, r3, #4
 8009b70:	6013      	str	r3, [r2, #0]
 8009b72:	e016      	b.n	8009ba2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f023 0304 	bic.w	r3, r3, #4
 8009b88:	6013      	str	r3, [r2, #0]
 8009b8a:	e00a      	b.n	8009ba2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b92:	461a      	mov	r2, r3
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f023 0304 	bic.w	r3, r3, #4
 8009ba0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009ba2:	2110      	movs	r1, #16
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f7fe fe53 	bl	8008850 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7fe fe76 	bl	800889c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	60fb      	str	r3, [r7, #12]
 8009bb4:	e015      	b.n	8009be2 <USB_HostInit+0xde>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	015a      	lsls	r2, r3, #5
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009bc8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	015a      	lsls	r2, r3, #5
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	2300      	movs	r3, #0
 8009bda:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3301      	adds	r3, #1
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	6a3a      	ldr	r2, [r7, #32]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d8e5      	bhi.n	8009bb6 <USB_HostInit+0xb2>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8009bea:	2101      	movs	r1, #1
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f8af 	bl	8009d50 <USB_DriveVbus>

  HAL_Delay(200U);
 8009bf2:	20c8      	movs	r0, #200	; 0xc8
 8009bf4:	f7f6 fbe0 	bl	80003b8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f04f 32ff 	mov.w	r2, #4294967295
 8009c04:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00b      	beq.n	8009c2a <USB_HostInit+0x126>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c18:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a13      	ldr	r2, [pc, #76]	; (8009c6c <USB_HostInit+0x168>)
 8009c1e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a13      	ldr	r2, [pc, #76]	; (8009c70 <USB_HostInit+0x16c>)
 8009c24:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009c28:	e009      	b.n	8009c3e <USB_HostInit+0x13a>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2280      	movs	r2, #128	; 0x80
 8009c2e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a10      	ldr	r2, [pc, #64]	; (8009c74 <USB_HostInit+0x170>)
 8009c34:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	4a0f      	ldr	r2, [pc, #60]	; (8009c78 <USB_HostInit+0x174>)
 8009c3a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d105      	bne.n	8009c50 <USB_HostInit+0x14c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	f043 0210 	orr.w	r2, r3, #16
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	699a      	ldr	r2, [r3, #24]
 8009c54:	4b09      	ldr	r3, [pc, #36]	; (8009c7c <USB_HostInit+0x178>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c68:	b004      	add	sp, #16
 8009c6a:	4770      	bx	lr
 8009c6c:	01000200 	.word	0x01000200
 8009c70:	00e00300 	.word	0x00e00300
 8009c74:	00600080 	.word	0x00600080
 8009c78:	004000e0 	.word	0x004000e0
 8009c7c:	a3200008 	.word	0xa3200008

08009c80 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c96:	461a      	mov	r2, r3
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f023 0303 	bic.w	r3, r3, #3
 8009ca4:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cac:	4619      	mov	r1, r3
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	78fb      	ldrb	r3, [r7, #3]
 8009cb8:	f003 0303 	and.w	r3, r3, #3
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009cc0:	78fb      	ldrb	r3, [r7, #3]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d107      	bne.n	8009cd6 <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009cd2:	6053      	str	r3, [r2, #4]
 8009cd4:	e009      	b.n	8009cea <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 8009cd6:	78fb      	ldrb	r3, [r7, #3]
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	d106      	bne.n	8009cea <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	f241 7370 	movw	r3, #6000	; 0x1770
 8009ce8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3714      	adds	r7, #20
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009d18:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d20:	461a      	mov	r2, r3
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d28:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009d2a:	2064      	movs	r0, #100	; 0x64
 8009d2c:	f7f6 fb44 	bl	80003b8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d36:	461a      	mov	r2, r3
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d3e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009d40:	200a      	movs	r0, #10
 8009d42:	f7f6 fb39 	bl	80003b8 <HAL_Delay>

  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	460b      	mov	r3, r1
 8009d5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d60:	2300      	movs	r3, #0
 8009d62:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009d74:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d10a      	bne.n	8009d96 <USB_DriveVbus+0x46>
 8009d80:	78fb      	ldrb	r3, [r7, #3]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d107      	bne.n	8009d96 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009d94:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009da0:	d10a      	bne.n	8009db8 <USB_DriveVbus+0x68>
 8009da2:	78fb      	ldrb	r3, [r7, #3]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d107      	bne.n	8009db8 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009dae:	461a      	mov	r2, r3
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009db6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009db8:	2300      	movs	r3, #0
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3714      	adds	r7, #20
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr

08009dc6 <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009dc6:	b480      	push	{r7}
 8009dc8:	b085      	sub	sp, #20
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	0c5b      	lsrs	r3, r3, #17
 8009de4:	f003 0303 	and.w	r3, r3, #3
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3714      	adds	r7, #20
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	b29b      	uxth	r3, r3
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3714      	adds	r7, #20
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8009e16:	b480      	push	{r7}
 8009e18:	b087      	sub	sp, #28
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
 8009e1e:	4608      	mov	r0, r1
 8009e20:	4611      	mov	r1, r2
 8009e22:	461a      	mov	r2, r3
 8009e24:	4603      	mov	r3, r0
 8009e26:	70fb      	strb	r3, [r7, #3]
 8009e28:	460b      	mov	r3, r1
 8009e2a:	70bb      	strb	r3, [r7, #2]
 8009e2c:	4613      	mov	r3, r2
 8009e2e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009e30:	2300      	movs	r3, #0
 8009e32:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009e38:	78fb      	ldrb	r3, [r7, #3]
 8009e3a:	015a      	lsls	r2, r3, #5
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	4413      	add	r3, r2
 8009e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e44:	461a      	mov	r2, r3
 8009e46:	f04f 33ff 	mov.w	r3, #4294967295
 8009e4a:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009e4c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009e50:	2b03      	cmp	r3, #3
 8009e52:	f200 8083 	bhi.w	8009f5c <USB_HC_Init+0x146>
 8009e56:	a201      	add	r2, pc, #4	; (adr r2, 8009e5c <USB_HC_Init+0x46>)
 8009e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5c:	08009e6d 	.word	0x08009e6d
 8009e60:	08009f1d 	.word	0x08009f1d
 8009e64:	08009e6d 	.word	0x08009e6d
 8009e68:	08009edd 	.word	0x08009edd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e6c:	78fb      	ldrb	r3, [r7, #3]
 8009e6e:	015a      	lsls	r2, r3, #5
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	4413      	add	r3, r2
 8009e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e78:	461a      	mov	r2, r3
 8009e7a:	f240 439d 	movw	r3, #1181	; 0x49d
 8009e7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009e80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	da11      	bge.n	8009eac <USB_HC_Init+0x96>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e88:	78fb      	ldrb	r3, [r7, #3]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e94:	4619      	mov	r1, r3
 8009e96:	78fb      	ldrb	r3, [r7, #3]
 8009e98:	015a      	lsls	r2, r3, #5
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ea8:	60cb      	str	r3, [r1, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8009eaa:	e05a      	b.n	8009f62 <USB_HC_Init+0x14c>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d054      	beq.n	8009f62 <USB_HC_Init+0x14c>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8009eb8:	78fb      	ldrb	r3, [r7, #3]
 8009eba:	015a      	lsls	r2, r3, #5
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	78fb      	ldrb	r3, [r7, #3]
 8009ec8:	015a      	lsls	r2, r3, #5
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009ed8:	60cb      	str	r3, [r1, #12]
      break;
 8009eda:	e042      	b.n	8009f62 <USB_HC_Init+0x14c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009edc:	78fb      	ldrb	r3, [r7, #3]
 8009ede:	015a      	lsls	r2, r3, #5
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	4413      	add	r3, r2
 8009ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ee8:	461a      	mov	r2, r3
 8009eea:	f240 639d 	movw	r3, #1693	; 0x69d
 8009eee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009ef0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	da36      	bge.n	8009f66 <USB_HC_Init+0x150>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009ef8:	78fb      	ldrb	r3, [r7, #3]
 8009efa:	015a      	lsls	r2, r3, #5
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	4413      	add	r3, r2
 8009f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f04:	4619      	mov	r1, r3
 8009f06:	78fb      	ldrb	r3, [r7, #3]
 8009f08:	015a      	lsls	r2, r3, #5
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f18:	60cb      	str	r3, [r1, #12]
      }

      break;
 8009f1a:	e024      	b.n	8009f66 <USB_HC_Init+0x150>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009f1c:	78fb      	ldrb	r3, [r7, #3]
 8009f1e:	015a      	lsls	r2, r3, #5
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	4413      	add	r3, r2
 8009f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f28:	461a      	mov	r2, r3
 8009f2a:	f240 2325 	movw	r3, #549	; 0x225
 8009f2e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009f30:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	da18      	bge.n	8009f6a <USB_HC_Init+0x154>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009f38:	78fb      	ldrb	r3, [r7, #3]
 8009f3a:	015a      	lsls	r2, r3, #5
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	4413      	add	r3, r2
 8009f40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f44:	4619      	mov	r1, r3
 8009f46:	78fb      	ldrb	r3, [r7, #3]
 8009f48:	015a      	lsls	r2, r3, #5
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009f58:	60cb      	str	r3, [r1, #12]
      }
      break;
 8009f5a:	e006      	b.n	8009f6a <USB_HC_Init+0x154>

    default:
      ret = HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8009f60:	e004      	b.n	8009f6c <USB_HC_Init+0x156>
      break;
 8009f62:	bf00      	nop
 8009f64:	e002      	b.n	8009f6c <USB_HC_Init+0x156>
      break;
 8009f66:	bf00      	nop
 8009f68:	e000      	b.n	8009f6c <USB_HC_Init+0x156>
      break;
 8009f6a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f72:	4618      	mov	r0, r3
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f7a:	699a      	ldr	r2, [r3, #24]
 8009f7c:	78fb      	ldrb	r3, [r7, #3]
 8009f7e:	f003 030f 	and.w	r3, r3, #15
 8009f82:	2101      	movs	r1, #1
 8009f84:	fa01 f303 	lsl.w	r3, r1, r3
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	699b      	ldr	r3, [r3, #24]
 8009f90:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009f98:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	da03      	bge.n	8009fa8 <USB_HC_Init+0x192>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009fa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fa4:	613b      	str	r3, [r7, #16]
 8009fa6:	e001      	b.n	8009fac <USB_HC_Init+0x196>
  }
  else
  {
    HCcharEpDir = 0U;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8009fac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009fb0:	2b02      	cmp	r3, #2
 8009fb2:	d103      	bne.n	8009fbc <USB_HC_Init+0x1a6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009fb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009fb8:	60fb      	str	r3, [r7, #12]
 8009fba:	e001      	b.n	8009fc0 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fc0:	78fb      	ldrb	r3, [r7, #3]
 8009fc2:	015a      	lsls	r2, r3, #5
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	4413      	add	r3, r2
 8009fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fcc:	4619      	mov	r1, r3
 8009fce:	787b      	ldrb	r3, [r7, #1]
 8009fd0:	059b      	lsls	r3, r3, #22
 8009fd2:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009fd6:	78bb      	ldrb	r3, [r7, #2]
 8009fd8:	02db      	lsls	r3, r3, #11
 8009fda:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fde:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009fe0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009fe4:	049b      	lsls	r3, r3, #18
 8009fe6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009fea:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009fec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009fee:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009ff2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	431a      	orrs	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009ffc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8009ffe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a002:	2b03      	cmp	r3, #3
 800a004:	d110      	bne.n	800a028 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a006:	78fb      	ldrb	r3, [r7, #3]
 800a008:	015a      	lsls	r2, r3, #5
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	4413      	add	r3, r2
 800a00e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a012:	4619      	mov	r1, r3
 800a014:	78fb      	ldrb	r3, [r7, #3]
 800a016:	015a      	lsls	r2, r3, #5
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	4413      	add	r3, r2
 800a01c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a026:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	371c      	adds	r7, #28
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b08c      	sub	sp, #48	; 0x30
 800a03a:	af02      	add	r7, sp, #8
 800a03c:	60f8      	str	r0, [r7, #12]
 800a03e:	60b9      	str	r1, [r7, #8]
 800a040:	4613      	mov	r3, r2
 800a042:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	785b      	ldrb	r3, [r3, #1]
 800a04c:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a04e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a052:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USB_OTG_SPEED_HIGH))
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d029      	beq.n	800a0b4 <USB_HC_StartXfer+0x7e>
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	791b      	ldrb	r3, [r3, #4]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d125      	bne.n	800a0b4 <USB_HC_StartXfer+0x7e>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800a068:	79fb      	ldrb	r3, [r7, #7]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d10b      	bne.n	800a086 <USB_HC_StartXfer+0x50>
 800a06e:	68bb      	ldr	r3, [r7, #8]
 800a070:	795b      	ldrb	r3, [r3, #5]
 800a072:	2b01      	cmp	r3, #1
 800a074:	d107      	bne.n	800a086 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	785b      	ldrb	r3, [r3, #1]
 800a07a:	4619      	mov	r1, r3
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f000 fa3d 	bl	800a4fc <USB_DoPing>
      return HAL_OK;
 800a082:	2300      	movs	r3, #0
 800a084:	e117      	b.n	800a2b6 <USB_HC_StartXfer+0x280>
    }
    else if (dma == 1U)
 800a086:	79fb      	ldrb	r3, [r7, #7]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d113      	bne.n	800a0b4 <USB_HC_StartXfer+0x7e>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	015a      	lsls	r2, r3, #5
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	4413      	add	r3, r2
 800a094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a098:	4619      	mov	r1, r3
 800a09a:	69fb      	ldr	r3, [r7, #28]
 800a09c:	015a      	lsls	r2, r3, #5
 800a09e:	6a3b      	ldr	r3, [r7, #32]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a0ac:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	691b      	ldr	r3, [r3, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d018      	beq.n	800a0ee <USB_HC_StartXfer+0xb8>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	68ba      	ldr	r2, [r7, #8]
 800a0c2:	8912      	ldrh	r2, [r2, #8]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	8912      	ldrh	r2, [r2, #8]
 800a0cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a0d0:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a0d2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a0d4:	8b7b      	ldrh	r3, [r7, #26]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d90b      	bls.n	800a0f2 <USB_HC_StartXfer+0xbc>
    {
      num_packets = max_hc_pkt_count;
 800a0da:	8b7b      	ldrh	r3, [r7, #26]
 800a0dc:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a0de:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	8912      	ldrh	r2, [r2, #8]
 800a0e4:	fb02 f203 	mul.w	r2, r2, r3
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	611a      	str	r2, [r3, #16]
 800a0ec:	e001      	b.n	800a0f2 <USB_HC_StartXfer+0xbc>
    }
  }
  else
  {
    num_packets = 1U;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	78db      	ldrb	r3, [r3, #3]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d006      	beq.n	800a108 <USB_HC_StartXfer+0xd2>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a0fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0fc:	68ba      	ldr	r2, [r7, #8]
 800a0fe:	8912      	ldrh	r2, [r2, #8]
 800a100:	fb02 f203 	mul.w	r2, r2, r3
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	015a      	lsls	r2, r3, #5
 800a10c:	6a3b      	ldr	r3, [r7, #32]
 800a10e:	4413      	add	r3, r2
 800a110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a114:	4618      	mov	r0, r3
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a11e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a120:	04d9      	lsls	r1, r3, #19
 800a122:	4b67      	ldr	r3, [pc, #412]	; (800a2c0 <USB_HC_StartXfer+0x28a>)
 800a124:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a126:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	7a9b      	ldrb	r3, [r3, #10]
 800a12c:	075b      	lsls	r3, r3, #29
 800a12e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a132:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a134:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800a136:	79fb      	ldrb	r3, [r7, #7]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d009      	beq.n	800a150 <USB_HC_StartXfer+0x11a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	015a      	lsls	r2, r3, #5
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	4413      	add	r3, r2
 800a144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a148:	461a      	mov	r2, r3
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a150:	6a3b      	ldr	r3, [r7, #32]
 800a152:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f003 0301 	and.w	r3, r3, #1
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bf0c      	ite	eq
 800a160:	2301      	moveq	r3, #1
 800a162:	2300      	movne	r3, #0
 800a164:	b2db      	uxtb	r3, r3
 800a166:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	015a      	lsls	r2, r3, #5
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	4413      	add	r3, r2
 800a170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a174:	4619      	mov	r1, r3
 800a176:	69fb      	ldr	r3, [r7, #28]
 800a178:	015a      	lsls	r2, r3, #5
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	4413      	add	r3, r2
 800a17e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a188:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a18a:	69fb      	ldr	r3, [r7, #28]
 800a18c:	015a      	lsls	r2, r3, #5
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	4413      	add	r3, r2
 800a192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a196:	4619      	mov	r1, r3
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	015a      	lsls	r2, r3, #5
 800a19c:	6a3b      	ldr	r3, [r7, #32]
 800a19e:	4413      	add	r3, r2
 800a1a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	7e7b      	ldrb	r3, [r7, #25]
 800a1a8:	075b      	lsls	r3, r3, #29
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	015a      	lsls	r2, r3, #5
 800a1b2:	6a3b      	ldr	r3, [r7, #32]
 800a1b4:	4413      	add	r3, r2
 800a1b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a41      	ldr	r2, [pc, #260]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1be:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a1c0:	4b40      	ldr	r3, [pc, #256]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a1c8:	4a3e      	ldr	r2, [pc, #248]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1ca:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	78db      	ldrb	r3, [r3, #3]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d006      	beq.n	800a1e2 <USB_HC_StartXfer+0x1ac>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a1d4:	4b3b      	ldr	r3, [pc, #236]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1dc:	4a39      	ldr	r2, [pc, #228]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1de:	6013      	str	r3, [r2, #0]
 800a1e0:	e005      	b.n	800a1ee <USB_HC_StartXfer+0x1b8>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a1e2:	4b38      	ldr	r3, [pc, #224]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a1ea:	4a36      	ldr	r2, [pc, #216]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1ec:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a1ee:	4b35      	ldr	r3, [pc, #212]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a1f6:	4a33      	ldr	r2, [pc, #204]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a1f8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	015a      	lsls	r2, r3, #5
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	4413      	add	r3, r2
 800a202:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a206:	461a      	mov	r2, r3
 800a208:	4b2e      	ldr	r3, [pc, #184]	; (800a2c4 <USB_HC_StartXfer+0x28e>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800a20e:	79fb      	ldrb	r3, [r7, #7]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d14f      	bne.n	800a2b4 <USB_HC_StartXfer+0x27e>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	78db      	ldrb	r3, [r3, #3]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d14b      	bne.n	800a2b4 <USB_HC_StartXfer+0x27e>
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	691b      	ldr	r3, [r3, #16]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d047      	beq.n	800a2b4 <USB_HC_StartXfer+0x27e>
    {
      switch (hc->ep_type)
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	79db      	ldrb	r3, [r3, #7]
 800a228:	2b03      	cmp	r3, #3
 800a22a:	d831      	bhi.n	800a290 <USB_HC_StartXfer+0x25a>
 800a22c:	a201      	add	r2, pc, #4	; (adr r2, 800a234 <USB_HC_StartXfer+0x1fe>)
 800a22e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a232:	bf00      	nop
 800a234:	0800a245 	.word	0x0800a245
 800a238:	0800a269 	.word	0x0800a269
 800a23c:	0800a245 	.word	0x0800a245
 800a240:	0800a269 	.word	0x0800a269
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	3303      	adds	r3, #3
 800a24a:	089b      	lsrs	r3, r3, #2
 800a24c:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a24e:	8afa      	ldrh	r2, [r7, #22]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a254:	b29b      	uxth	r3, r3
 800a256:	429a      	cmp	r2, r3
 800a258:	d91c      	bls.n	800a294 <USB_HC_StartXfer+0x25e>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	699b      	ldr	r3, [r3, #24]
 800a25e:	f043 0220 	orr.w	r2, r3, #32
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	619a      	str	r2, [r3, #24]
          }
          break;
 800a266:	e015      	b.n	800a294 <USB_HC_StartXfer+0x25e>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	691b      	ldr	r3, [r3, #16]
 800a26c:	3303      	adds	r3, #3
 800a26e:	089b      	lsrs	r3, r3, #2
 800a270:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a272:	8afa      	ldrh	r2, [r7, #22]
 800a274:	6a3b      	ldr	r3, [r7, #32]
 800a276:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	429a      	cmp	r2, r3
 800a280:	d90a      	bls.n	800a298 <USB_HC_StartXfer+0x262>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	699b      	ldr	r3, [r3, #24]
 800a286:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	619a      	str	r2, [r3, #24]
          }
          break;
 800a28e:	e003      	b.n	800a298 <USB_HC_StartXfer+0x262>

        default:
          break;
 800a290:	bf00      	nop
 800a292:	e002      	b.n	800a29a <USB_HC_StartXfer+0x264>
          break;
 800a294:	bf00      	nop
 800a296:	e000      	b.n	800a29a <USB_HC_StartXfer+0x264>
          break;
 800a298:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	68d9      	ldr	r1, [r3, #12]
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	785a      	ldrb	r2, [r3, #1]
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	b298      	uxth	r0, r3
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	9300      	str	r3, [sp, #0]
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	68f8      	ldr	r0, [r7, #12]
 800a2b0:	f7ff f8c5 	bl	800943e <USB_WritePacket>
    }
  }

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3728      	adds	r7, #40	; 0x28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	1ff80000 	.word	0x1ff80000
 800a2c4:	200001f8 	.word	0x200001f8

0800a2c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	b29b      	uxth	r3, r3
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3714      	adds	r7, #20
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr

0800a2ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a2ea:	b480      	push	{r7}
 800a2ec:	b087      	sub	sp, #28
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	6078      	str	r0, [r7, #4]
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a2fa:	78fb      	ldrb	r3, [r7, #3]
 800a2fc:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a2fe:	2300      	movs	r3, #0
 800a300:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	015a      	lsls	r2, r3, #5
 800a306:	693b      	ldr	r3, [r7, #16]
 800a308:	4413      	add	r3, r2
 800a30a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	0c9b      	lsrs	r3, r3, #18
 800a312:	f003 0303 	and.w	r3, r3, #3
 800a316:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d002      	beq.n	800a324 <USB_HC_Halt+0x3a>
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	2b02      	cmp	r3, #2
 800a322:	d171      	bne.n	800a408 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	015a      	lsls	r2, r3, #5
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	4413      	add	r3, r2
 800a32c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a330:	4619      	mov	r1, r3
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	015a      	lsls	r2, r3, #5
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	4413      	add	r3, r2
 800a33a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a344:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a34a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d146      	bne.n	800a3e0 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	015a      	lsls	r2, r3, #5
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	4413      	add	r3, r2
 800a35a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a35e:	4619      	mov	r1, r3
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	015a      	lsls	r2, r3, #5
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	4413      	add	r3, r2
 800a368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a372:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	015a      	lsls	r2, r3, #5
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	4413      	add	r3, r2
 800a37c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a380:	4619      	mov	r1, r3
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	015a      	lsls	r2, r3, #5
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	4413      	add	r3, r2
 800a38a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a394:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	015a      	lsls	r2, r3, #5
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	4413      	add	r3, r2
 800a39e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	015a      	lsls	r2, r3, #5
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a3b6:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	617b      	str	r3, [r7, #20]
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a3c4:	d81e      	bhi.n	800a404 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	015a      	lsls	r2, r3, #5
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a3d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a3dc:	d0ec      	beq.n	800a3b8 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a3de:	e086      	b.n	800a4ee <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	015a      	lsls	r2, r3, #5
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	015a      	lsls	r2, r3, #5
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	4413      	add	r3, r2
 800a3f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a400:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a402:	e074      	b.n	800a4ee <USB_HC_Halt+0x204>
          break;
 800a404:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a406:	e072      	b.n	800a4ee <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	015a      	lsls	r2, r3, #5
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	4413      	add	r3, r2
 800a410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a414:	4619      	mov	r1, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	015a      	lsls	r2, r3, #5
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	4413      	add	r3, r2
 800a41e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a428:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a436:	2b00      	cmp	r3, #0
 800a438:	d146      	bne.n	800a4c8 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	015a      	lsls	r2, r3, #5
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	4413      	add	r3, r2
 800a442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a446:	4619      	mov	r1, r3
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	015a      	lsls	r2, r3, #5
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	4413      	add	r3, r2
 800a450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a45a:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	015a      	lsls	r2, r3, #5
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	4413      	add	r3, r2
 800a464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a468:	4619      	mov	r1, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	015a      	lsls	r2, r3, #5
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	4413      	add	r3, r2
 800a472:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a47c:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	015a      	lsls	r2, r3, #5
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	4413      	add	r3, r2
 800a486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a48a:	4619      	mov	r1, r3
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	015a      	lsls	r2, r3, #5
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	4413      	add	r3, r2
 800a494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a49e:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	617b      	str	r3, [r7, #20]
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a4ac:	d81e      	bhi.n	800a4ec <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4c4:	d0ec      	beq.n	800a4a0 <USB_HC_Halt+0x1b6>
 800a4c6:	e012      	b.n	800a4ee <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	015a      	lsls	r2, r3, #5
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4d4:	4619      	mov	r1, r3
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	015a      	lsls	r2, r3, #5
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	4413      	add	r3, r2
 800a4de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4e8:	600b      	str	r3, [r1, #0]
 800a4ea:	e000      	b.n	800a4ee <USB_HC_Halt+0x204>
          break;
 800a4ec:	bf00      	nop
    }
  }

  return HAL_OK;
 800a4ee:	2300      	movs	r3, #0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	371c      	adds	r7, #28
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b087      	sub	sp, #28
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	460b      	mov	r3, r1
 800a506:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a50c:	78fb      	ldrb	r3, [r7, #3]
 800a50e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a510:	2301      	movs	r3, #1
 800a512:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	015a      	lsls	r2, r3, #5
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	4413      	add	r3, r2
 800a51c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a520:	4619      	mov	r1, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	04da      	lsls	r2, r3, #19
 800a526:	4b12      	ldr	r3, [pc, #72]	; (800a570 <USB_DoPing+0x74>)
 800a528:	4013      	ands	r3, r2
 800a52a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a52e:	610b      	str	r3, [r1, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	015a      	lsls	r2, r3, #5
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	4413      	add	r3, r2
 800a538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a546:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a54e:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	015a      	lsls	r2, r3, #5
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	4413      	add	r3, r2
 800a558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a55c:	461a      	mov	r2, r3
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	371c      	adds	r7, #28
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr
 800a570:	1ff80000 	.word	0x1ff80000

0800a574 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b086      	sub	sp, #24
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a580:	2300      	movs	r3, #0
 800a582:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7fd ffb6 	bl	80084f6 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a58a:	2110      	movs	r1, #16
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f7fe f95f 	bl	8008850 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f7fe f982 	bl	800889c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a598:	2300      	movs	r3, #0
 800a59a:	613b      	str	r3, [r7, #16]
 800a59c:	e01f      	b.n	800a5de <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	015a      	lsls	r2, r3, #5
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5b4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5bc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a5c4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	015a      	lsls	r2, r3, #5
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	613b      	str	r3, [r7, #16]
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	2b0f      	cmp	r3, #15
 800a5e2:	d9dc      	bls.n	800a59e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	613b      	str	r3, [r7, #16]
 800a5e8:	e034      	b.n	800a654 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	015a      	lsls	r2, r3, #5
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a600:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a608:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a610:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a61e:	461a      	mov	r2, r3
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	3301      	adds	r3, #1
 800a628:	617b      	str	r3, [r7, #20]
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a630:	d80c      	bhi.n	800a64c <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	015a      	lsls	r2, r3, #5
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	4413      	add	r3, r2
 800a63a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a644:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a648:	d0ec      	beq.n	800a624 <USB_StopHost+0xb0>
 800a64a:	e000      	b.n	800a64e <USB_StopHost+0xda>
        break;
 800a64c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	3301      	adds	r3, #1
 800a652:	613b      	str	r3, [r7, #16]
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	2b0f      	cmp	r3, #15
 800a658:	d9c7      	bls.n	800a5ea <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a660:	461a      	mov	r2, r3
 800a662:	f04f 33ff 	mov.w	r3, #4294967295
 800a666:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f04f 32ff 	mov.w	r2, #4294967295
 800a66e:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7fd ff2f 	bl	80084d4 <USB_EnableGlobalInt>

  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <USB_ActivateRemoteWakeup>:
  * @brief  USB_ActivateRemoteWakeup active remote wakeup signalling
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	60fb      	str	r3, [r7, #12]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d10a      	bne.n	800a6b2 <USB_ActivateRemoteWakeup+0x32>
  {
    /* active Remote wakeup signalling */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_RWUSIG;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	f043 0301 	orr.w	r3, r3, #1
 800a6b0:	6053      	str	r3, [r2, #4]
  }

  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3714      	adds	r7, #20
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <USB_DeActivateRemoteWakeup>:
  * @brief  USB_DeActivateRemoteWakeup de-active remote wakeup signalling
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	60fb      	str	r3, [r7, #12]

  /* active Remote wakeup signalling */
  USBx_DEVICE->DCTL &= ~(USB_OTG_DCTL_RWUSIG);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	f023 0301 	bic.w	r3, r3, #1
 800a6e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6e2:	2300      	movs	r3, #0
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3714      	adds	r7, #20
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <L6470_nCS_High>:
#include <L6470_Driver.h>

extern SPI_HandleTypeDef hspi1;

void L6470_nCS_High(void)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	2108      	movs	r1, #8
 800a6f8:	4802      	ldr	r0, [pc, #8]	; (800a704 <L6470_nCS_High+0x14>)
 800a6fa:	f7f7 fbc9 	bl	8001e90 <HAL_GPIO_WritePin>
}
 800a6fe:	bf00      	nop
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	40020800 	.word	0x40020800

0800a708 <L6470_nCS_Low>:

void L6470_nCS_Low(void)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 800a70c:	2200      	movs	r2, #0
 800a70e:	2108      	movs	r1, #8
 800a710:	4802      	ldr	r0, [pc, #8]	; (800a71c <L6470_nCS_Low+0x14>)
 800a712:	f7f7 fbbd 	bl	8001e90 <HAL_GPIO_WritePin>
}
 800a716:	bf00      	nop
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop
 800a71c:	40020800 	.word	0x40020800

0800a720 <L6470_SetParam>:

uint8_t L6470_SetParam(uint8_t param, uint8_t *pData, uint8_t length, uint8_t driverPos)
{
 800a720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a724:	b088      	sub	sp, #32
 800a726:	af00      	add	r7, sp, #0
 800a728:	6039      	str	r1, [r7, #0]
 800a72a:	4611      	mov	r1, r2
 800a72c:	461a      	mov	r2, r3
 800a72e:	4603      	mov	r3, r0
 800a730:	71fb      	strb	r3, [r7, #7]
 800a732:	460b      	mov	r3, r1
 800a734:	71bb      	strb	r3, [r7, #6]
 800a736:	4613      	mov	r3, r2
 800a738:	717b      	strb	r3, [r7, #5]
 800a73a:	466b      	mov	r3, sp
 800a73c:	469a      	mov	sl, r3
	uint8_t txData[numberOfDrivers * (length + 1)];
 800a73e:	79bb      	ldrb	r3, [r7, #6]
 800a740:	3301      	adds	r3, #1
 800a742:	005e      	lsls	r6, r3, #1
 800a744:	1e73      	subs	r3, r6, #1
 800a746:	613b      	str	r3, [r7, #16]
 800a748:	4633      	mov	r3, r6
 800a74a:	461a      	mov	r2, r3
 800a74c:	f04f 0300 	mov.w	r3, #0
 800a750:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800a754:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800a758:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800a75c:	4633      	mov	r3, r6
 800a75e:	461a      	mov	r2, r3
 800a760:	f04f 0300 	mov.w	r3, #0
 800a764:	00dd      	lsls	r5, r3, #3
 800a766:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a76a:	00d4      	lsls	r4, r2, #3
 800a76c:	4633      	mov	r3, r6
 800a76e:	3307      	adds	r3, #7
 800a770:	08db      	lsrs	r3, r3, #3
 800a772:	00db      	lsls	r3, r3, #3
 800a774:	ebad 0d03 	sub.w	sp, sp, r3
 800a778:	466b      	mov	r3, sp
 800a77a:	3300      	adds	r3, #0
 800a77c:	60fb      	str	r3, [r7, #12]
	uint8_t offset;

	for (int var = 0; var < sizeof(txData); ++var)
 800a77e:	2300      	movs	r3, #0
 800a780:	61fb      	str	r3, [r7, #28]
 800a782:	e007      	b.n	800a794 <L6470_SetParam+0x74>
	{
		txData[var] = 0;
 800a784:	68fa      	ldr	r2, [r7, #12]
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	4413      	add	r3, r2
 800a78a:	2200      	movs	r2, #0
 800a78c:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800a78e:	69fb      	ldr	r3, [r7, #28]
 800a790:	3301      	adds	r3, #1
 800a792:	61fb      	str	r3, [r7, #28]
 800a794:	4632      	mov	r2, r6
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d8f3      	bhi.n	800a784 <L6470_SetParam+0x64>
	}

	if (length > 3)
 800a79c:	79bb      	ldrb	r3, [r7, #6]
 800a79e:	2b03      	cmp	r3, #3
 800a7a0:	d901      	bls.n	800a7a6 <L6470_SetParam+0x86>
	{
		return L6470_ERROR;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	e036      	b.n	800a814 <L6470_SetParam+0xf4>
	}
	else
	{
		offset = numberOfDrivers - driverPos;
 800a7a6:	797b      	ldrb	r3, [r7, #5]
 800a7a8:	f1c3 0302 	rsb	r3, r3, #2
 800a7ac:	72fb      	strb	r3, [r7, #11]
		txData[offset] = param;
 800a7ae:	7afb      	ldrb	r3, [r7, #11]
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	79f9      	ldrb	r1, [r7, #7]
 800a7b4:	54d1      	strb	r1, [r2, r3]
		for (int i = offset + numberOfDrivers; i <= (length * numberOfDrivers) + 1; i += numberOfDrivers)
 800a7b6:	7afb      	ldrb	r3, [r7, #11]
 800a7b8:	3302      	adds	r3, #2
 800a7ba:	61bb      	str	r3, [r7, #24]
 800a7bc:	e00c      	b.n	800a7d8 <L6470_SetParam+0xb8>
		{
			txData[i] = *pData;
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	7819      	ldrb	r1, [r3, #0]
 800a7c2:	68fa      	ldr	r2, [r7, #12]
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	460a      	mov	r2, r1
 800a7ca:	701a      	strb	r2, [r3, #0]
			++pData;
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	603b      	str	r3, [r7, #0]
		for (int i = offset + numberOfDrivers; i <= (length * numberOfDrivers) + 1; i += numberOfDrivers)
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	3302      	adds	r3, #2
 800a7d6:	61bb      	str	r3, [r7, #24]
 800a7d8:	79bb      	ldrb	r3, [r7, #6]
 800a7da:	005b      	lsls	r3, r3, #1
 800a7dc:	1c5a      	adds	r2, r3, #1
 800a7de:	69bb      	ldr	r3, [r7, #24]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	daec      	bge.n	800a7be <L6470_SetParam+0x9e>
		}

		for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	617b      	str	r3, [r7, #20]
 800a7e8:	e00e      	b.n	800a808 <L6470_SetParam+0xe8>
		{
			L6470_nCS_Low();
 800a7ea:	f7ff ff8d 	bl	800a708 <L6470_nCS_Low>
			HAL_SPI_Transmit(SPI_PORT, &txData[i], numberOfDrivers, 100);
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	18d1      	adds	r1, r2, r3
 800a7f4:	2364      	movs	r3, #100	; 0x64
 800a7f6:	2202      	movs	r2, #2
 800a7f8:	4809      	ldr	r0, [pc, #36]	; (800a820 <L6470_SetParam+0x100>)
 800a7fa:	f7f9 fd14 	bl	8004226 <HAL_SPI_Transmit>
			L6470_nCS_High();
 800a7fe:	f7ff ff77 	bl	800a6f0 <L6470_nCS_High>
		for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	3302      	adds	r3, #2
 800a806:	617b      	str	r3, [r7, #20]
 800a808:	4633      	mov	r3, r6
 800a80a:	085a      	lsrs	r2, r3, #1
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d2eb      	bcs.n	800a7ea <L6470_SetParam+0xca>
		}

		return L6470_OK;
 800a812:	2301      	movs	r3, #1
 800a814:	46d5      	mov	sp, sl
	}

}	// L6470_SetParam
 800a816:	4618      	mov	r0, r3
 800a818:	3720      	adds	r7, #32
 800a81a:	46bd      	mov	sp, r7
 800a81c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a820:	200007f0 	.word	0x200007f0

0800a824 <L6470_GetParam>:

void L6470_GetParam(uint8_t param, uint8_t *pData, uint8_t length, uint8_t driverPos)
{
 800a824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a828:	b087      	sub	sp, #28
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6039      	str	r1, [r7, #0]
 800a82e:	4611      	mov	r1, r2
 800a830:	461a      	mov	r2, r3
 800a832:	4603      	mov	r3, r0
 800a834:	71fb      	strb	r3, [r7, #7]
 800a836:	460b      	mov	r3, r1
 800a838:	71bb      	strb	r3, [r7, #6]
 800a83a:	4613      	mov	r3, r2
 800a83c:	717b      	strb	r3, [r7, #5]
 800a83e:	466b      	mov	r3, sp
 800a840:	461e      	mov	r6, r3
	uint8_t rxData[length * numberOfDrivers];
 800a842:	79bb      	ldrb	r3, [r7, #6]
 800a844:	0059      	lsls	r1, r3, #1
 800a846:	1e4b      	subs	r3, r1, #1
 800a848:	613b      	str	r3, [r7, #16]
 800a84a:	460b      	mov	r3, r1
 800a84c:	461a      	mov	r2, r3
 800a84e:	f04f 0300 	mov.w	r3, #0
 800a852:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800a856:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800a85a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800a85e:	460b      	mov	r3, r1
 800a860:	461a      	mov	r2, r3
 800a862:	f04f 0300 	mov.w	r3, #0
 800a866:	00dd      	lsls	r5, r3, #3
 800a868:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a86c:	00d4      	lsls	r4, r2, #3
 800a86e:	460b      	mov	r3, r1
 800a870:	3307      	adds	r3, #7
 800a872:	08db      	lsrs	r3, r3, #3
 800a874:	00db      	lsls	r3, r3, #3
 800a876:	ebad 0d03 	sub.w	sp, sp, r3
 800a87a:	466b      	mov	r3, sp
 800a87c:	3300      	adds	r3, #0
 800a87e:	60fb      	str	r3, [r7, #12]
	uint8_t offset;
	uint8_t txData[numberOfDrivers] = { 0, 0 };
 800a880:	2300      	movs	r3, #0
 800a882:	723b      	strb	r3, [r7, #8]
 800a884:	2300      	movs	r3, #0
 800a886:	727b      	strb	r3, [r7, #9]

	offset = numberOfDrivers - driverPos;
 800a888:	797b      	ldrb	r3, [r7, #5]
 800a88a:	f1c3 0302 	rsb	r3, r3, #2
 800a88e:	72fb      	strb	r3, [r7, #11]
	txData[offset] = 0x20 | param;
 800a890:	7afb      	ldrb	r3, [r7, #11]
 800a892:	79fa      	ldrb	r2, [r7, #7]
 800a894:	f042 0220 	orr.w	r2, r2, #32
 800a898:	b2d2      	uxtb	r2, r2
 800a89a:	f107 0118 	add.w	r1, r7, #24
 800a89e:	440b      	add	r3, r1
 800a8a0:	f803 2c10 	strb.w	r2, [r3, #-16]

	L6470_nCS_Low();
 800a8a4:	f7ff ff30 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[0], numberOfDrivers, 100);
 800a8a8:	f107 0108 	add.w	r1, r7, #8
 800a8ac:	2364      	movs	r3, #100	; 0x64
 800a8ae:	2202      	movs	r2, #2
 800a8b0:	4817      	ldr	r0, [pc, #92]	; (800a910 <L6470_GetParam+0xec>)
 800a8b2:	f7f9 fcb8 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800a8b6:	f7ff ff1b 	bl	800a6f0 <L6470_nCS_High>

	L6470_nCS_Low();
 800a8ba:	f7ff ff25 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Receive(SPI_PORT, &rxData[0], (length * numberOfDrivers), 100);
 800a8be:	68f9      	ldr	r1, [r7, #12]
 800a8c0:	79bb      	ldrb	r3, [r7, #6]
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	005b      	lsls	r3, r3, #1
 800a8c6:	b29a      	uxth	r2, r3
 800a8c8:	2364      	movs	r3, #100	; 0x64
 800a8ca:	4811      	ldr	r0, [pc, #68]	; (800a910 <L6470_GetParam+0xec>)
 800a8cc:	f7f9 fddd 	bl	800448a <HAL_SPI_Receive>
	L6470_nCS_Low();
 800a8d0:	f7ff ff1a 	bl	800a708 <L6470_nCS_Low>

	for (int i = 0; i < length; ++i)
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	617b      	str	r3, [r7, #20]
 800a8d8:	e00f      	b.n	800a8fa <L6470_GetParam+0xd6>
	{
		*pData = rxData[(i * length) + offset];
 800a8da:	79bb      	ldrb	r3, [r7, #6]
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	fb02 f203 	mul.w	r2, r2, r3
 800a8e2:	7afb      	ldrb	r3, [r7, #11]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	5cd2      	ldrb	r2, [r2, r3]
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	701a      	strb	r2, [r3, #0]
		++pData;
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < length; ++i)
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	617b      	str	r3, [r7, #20]
 800a8fa:	79ba      	ldrb	r2, [r7, #6]
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	dceb      	bgt.n	800a8da <L6470_GetParam+0xb6>
 800a902:	46b5      	mov	sp, r6
	}

}
 800a904:	bf00      	nop
 800a906:	371c      	adds	r7, #28
 800a908:	46bd      	mov	sp, r7
 800a90a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a90e:	bf00      	nop
 800a910:	200007f0 	.word	0x200007f0

0800a914 <L6470_Run>:

void L6470_Run(uint32_t speed, uint8_t dir, uint8_t driverPos)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b08c      	sub	sp, #48	; 0x30
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	460b      	mov	r3, r1
 800a91e:	70fb      	strb	r3, [r7, #3]
 800a920:	4613      	mov	r3, r2
 800a922:	70bb      	strb	r3, [r7, #2]
	uint8_t txData[4 * numberOfDrivers];
	uint8_t speedArray[3];
	uint8_t offset, a = 0;
 800a924:	2300      	movs	r3, #0
 800a926:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int var = 0; var < sizeof(txData); ++var)
 800a92a:	2300      	movs	r3, #0
 800a92c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a92e:	e008      	b.n	800a942 <L6470_Run+0x2e>
	{
		txData[var] = 0;
 800a930:	f107 0210 	add.w	r2, r7, #16
 800a934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a936:	4413      	add	r3, r2
 800a938:	2200      	movs	r2, #0
 800a93a:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800a93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a93e:	3301      	adds	r3, #1
 800a940:	62bb      	str	r3, [r7, #40]	; 0x28
 800a942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a944:	2b07      	cmp	r3, #7
 800a946:	d9f3      	bls.n	800a930 <L6470_Run+0x1c>
	}

	offset = numberOfDrivers - driverPos;
 800a948:	78bb      	ldrb	r3, [r7, #2]
 800a94a:	f1c3 0302 	rsb	r3, r3, #2
 800a94e:	76fb      	strb	r3, [r7, #27]

	for (int i = 2; i >= 0; --i)
 800a950:	2302      	movs	r3, #2
 800a952:	627b      	str	r3, [r7, #36]	; 0x24
 800a954:	e00d      	b.n	800a972 <L6470_Run+0x5e>
	{
		speedArray[i] = (uint8_t) (speed & 0x000000FF);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	b2d9      	uxtb	r1, r3
 800a95a:	f107 020c 	add.w	r2, r7, #12
 800a95e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a960:	4413      	add	r3, r2
 800a962:	460a      	mov	r2, r1
 800a964:	701a      	strb	r2, [r3, #0]
		speed = speed >> 8;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	0a1b      	lsrs	r3, r3, #8
 800a96a:	607b      	str	r3, [r7, #4]
	for (int i = 2; i >= 0; --i)
 800a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96e:	3b01      	subs	r3, #1
 800a970:	627b      	str	r3, [r7, #36]	; 0x24
 800a972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a974:	2b00      	cmp	r3, #0
 800a976:	daee      	bge.n	800a956 <L6470_Run+0x42>
	}

	txData[offset] = 0x50 | dir;
 800a978:	7efb      	ldrb	r3, [r7, #27]
 800a97a:	78fa      	ldrb	r2, [r7, #3]
 800a97c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800a980:	b2d2      	uxtb	r2, r2
 800a982:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800a986:	440b      	add	r3, r1
 800a988:	f803 2c20 	strb.w	r2, [r3, #-32]

	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800a98c:	7efb      	ldrb	r3, [r7, #27]
 800a98e:	3302      	adds	r3, #2
 800a990:	623b      	str	r3, [r7, #32]
 800a992:	e014      	b.n	800a9be <L6470_Run+0xaa>
	{
		txData[i] = speedArray[a];
 800a994:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a998:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a99c:	4413      	add	r3, r2
 800a99e:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 800a9a2:	f107 0210 	add.w	r2, r7, #16
 800a9a6:	6a3b      	ldr	r3, [r7, #32]
 800a9a8:	4413      	add	r3, r2
 800a9aa:	460a      	mov	r2, r1
 800a9ac:	701a      	strb	r2, [r3, #0]
		++a;
 800a9ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800a9b8:	6a3b      	ldr	r3, [r7, #32]
 800a9ba:	3302      	adds	r3, #2
 800a9bc:	623b      	str	r3, [r7, #32]
 800a9be:	6a3b      	ldr	r3, [r7, #32]
 800a9c0:	2b09      	cmp	r3, #9
 800a9c2:	dde7      	ble.n	800a994 <L6470_Run+0x80>
	}

	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	61fb      	str	r3, [r7, #28]
 800a9c8:	e00f      	b.n	800a9ea <L6470_Run+0xd6>
	{

		L6470_nCS_Low();
 800a9ca:	f7ff fe9d 	bl	800a708 <L6470_nCS_Low>
		HAL_SPI_Transmit(SPI_PORT, &txData[i], numberOfDrivers, 100);
 800a9ce:	f107 0210 	add.w	r2, r7, #16
 800a9d2:	69fb      	ldr	r3, [r7, #28]
 800a9d4:	18d1      	adds	r1, r2, r3
 800a9d6:	2364      	movs	r3, #100	; 0x64
 800a9d8:	2202      	movs	r2, #2
 800a9da:	4807      	ldr	r0, [pc, #28]	; (800a9f8 <L6470_Run+0xe4>)
 800a9dc:	f7f9 fc23 	bl	8004226 <HAL_SPI_Transmit>
		L6470_nCS_High();
 800a9e0:	f7ff fe86 	bl	800a6f0 <L6470_nCS_High>
	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	3302      	adds	r3, #2
 800a9e8:	61fb      	str	r3, [r7, #28]
 800a9ea:	69fb      	ldr	r3, [r7, #28]
 800a9ec:	2b04      	cmp	r3, #4
 800a9ee:	d9ec      	bls.n	800a9ca <L6470_Run+0xb6>

	}

}	// L6470_Run
 800a9f0:	bf00      	nop
 800a9f2:	3730      	adds	r7, #48	; 0x30
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	200007f0 	.word	0x200007f0

0800a9fc <L6470_Move>:

void L6470_Move(uint32_t steps, uint8_t dir, uint8_t driverPos)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b08c      	sub	sp, #48	; 0x30
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	460b      	mov	r3, r1
 800aa06:	70fb      	strb	r3, [r7, #3]
 800aa08:	4613      	mov	r3, r2
 800aa0a:	70bb      	strb	r3, [r7, #2]
	uint8_t txData[4 * numberOfDrivers];
	uint8_t stepsArray[3];
	uint8_t offset, a = 0;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int var = 0; var < sizeof(txData); ++var)
 800aa12:	2300      	movs	r3, #0
 800aa14:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa16:	e008      	b.n	800aa2a <L6470_Move+0x2e>
	{
		txData[var] = 0;
 800aa18:	f107 0210 	add.w	r2, r7, #16
 800aa1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa1e:	4413      	add	r3, r2
 800aa20:	2200      	movs	r2, #0
 800aa22:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800aa24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa26:	3301      	adds	r3, #1
 800aa28:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa2c:	2b07      	cmp	r3, #7
 800aa2e:	d9f3      	bls.n	800aa18 <L6470_Move+0x1c>
	}

	offset = numberOfDrivers - driverPos;
 800aa30:	78bb      	ldrb	r3, [r7, #2]
 800aa32:	f1c3 0302 	rsb	r3, r3, #2
 800aa36:	76fb      	strb	r3, [r7, #27]

	for (int i = 2; i >= 0; --i)
 800aa38:	2302      	movs	r3, #2
 800aa3a:	627b      	str	r3, [r7, #36]	; 0x24
 800aa3c:	e00d      	b.n	800aa5a <L6470_Move+0x5e>
	{
		stepsArray[i] = (uint8_t) (steps & 0x000000FF);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	b2d9      	uxtb	r1, r3
 800aa42:	f107 020c 	add.w	r2, r7, #12
 800aa46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa48:	4413      	add	r3, r2
 800aa4a:	460a      	mov	r2, r1
 800aa4c:	701a      	strb	r2, [r3, #0]
		steps = steps >> 8;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	0a1b      	lsrs	r3, r3, #8
 800aa52:	607b      	str	r3, [r7, #4]
	for (int i = 2; i >= 0; --i)
 800aa54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa56:	3b01      	subs	r3, #1
 800aa58:	627b      	str	r3, [r7, #36]	; 0x24
 800aa5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	daee      	bge.n	800aa3e <L6470_Move+0x42>
	}

	txData[offset] = 0x40 | dir;
 800aa60:	7efb      	ldrb	r3, [r7, #27]
 800aa62:	78fa      	ldrb	r2, [r7, #3]
 800aa64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa68:	b2d2      	uxtb	r2, r2
 800aa6a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800aa6e:	440b      	add	r3, r1
 800aa70:	f803 2c20 	strb.w	r2, [r3, #-32]

	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800aa74:	7efb      	ldrb	r3, [r7, #27]
 800aa76:	3302      	adds	r3, #2
 800aa78:	623b      	str	r3, [r7, #32]
 800aa7a:	e014      	b.n	800aaa6 <L6470_Move+0xaa>
	{
		txData[i] = stepsArray[a];
 800aa7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa80:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800aa84:	4413      	add	r3, r2
 800aa86:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 800aa8a:	f107 0210 	add.w	r2, r7, #16
 800aa8e:	6a3b      	ldr	r3, [r7, #32]
 800aa90:	4413      	add	r3, r2
 800aa92:	460a      	mov	r2, r1
 800aa94:	701a      	strb	r2, [r3, #0]
		++a;
 800aa96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800aaa0:	6a3b      	ldr	r3, [r7, #32]
 800aaa2:	3302      	adds	r3, #2
 800aaa4:	623b      	str	r3, [r7, #32]
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	2b09      	cmp	r3, #9
 800aaaa:	dde7      	ble.n	800aa7c <L6470_Move+0x80>
	}

	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800aaac:	2300      	movs	r3, #0
 800aaae:	61fb      	str	r3, [r7, #28]
 800aab0:	e00f      	b.n	800aad2 <L6470_Move+0xd6>
	{

		L6470_nCS_Low();
 800aab2:	f7ff fe29 	bl	800a708 <L6470_nCS_Low>
		HAL_SPI_Transmit(SPI_PORT, &txData[i], numberOfDrivers, 100);
 800aab6:	f107 0210 	add.w	r2, r7, #16
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	18d1      	adds	r1, r2, r3
 800aabe:	2364      	movs	r3, #100	; 0x64
 800aac0:	2202      	movs	r2, #2
 800aac2:	4807      	ldr	r0, [pc, #28]	; (800aae0 <L6470_Move+0xe4>)
 800aac4:	f7f9 fbaf 	bl	8004226 <HAL_SPI_Transmit>
		L6470_nCS_High();
 800aac8:	f7ff fe12 	bl	800a6f0 <L6470_nCS_High>
	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	3302      	adds	r3, #2
 800aad0:	61fb      	str	r3, [r7, #28]
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	2b04      	cmp	r3, #4
 800aad6:	d9ec      	bls.n	800aab2 <L6470_Move+0xb6>

	}

}	// L6470_Move
 800aad8:	bf00      	nop
 800aada:	3730      	adds	r7, #48	; 0x30
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	200007f0 	.word	0x200007f0

0800aae4 <L6470_GoTo>:


void L6470_GoTo(uint32_t pos, uint8_t driverPos)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b08c      	sub	sp, #48	; 0x30
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	460b      	mov	r3, r1
 800aaee:	70fb      	strb	r3, [r7, #3]
	uint8_t txData[4 * numberOfDrivers];
	uint8_t posArray[3];
	uint8_t offset, a = 0;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int var = 0; var < sizeof(txData); ++var)
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	62bb      	str	r3, [r7, #40]	; 0x28
 800aafa:	e008      	b.n	800ab0e <L6470_GoTo+0x2a>
	{
		txData[var] = 0;
 800aafc:	f107 0210 	add.w	r2, r7, #16
 800ab00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab02:	4413      	add	r3, r2
 800ab04:	2200      	movs	r2, #0
 800ab06:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800ab08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab10:	2b07      	cmp	r3, #7
 800ab12:	d9f3      	bls.n	800aafc <L6470_GoTo+0x18>
	}

	offset = numberOfDrivers - driverPos;
 800ab14:	78fb      	ldrb	r3, [r7, #3]
 800ab16:	f1c3 0302 	rsb	r3, r3, #2
 800ab1a:	76fb      	strb	r3, [r7, #27]

	for (int i = 2; i >= 0; --i)
 800ab1c:	2302      	movs	r3, #2
 800ab1e:	627b      	str	r3, [r7, #36]	; 0x24
 800ab20:	e00d      	b.n	800ab3e <L6470_GoTo+0x5a>
	{
		posArray[i] = (uint8_t) (pos & 0x000000FF);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	b2d9      	uxtb	r1, r3
 800ab26:	f107 020c 	add.w	r2, r7, #12
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab2c:	4413      	add	r3, r2
 800ab2e:	460a      	mov	r2, r1
 800ab30:	701a      	strb	r2, [r3, #0]
		pos = pos >> 8;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	0a1b      	lsrs	r3, r3, #8
 800ab36:	607b      	str	r3, [r7, #4]
	for (int i = 2; i >= 0; --i)
 800ab38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3a:	3b01      	subs	r3, #1
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ab3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	daee      	bge.n	800ab22 <L6470_GoTo+0x3e>
	}

	txData[offset] = 0x60;
 800ab44:	7efb      	ldrb	r3, [r7, #27]
 800ab46:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ab4a:	4413      	add	r3, r2
 800ab4c:	2260      	movs	r2, #96	; 0x60
 800ab4e:	f803 2c20 	strb.w	r2, [r3, #-32]

	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800ab52:	7efb      	ldrb	r3, [r7, #27]
 800ab54:	3302      	adds	r3, #2
 800ab56:	623b      	str	r3, [r7, #32]
 800ab58:	e014      	b.n	800ab84 <L6470_GoTo+0xa0>
	{
		txData[i] = posArray[a];
 800ab5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab5e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ab62:	4413      	add	r3, r2
 800ab64:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 800ab68:	f107 0210 	add.w	r2, r7, #16
 800ab6c:	6a3b      	ldr	r3, [r7, #32]
 800ab6e:	4413      	add	r3, r2
 800ab70:	460a      	mov	r2, r1
 800ab72:	701a      	strb	r2, [r3, #0]
		++a;
 800ab74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab78:	3301      	adds	r3, #1
 800ab7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800ab7e:	6a3b      	ldr	r3, [r7, #32]
 800ab80:	3302      	adds	r3, #2
 800ab82:	623b      	str	r3, [r7, #32]
 800ab84:	6a3b      	ldr	r3, [r7, #32]
 800ab86:	2b09      	cmp	r3, #9
 800ab88:	dde7      	ble.n	800ab5a <L6470_GoTo+0x76>
	}

	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	61fb      	str	r3, [r7, #28]
 800ab8e:	e00f      	b.n	800abb0 <L6470_GoTo+0xcc>
	{

		L6470_nCS_Low();
 800ab90:	f7ff fdba 	bl	800a708 <L6470_nCS_Low>
		HAL_SPI_Transmit(SPI_PORT, &txData[i], numberOfDrivers, 100);
 800ab94:	f107 0210 	add.w	r2, r7, #16
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	18d1      	adds	r1, r2, r3
 800ab9c:	2364      	movs	r3, #100	; 0x64
 800ab9e:	2202      	movs	r2, #2
 800aba0:	4807      	ldr	r0, [pc, #28]	; (800abc0 <L6470_GoTo+0xdc>)
 800aba2:	f7f9 fb40 	bl	8004226 <HAL_SPI_Transmit>
		L6470_nCS_High();
 800aba6:	f7ff fda3 	bl	800a6f0 <L6470_nCS_High>
	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	3302      	adds	r3, #2
 800abae:	61fb      	str	r3, [r7, #28]
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	2b04      	cmp	r3, #4
 800abb4:	d9ec      	bls.n	800ab90 <L6470_GoTo+0xac>

	}

}	// L6470_Goto
 800abb6:	bf00      	nop
 800abb8:	3730      	adds	r7, #48	; 0x30
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	200007f0 	.word	0x200007f0

0800abc4 <L6470_GoToDir>:

void L6470_GoToDir(uint32_t pos, uint8_t dir, uint8_t driverPos)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b08c      	sub	sp, #48	; 0x30
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	70fb      	strb	r3, [r7, #3]
 800abd0:	4613      	mov	r3, r2
 800abd2:	70bb      	strb	r3, [r7, #2]
	uint8_t txData[4 * numberOfDrivers];
	uint8_t posArray[3];
	uint8_t offset, a = 0;
 800abd4:	2300      	movs	r3, #0
 800abd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int var = 0; var < sizeof(txData); ++var)
 800abda:	2300      	movs	r3, #0
 800abdc:	62bb      	str	r3, [r7, #40]	; 0x28
 800abde:	e008      	b.n	800abf2 <L6470_GoToDir+0x2e>
	{
		txData[var] = 0;
 800abe0:	f107 0210 	add.w	r2, r7, #16
 800abe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe6:	4413      	add	r3, r2
 800abe8:	2200      	movs	r2, #0
 800abea:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800abec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abee:	3301      	adds	r3, #1
 800abf0:	62bb      	str	r3, [r7, #40]	; 0x28
 800abf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf4:	2b07      	cmp	r3, #7
 800abf6:	d9f3      	bls.n	800abe0 <L6470_GoToDir+0x1c>
	}

	offset = numberOfDrivers - driverPos;
 800abf8:	78bb      	ldrb	r3, [r7, #2]
 800abfa:	f1c3 0302 	rsb	r3, r3, #2
 800abfe:	76fb      	strb	r3, [r7, #27]

	for (int i = 2; i >= 0; --i)
 800ac00:	2302      	movs	r3, #2
 800ac02:	627b      	str	r3, [r7, #36]	; 0x24
 800ac04:	e00d      	b.n	800ac22 <L6470_GoToDir+0x5e>
	{
		posArray[i] = (uint8_t) (pos & 0x000000FF);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	b2d9      	uxtb	r1, r3
 800ac0a:	f107 020c 	add.w	r2, r7, #12
 800ac0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac10:	4413      	add	r3, r2
 800ac12:	460a      	mov	r2, r1
 800ac14:	701a      	strb	r2, [r3, #0]
		pos = pos >> 8;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	0a1b      	lsrs	r3, r3, #8
 800ac1a:	607b      	str	r3, [r7, #4]
	for (int i = 2; i >= 0; --i)
 800ac1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	627b      	str	r3, [r7, #36]	; 0x24
 800ac22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	daee      	bge.n	800ac06 <L6470_GoToDir+0x42>
	}

	txData[offset] = 0x60 | dir;
 800ac28:	7efb      	ldrb	r3, [r7, #27]
 800ac2a:	78fa      	ldrb	r2, [r7, #3]
 800ac2c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800ac30:	b2d2      	uxtb	r2, r2
 800ac32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800ac36:	440b      	add	r3, r1
 800ac38:	f803 2c20 	strb.w	r2, [r3, #-32]

	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800ac3c:	7efb      	ldrb	r3, [r7, #27]
 800ac3e:	3302      	adds	r3, #2
 800ac40:	623b      	str	r3, [r7, #32]
 800ac42:	e014      	b.n	800ac6e <L6470_GoToDir+0xaa>
	{
		txData[i] = posArray[a];
 800ac44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac48:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ac4c:	4413      	add	r3, r2
 800ac4e:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 800ac52:	f107 0210 	add.w	r2, r7, #16
 800ac56:	6a3b      	ldr	r3, [r7, #32]
 800ac58:	4413      	add	r3, r2
 800ac5a:	460a      	mov	r2, r1
 800ac5c:	701a      	strb	r2, [r3, #0]
		++a;
 800ac5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac62:	3301      	adds	r3, #1
 800ac64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = offset + numberOfDrivers; i <= (4 * numberOfDrivers) + 1; i += numberOfDrivers)
 800ac68:	6a3b      	ldr	r3, [r7, #32]
 800ac6a:	3302      	adds	r3, #2
 800ac6c:	623b      	str	r3, [r7, #32]
 800ac6e:	6a3b      	ldr	r3, [r7, #32]
 800ac70:	2b09      	cmp	r3, #9
 800ac72:	dde7      	ble.n	800ac44 <L6470_GoToDir+0x80>
	}

	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800ac74:	2300      	movs	r3, #0
 800ac76:	61fb      	str	r3, [r7, #28]
 800ac78:	e00f      	b.n	800ac9a <L6470_GoToDir+0xd6>
	{
		L6470_nCS_Low();
 800ac7a:	f7ff fd45 	bl	800a708 <L6470_nCS_Low>
		HAL_SPI_Transmit(SPI_PORT, &txData[i], numberOfDrivers, 100);
 800ac7e:	f107 0210 	add.w	r2, r7, #16
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	18d1      	adds	r1, r2, r3
 800ac86:	2364      	movs	r3, #100	; 0x64
 800ac88:	2202      	movs	r2, #2
 800ac8a:	4807      	ldr	r0, [pc, #28]	; (800aca8 <L6470_GoToDir+0xe4>)
 800ac8c:	f7f9 facb 	bl	8004226 <HAL_SPI_Transmit>
		L6470_nCS_High();
 800ac90:	f7ff fd2e 	bl	800a6f0 <L6470_nCS_High>
	for (int i = 0; i <= sizeof(txData) / numberOfDrivers; i += numberOfDrivers)
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	3302      	adds	r3, #2
 800ac98:	61fb      	str	r3, [r7, #28]
 800ac9a:	69fb      	ldr	r3, [r7, #28]
 800ac9c:	2b04      	cmp	r3, #4
 800ac9e:	d9ec      	bls.n	800ac7a <L6470_GoToDir+0xb6>
	}

}	// L6470_GoToDir
 800aca0:	bf00      	nop
 800aca2:	3730      	adds	r7, #48	; 0x30
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	200007f0 	.word	0x200007f0

0800acac <L6470_GoMark>:

void L6470_GoMark(uint8_t driverPos)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	4603      	mov	r3, r0
 800acb4:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800acb6:	2300      	movs	r3, #0
 800acb8:	60fb      	str	r3, [r7, #12]
 800acba:	e008      	b.n	800acce <L6470_GoMark+0x22>
	{
		txData[var] = 0;
 800acbc:	f107 0208 	add.w	r2, r7, #8
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	4413      	add	r3, r2
 800acc4:	2200      	movs	r2, #0
 800acc6:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	3301      	adds	r3, #1
 800accc:	60fb      	str	r3, [r7, #12]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d9f3      	bls.n	800acbc <L6470_GoMark+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0x78;
 800acd4:	79fb      	ldrb	r3, [r7, #7]
 800acd6:	f1c3 0302 	rsb	r3, r3, #2
 800acda:	f107 0210 	add.w	r2, r7, #16
 800acde:	4413      	add	r3, r2
 800ace0:	2278      	movs	r2, #120	; 0x78
 800ace2:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800ace6:	f7ff fd0f 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800acea:	79fb      	ldrb	r3, [r7, #7]
 800acec:	f1c3 0302 	rsb	r3, r3, #2
 800acf0:	f107 0208 	add.w	r2, r7, #8
 800acf4:	18d1      	adds	r1, r2, r3
 800acf6:	2364      	movs	r3, #100	; 0x64
 800acf8:	2202      	movs	r2, #2
 800acfa:	4804      	ldr	r0, [pc, #16]	; (800ad0c <L6470_GoMark+0x60>)
 800acfc:	f7f9 fa93 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800ad00:	f7ff fcf6 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_GoMark
 800ad04:	bf00      	nop
 800ad06:	3710      	adds	r7, #16
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	200007f0 	.word	0x200007f0

0800ad10 <L6470_ResetPos>:

void L6470_ResetPos(uint8_t driverPos)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b084      	sub	sp, #16
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	4603      	mov	r3, r0
 800ad18:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	60fb      	str	r3, [r7, #12]
 800ad1e:	e008      	b.n	800ad32 <L6470_ResetPos+0x22>
	{
		txData[var] = 0;
 800ad20:	f107 0208 	add.w	r2, r7, #8
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	4413      	add	r3, r2
 800ad28:	2200      	movs	r2, #0
 800ad2a:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	3301      	adds	r3, #1
 800ad30:	60fb      	str	r3, [r7, #12]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d9f3      	bls.n	800ad20 <L6470_ResetPos+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xD8;;
 800ad38:	79fb      	ldrb	r3, [r7, #7]
 800ad3a:	f1c3 0302 	rsb	r3, r3, #2
 800ad3e:	f107 0210 	add.w	r2, r7, #16
 800ad42:	4413      	add	r3, r2
 800ad44:	22d8      	movs	r2, #216	; 0xd8
 800ad46:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800ad4a:	f7ff fcdd 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800ad4e:	79fb      	ldrb	r3, [r7, #7]
 800ad50:	f1c3 0302 	rsb	r3, r3, #2
 800ad54:	f107 0208 	add.w	r2, r7, #8
 800ad58:	18d1      	adds	r1, r2, r3
 800ad5a:	2364      	movs	r3, #100	; 0x64
 800ad5c:	2202      	movs	r2, #2
 800ad5e:	4804      	ldr	r0, [pc, #16]	; (800ad70 <L6470_ResetPos+0x60>)
 800ad60:	f7f9 fa61 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800ad64:	f7ff fcc4 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_ResetPos
 800ad68:	bf00      	nop
 800ad6a:	3710      	adds	r7, #16
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	200007f0 	.word	0x200007f0

0800ad74 <L6470_ResetDevice>:

void L6470_ResetDevice(uint8_t driverPos)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800ad7e:	2300      	movs	r3, #0
 800ad80:	60fb      	str	r3, [r7, #12]
 800ad82:	e008      	b.n	800ad96 <L6470_ResetDevice+0x22>
	{
		txData[var] = 0;
 800ad84:	f107 0208 	add.w	r2, r7, #8
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	3301      	adds	r3, #1
 800ad94:	60fb      	str	r3, [r7, #12]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d9f3      	bls.n	800ad84 <L6470_ResetDevice+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xC0;;
 800ad9c:	79fb      	ldrb	r3, [r7, #7]
 800ad9e:	f1c3 0302 	rsb	r3, r3, #2
 800ada2:	f107 0210 	add.w	r2, r7, #16
 800ada6:	4413      	add	r3, r2
 800ada8:	22c0      	movs	r2, #192	; 0xc0
 800adaa:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800adae:	f7ff fcab 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800adb2:	79fb      	ldrb	r3, [r7, #7]
 800adb4:	f1c3 0302 	rsb	r3, r3, #2
 800adb8:	f107 0208 	add.w	r2, r7, #8
 800adbc:	18d1      	adds	r1, r2, r3
 800adbe:	2364      	movs	r3, #100	; 0x64
 800adc0:	2202      	movs	r2, #2
 800adc2:	4804      	ldr	r0, [pc, #16]	; (800add4 <L6470_ResetDevice+0x60>)
 800adc4:	f7f9 fa2f 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800adc8:	f7ff fc92 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_ResetDevice
 800adcc:	bf00      	nop
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}
 800add4:	200007f0 	.word	0x200007f0

0800add8 <L6470_SoftStop>:

void L6470_SoftStop(uint8_t driverPos)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	4603      	mov	r3, r0
 800ade0:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800ade2:	2300      	movs	r3, #0
 800ade4:	60fb      	str	r3, [r7, #12]
 800ade6:	e008      	b.n	800adfa <L6470_SoftStop+0x22>
	{
		txData[var] = 0;
 800ade8:	f107 0208 	add.w	r2, r7, #8
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	4413      	add	r3, r2
 800adf0:	2200      	movs	r2, #0
 800adf2:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	3301      	adds	r3, #1
 800adf8:	60fb      	str	r3, [r7, #12]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d9f3      	bls.n	800ade8 <L6470_SoftStop+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xB0;;
 800ae00:	79fb      	ldrb	r3, [r7, #7]
 800ae02:	f1c3 0302 	rsb	r3, r3, #2
 800ae06:	f107 0210 	add.w	r2, r7, #16
 800ae0a:	4413      	add	r3, r2
 800ae0c:	22b0      	movs	r2, #176	; 0xb0
 800ae0e:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800ae12:	f7ff fc79 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800ae16:	79fb      	ldrb	r3, [r7, #7]
 800ae18:	f1c3 0302 	rsb	r3, r3, #2
 800ae1c:	f107 0208 	add.w	r2, r7, #8
 800ae20:	18d1      	adds	r1, r2, r3
 800ae22:	2364      	movs	r3, #100	; 0x64
 800ae24:	2202      	movs	r2, #2
 800ae26:	4804      	ldr	r0, [pc, #16]	; (800ae38 <L6470_SoftStop+0x60>)
 800ae28:	f7f9 f9fd 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800ae2c:	f7ff fc60 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_SoftStop
 800ae30:	bf00      	nop
 800ae32:	3710      	adds	r7, #16
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}
 800ae38:	200007f0 	.word	0x200007f0

0800ae3c <L6470_HardStop>:

void L6470_HardStop(uint8_t driverPos)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	4603      	mov	r3, r0
 800ae44:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800ae46:	2300      	movs	r3, #0
 800ae48:	60fb      	str	r3, [r7, #12]
 800ae4a:	e008      	b.n	800ae5e <L6470_HardStop+0x22>
	{
		txData[var] = 0;
 800ae4c:	f107 0208 	add.w	r2, r7, #8
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	4413      	add	r3, r2
 800ae54:	2200      	movs	r2, #0
 800ae56:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	60fb      	str	r3, [r7, #12]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d9f3      	bls.n	800ae4c <L6470_HardStop+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xB8;;
 800ae64:	79fb      	ldrb	r3, [r7, #7]
 800ae66:	f1c3 0302 	rsb	r3, r3, #2
 800ae6a:	f107 0210 	add.w	r2, r7, #16
 800ae6e:	4413      	add	r3, r2
 800ae70:	22b8      	movs	r2, #184	; 0xb8
 800ae72:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800ae76:	f7ff fc47 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800ae7a:	79fb      	ldrb	r3, [r7, #7]
 800ae7c:	f1c3 0302 	rsb	r3, r3, #2
 800ae80:	f107 0208 	add.w	r2, r7, #8
 800ae84:	18d1      	adds	r1, r2, r3
 800ae86:	2364      	movs	r3, #100	; 0x64
 800ae88:	2202      	movs	r2, #2
 800ae8a:	4804      	ldr	r0, [pc, #16]	; (800ae9c <L6470_HardStop+0x60>)
 800ae8c:	f7f9 f9cb 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800ae90:	f7ff fc2e 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_HardStop
 800ae94:	bf00      	nop
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	200007f0 	.word	0x200007f0

0800aea0 <L6470_SoftHiZ>:

void L6470_SoftHiZ(uint8_t driverPos)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	4603      	mov	r3, r0
 800aea8:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800aeaa:	2300      	movs	r3, #0
 800aeac:	60fb      	str	r3, [r7, #12]
 800aeae:	e008      	b.n	800aec2 <L6470_SoftHiZ+0x22>
	{
		txData[var] = 0;
 800aeb0:	f107 0208 	add.w	r2, r7, #8
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	2200      	movs	r2, #0
 800aeba:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	3301      	adds	r3, #1
 800aec0:	60fb      	str	r3, [r7, #12]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d9f3      	bls.n	800aeb0 <L6470_SoftHiZ+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xA0;;
 800aec8:	79fb      	ldrb	r3, [r7, #7]
 800aeca:	f1c3 0302 	rsb	r3, r3, #2
 800aece:	f107 0210 	add.w	r2, r7, #16
 800aed2:	4413      	add	r3, r2
 800aed4:	22a0      	movs	r2, #160	; 0xa0
 800aed6:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800aeda:	f7ff fc15 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800aede:	79fb      	ldrb	r3, [r7, #7]
 800aee0:	f1c3 0302 	rsb	r3, r3, #2
 800aee4:	f107 0208 	add.w	r2, r7, #8
 800aee8:	18d1      	adds	r1, r2, r3
 800aeea:	2364      	movs	r3, #100	; 0x64
 800aeec:	2202      	movs	r2, #2
 800aeee:	4804      	ldr	r0, [pc, #16]	; (800af00 <L6470_SoftHiZ+0x60>)
 800aef0:	f7f9 f999 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800aef4:	f7ff fbfc 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_SoftHiZ
 800aef8:	bf00      	nop
 800aefa:	3710      	adds	r7, #16
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}
 800af00:	200007f0 	.word	0x200007f0

0800af04 <L6470_HardHiZ>:

void L6470_HardHiZ(uint8_t driverPos)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	4603      	mov	r3, r0
 800af0c:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[numberOfDrivers];

	for (int var = 0; var < sizeof(txData); ++var)
 800af0e:	2300      	movs	r3, #0
 800af10:	60fb      	str	r3, [r7, #12]
 800af12:	e008      	b.n	800af26 <L6470_HardHiZ+0x22>
	{
		txData[var] = 0;
 800af14:	f107 0208 	add.w	r2, r7, #8
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	4413      	add	r3, r2
 800af1c:	2200      	movs	r2, #0
 800af1e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < sizeof(txData); ++var)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	3301      	adds	r3, #1
 800af24:	60fb      	str	r3, [r7, #12]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d9f3      	bls.n	800af14 <L6470_HardHiZ+0x10>
	}

	txData[numberOfDrivers - driverPos] = 0xA8;;
 800af2c:	79fb      	ldrb	r3, [r7, #7]
 800af2e:	f1c3 0302 	rsb	r3, r3, #2
 800af32:	f107 0210 	add.w	r2, r7, #16
 800af36:	4413      	add	r3, r2
 800af38:	22a8      	movs	r2, #168	; 0xa8
 800af3a:	f803 2c08 	strb.w	r2, [r3, #-8]

	L6470_nCS_Low();
 800af3e:	f7ff fbe3 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[numberOfDrivers - driverPos], numberOfDrivers, 100);
 800af42:	79fb      	ldrb	r3, [r7, #7]
 800af44:	f1c3 0302 	rsb	r3, r3, #2
 800af48:	f107 0208 	add.w	r2, r7, #8
 800af4c:	18d1      	adds	r1, r2, r3
 800af4e:	2364      	movs	r3, #100	; 0x64
 800af50:	2202      	movs	r2, #2
 800af52:	4804      	ldr	r0, [pc, #16]	; (800af64 <L6470_HardHiZ+0x60>)
 800af54:	f7f9 f967 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800af58:	f7ff fbca 	bl	800a6f0 <L6470_nCS_High>

}	// L6470_HardHiZ
 800af5c:	bf00      	nop
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	200007f0 	.word	0x200007f0

0800af68 <L6470_GetStatus>:

void L6470_GetStatus(uint8_t *pData, uint8_t driverPos)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	70fb      	strb	r3, [r7, #3]
	uint8_t rxData[2 * numberOfDrivers];
	uint8_t offset;
	uint8_t txData[numberOfDrivers] = { 0, 0 };
 800af74:	2300      	movs	r3, #0
 800af76:	723b      	strb	r3, [r7, #8]
 800af78:	2300      	movs	r3, #0
 800af7a:	727b      	strb	r3, [r7, #9]

	offset = numberOfDrivers - driverPos;
 800af7c:	78fb      	ldrb	r3, [r7, #3]
 800af7e:	f1c3 0302 	rsb	r3, r3, #2
 800af82:	74fb      	strb	r3, [r7, #19]
	txData[offset] = 0xD0;
 800af84:	7cfb      	ldrb	r3, [r7, #19]
 800af86:	f107 0218 	add.w	r2, r7, #24
 800af8a:	4413      	add	r3, r2
 800af8c:	22d0      	movs	r2, #208	; 0xd0
 800af8e:	f803 2c10 	strb.w	r2, [r3, #-16]

	L6470_nCS_Low();
 800af92:	f7ff fbb9 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Transmit(SPI_PORT, &txData[0], numberOfDrivers, 100);
 800af96:	f107 0108 	add.w	r1, r7, #8
 800af9a:	2364      	movs	r3, #100	; 0x64
 800af9c:	2202      	movs	r2, #2
 800af9e:	4815      	ldr	r0, [pc, #84]	; (800aff4 <L6470_GetStatus+0x8c>)
 800afa0:	f7f9 f941 	bl	8004226 <HAL_SPI_Transmit>
	L6470_nCS_High();
 800afa4:	f7ff fba4 	bl	800a6f0 <L6470_nCS_High>

	L6470_nCS_Low();
 800afa8:	f7ff fbae 	bl	800a708 <L6470_nCS_Low>
	HAL_SPI_Receive(SPI_PORT, &rxData[0], (2 * numberOfDrivers), 100);
 800afac:	f107 010c 	add.w	r1, r7, #12
 800afb0:	2364      	movs	r3, #100	; 0x64
 800afb2:	2204      	movs	r2, #4
 800afb4:	480f      	ldr	r0, [pc, #60]	; (800aff4 <L6470_GetStatus+0x8c>)
 800afb6:	f7f9 fa68 	bl	800448a <HAL_SPI_Receive>
	L6470_nCS_Low();
 800afba:	f7ff fba5 	bl	800a708 <L6470_nCS_Low>

	for (int i = 0; i < 2; ++i)
 800afbe:	2300      	movs	r3, #0
 800afc0:	617b      	str	r3, [r7, #20]
 800afc2:	e010      	b.n	800afe6 <L6470_GetStatus+0x7e>
	{
		*pData = rxData[(i * 2) + offset];
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	005a      	lsls	r2, r3, #1
 800afc8:	7cfb      	ldrb	r3, [r7, #19]
 800afca:	4413      	add	r3, r2
 800afcc:	f107 0218 	add.w	r2, r7, #24
 800afd0:	4413      	add	r3, r2
 800afd2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	701a      	strb	r2, [r3, #0]
		++pData;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	3301      	adds	r3, #1
 800afde:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 2; ++i)
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	3301      	adds	r3, #1
 800afe4:	617b      	str	r3, [r7, #20]
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	2b01      	cmp	r3, #1
 800afea:	ddeb      	ble.n	800afc4 <L6470_GetStatus+0x5c>
	}
}	// L6470_GetStatus
 800afec:	bf00      	nop
 800afee:	3718      	adds	r7, #24
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}
 800aff4:	200007f0 	.word	0x200007f0

0800aff8 <HAL_UART_RxCpltCallback>:
static uint16_t rxIndex, handlerUartFlag;


// UART Interrupt
void  HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b084      	sub	sp, #16
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a3b      	ldr	r2, [pc, #236]	; (800b0f4 <HAL_UART_RxCpltCallback+0xfc>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d16f      	bne.n	800b0ea <HAL_UART_RxCpltCallback+0xf2>
	{
		if ((rxChar == ('\r')) || (rxChar == ('\n')))
 800b00a:	4b3b      	ldr	r3, [pc, #236]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	2b0d      	cmp	r3, #13
 800b010:	d003      	beq.n	800b01a <HAL_UART_RxCpltCallback+0x22>
 800b012:	4b39      	ldr	r3, [pc, #228]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	2b0a      	cmp	r3, #10
 800b018:	d129      	bne.n	800b06e <HAL_UART_RxCpltCallback+0x76>
		{
			rxBuffer[rxIndex] = rxChar;
 800b01a:	4b38      	ldr	r3, [pc, #224]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b01c:	881b      	ldrh	r3, [r3, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	4b35      	ldr	r3, [pc, #212]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b022:	7819      	ldrb	r1, [r3, #0]
 800b024:	4b36      	ldr	r3, [pc, #216]	; (800b100 <HAL_UART_RxCpltCallback+0x108>)
 800b026:	5499      	strb	r1, [r3, r2]
			HAL_UART_Transmit(&uartP, &rxChar, 1, 500);
 800b028:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b02c:	2201      	movs	r2, #1
 800b02e:	4932      	ldr	r1, [pc, #200]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b030:	4834      	ldr	r0, [pc, #208]	; (800b104 <HAL_UART_RxCpltCallback+0x10c>)
 800b032:	f7fb fbeb 	bl	800680c <HAL_UART_Transmit>
			for (int a = 0; a < rxIndex + 1; ++a) {
 800b036:	2300      	movs	r3, #0
 800b038:	60fb      	str	r3, [r7, #12]
 800b03a:	e00b      	b.n	800b054 <HAL_UART_RxCpltCallback+0x5c>
				handlerUart[a] = rxBuffer[a];
 800b03c:	4a30      	ldr	r2, [pc, #192]	; (800b100 <HAL_UART_RxCpltCallback+0x108>)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	4413      	add	r3, r2
 800b042:	7819      	ldrb	r1, [r3, #0]
 800b044:	4a30      	ldr	r2, [pc, #192]	; (800b108 <HAL_UART_RxCpltCallback+0x110>)
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	4413      	add	r3, r2
 800b04a:	460a      	mov	r2, r1
 800b04c:	701a      	strb	r2, [r3, #0]
			for (int a = 0; a < rxIndex + 1; ++a) {
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	3301      	adds	r3, #1
 800b052:	60fb      	str	r3, [r7, #12]
 800b054:	4b29      	ldr	r3, [pc, #164]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b056:	881b      	ldrh	r3, [r3, #0]
 800b058:	1c5a      	adds	r2, r3, #1
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	429a      	cmp	r2, r3
 800b05e:	dced      	bgt.n	800b03c <HAL_UART_RxCpltCallback+0x44>
			}
			handlerUartFlag = 1;
 800b060:	4b2a      	ldr	r3, [pc, #168]	; (800b10c <HAL_UART_RxCpltCallback+0x114>)
 800b062:	2201      	movs	r2, #1
 800b064:	801a      	strh	r2, [r3, #0]
			rxIndex = 0;
 800b066:	4b25      	ldr	r3, [pc, #148]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b068:	2200      	movs	r2, #0
 800b06a:	801a      	strh	r2, [r3, #0]
 800b06c:	e038      	b.n	800b0e0 <HAL_UART_RxCpltCallback+0xe8>
		}
		else if ((rxChar == '\b') && rxIndex > 0) --rxIndex;
 800b06e:	4b22      	ldr	r3, [pc, #136]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b070:	781b      	ldrb	r3, [r3, #0]
 800b072:	2b08      	cmp	r3, #8
 800b074:	d10a      	bne.n	800b08c <HAL_UART_RxCpltCallback+0x94>
 800b076:	4b21      	ldr	r3, [pc, #132]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b078:	881b      	ldrh	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d006      	beq.n	800b08c <HAL_UART_RxCpltCallback+0x94>
 800b07e:	4b1f      	ldr	r3, [pc, #124]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b080:	881b      	ldrh	r3, [r3, #0]
 800b082:	3b01      	subs	r3, #1
 800b084:	b29a      	uxth	r2, r3
 800b086:	4b1d      	ldr	r3, [pc, #116]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b088:	801a      	strh	r2, [r3, #0]
 800b08a:	e029      	b.n	800b0e0 <HAL_UART_RxCpltCallback+0xe8>

		else

		{
			if ((rxChar > 0x60) && (rxChar < 0x7A))rxChar -= 0x20;
 800b08c:	4b1a      	ldr	r3, [pc, #104]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	2b60      	cmp	r3, #96	; 0x60
 800b092:	d909      	bls.n	800b0a8 <HAL_UART_RxCpltCallback+0xb0>
 800b094:	4b18      	ldr	r3, [pc, #96]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	2b79      	cmp	r3, #121	; 0x79
 800b09a:	d805      	bhi.n	800b0a8 <HAL_UART_RxCpltCallback+0xb0>
 800b09c:	4b16      	ldr	r3, [pc, #88]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	3b20      	subs	r3, #32
 800b0a2:	b2da      	uxtb	r2, r3
 800b0a4:	4b14      	ldr	r3, [pc, #80]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b0a6:	701a      	strb	r2, [r3, #0]
			rxBuffer[rxIndex] = rxChar;
 800b0a8:	4b14      	ldr	r3, [pc, #80]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b0aa:	881b      	ldrh	r3, [r3, #0]
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	4b12      	ldr	r3, [pc, #72]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b0b0:	7819      	ldrb	r1, [r3, #0]
 800b0b2:	4b13      	ldr	r3, [pc, #76]	; (800b100 <HAL_UART_RxCpltCallback+0x108>)
 800b0b4:	5499      	strb	r1, [r3, r2]
			//HAL_UART_Transmit(&huart1,(uint8_t *) WHITE_TEXT1,6,500);
			HAL_UART_Transmit(&uartP, &rxBuffer[rxIndex], 1, 200);
 800b0b6:	4b11      	ldr	r3, [pc, #68]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b0b8:	881b      	ldrh	r3, [r3, #0]
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	4b10      	ldr	r3, [pc, #64]	; (800b100 <HAL_UART_RxCpltCallback+0x108>)
 800b0be:	18d1      	adds	r1, r2, r3
 800b0c0:	23c8      	movs	r3, #200	; 0xc8
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	480f      	ldr	r0, [pc, #60]	; (800b104 <HAL_UART_RxCpltCallback+0x10c>)
 800b0c6:	f7fb fba1 	bl	800680c <HAL_UART_Transmit>
			//HAL_UART_Transmit(&huart1,(uint8_t *) WHITE_TEXT2,6,500);
#ifdef LED
			HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800b0ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b0ce:	4810      	ldr	r0, [pc, #64]	; (800b110 <HAL_UART_RxCpltCallback+0x118>)
 800b0d0:	f7f6 fef7 	bl	8001ec2 <HAL_GPIO_TogglePin>
#endif
			++rxIndex;
 800b0d4:	4b09      	ldr	r3, [pc, #36]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b0d6:	881b      	ldrh	r3, [r3, #0]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	b29a      	uxth	r2, r3
 800b0dc:	4b07      	ldr	r3, [pc, #28]	; (800b0fc <HAL_UART_RxCpltCallback+0x104>)
 800b0de:	801a      	strh	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&uartP, &rxChar, 1);
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	4905      	ldr	r1, [pc, #20]	; (800b0f8 <HAL_UART_RxCpltCallback+0x100>)
 800b0e4:	4807      	ldr	r0, [pc, #28]	; (800b104 <HAL_UART_RxCpltCallback+0x10c>)
 800b0e6:	f7fb fd14 	bl	8006b12 <HAL_UART_Receive_IT>

	}

}
 800b0ea:	bf00      	nop
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	40004800 	.word	0x40004800
 800b0f8:	200001fc 	.word	0x200001fc
 800b0fc:	20000390 	.word	0x20000390
 800b100:	200002c8 	.word	0x200002c8
 800b104:	200003a8 	.word	0x200003a8
 800b108:	20000200 	.word	0x20000200
 800b10c:	20000392 	.word	0x20000392
 800b110:	40020400 	.word	0x40020400

0800b114 <initUartDecode>:

// Init Uart Decode module
void initUartDecode(void)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&uartP, &rxChar, 1);
 800b118:	2201      	movs	r2, #1
 800b11a:	4906      	ldr	r1, [pc, #24]	; (800b134 <initUartDecode+0x20>)
 800b11c:	4806      	ldr	r0, [pc, #24]	; (800b138 <initUartDecode+0x24>)
 800b11e:	f7fb fcf8 	bl	8006b12 <HAL_UART_Receive_IT>
	rxIndex = 0;
 800b122:	4b06      	ldr	r3, [pc, #24]	; (800b13c <initUartDecode+0x28>)
 800b124:	2200      	movs	r2, #0
 800b126:	801a      	strh	r2, [r3, #0]
	handlerUartFlag = 0;
 800b128:	4b05      	ldr	r3, [pc, #20]	; (800b140 <initUartDecode+0x2c>)
 800b12a:	2200      	movs	r2, #0
 800b12c:	801a      	strh	r2, [r3, #0]
}
 800b12e:	bf00      	nop
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	200001fc 	.word	0x200001fc
 800b138:	200003a8 	.word	0x200003a8
 800b13c:	20000390 	.word	0x20000390
 800b140:	20000392 	.word	0x20000392

0800b144 <decoderMsg>:

// Decode Message
uint8_t decoderMsg(uint8_t *string)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b0a0      	sub	sp, #128	; 0x80
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
	char *pos, check = 0;
 800b14c:	2300      	movs	r3, #0
 800b14e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	pos = strstr((char *) string, (const char *)"MENU1");
 800b152:	4994      	ldr	r1, [pc, #592]	; (800b3a4 <decoderMsg+0x260>)
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f001 fb3f 	bl	800c7d8 <strstr>
 800b15a:	6738      	str	r0, [r7, #112]	; 0x70
	if (pos != NULL)
 800b15c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d01e      	beq.n	800b1a0 <decoderMsg+0x5c>
	{
		HAL_UART_Transmit(&uartP, (uint8_t *) "Menu 1 Activado\n", 16, 500);
 800b162:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b166:	2210      	movs	r2, #16
 800b168:	498f      	ldr	r1, [pc, #572]	; (800b3a8 <decoderMsg+0x264>)
 800b16a:	4890      	ldr	r0, [pc, #576]	; (800b3ac <decoderMsg+0x268>)
 800b16c:	f7fb fb4e 	bl	800680c <HAL_UART_Transmit>
		PRINT_GREEN((uint8_t *) "Opcion 1\n", 9);
 800b170:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b174:	2207      	movs	r2, #7
 800b176:	498e      	ldr	r1, [pc, #568]	; (800b3b0 <decoderMsg+0x26c>)
 800b178:	488c      	ldr	r0, [pc, #560]	; (800b3ac <decoderMsg+0x268>)
 800b17a:	f7fb fb47 	bl	800680c <HAL_UART_Transmit>
 800b17e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b182:	2209      	movs	r2, #9
 800b184:	498b      	ldr	r1, [pc, #556]	; (800b3b4 <decoderMsg+0x270>)
 800b186:	4889      	ldr	r0, [pc, #548]	; (800b3ac <decoderMsg+0x268>)
 800b188:	f7fb fb40 	bl	800680c <HAL_UART_Transmit>
 800b18c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b190:	2204      	movs	r2, #4
 800b192:	4989      	ldr	r1, [pc, #548]	; (800b3b8 <decoderMsg+0x274>)
 800b194:	4885      	ldr	r0, [pc, #532]	; (800b3ac <decoderMsg+0x268>)
 800b196:	f7fb fb39 	bl	800680c <HAL_UART_Transmit>

		check = 1;
 800b19a:	2301      	movs	r3, #1
 800b19c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	} // if(Menu1)

	pos = strstr((char *) string, (const char *)"MENU2");
 800b1a0:	4986      	ldr	r1, [pc, #536]	; (800b3bc <decoderMsg+0x278>)
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f001 fb18 	bl	800c7d8 <strstr>
 800b1a8:	6738      	str	r0, [r7, #112]	; 0x70
	if (pos != NULL)
 800b1aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d056      	beq.n	800b25e <decoderMsg+0x11a>
	{
		uint8_t array[50], index = 0;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		int num1;
		//(*pos) += 6;
		//strcpy((char *)array, pos);

		do {
			array[index] = (uint8_t)pos[index + 6];
 800b1b6:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800b1ba:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800b1be:	3206      	adds	r2, #6
 800b1c0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800b1c2:	440a      	add	r2, r1
 800b1c4:	7812      	ldrb	r2, [r2, #0]
 800b1c6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800b1ca:	440b      	add	r3, r1
 800b1cc:	f803 2c74 	strb.w	r2, [r3, #-116]
			++index;
 800b1d0:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		} while ((index < 50) && (array[index - 1] > 0x2F) && (array[index - 1] < 0x3A));
 800b1da:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800b1de:	2b31      	cmp	r3, #49	; 0x31
 800b1e0:	d813      	bhi.n	800b20a <decoderMsg+0xc6>
 800b1e2:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800b1ec:	4413      	add	r3, r2
 800b1ee:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800b1f2:	2b2f      	cmp	r3, #47	; 0x2f
 800b1f4:	d909      	bls.n	800b20a <decoderMsg+0xc6>
 800b1f6:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800b1fa:	3b01      	subs	r3, #1
 800b1fc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800b200:	4413      	add	r3, r2
 800b202:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800b206:	2b39      	cmp	r3, #57	; 0x39
 800b208:	d9d5      	bls.n	800b1b6 <decoderMsg+0x72>
		num1 = atoi((const char *)array);
 800b20a:	f107 030c 	add.w	r3, r7, #12
 800b20e:	4618      	mov	r0, r3
 800b210:	f001 fa87 	bl	800c722 <atoi>
 800b214:	66f8      	str	r0, [r7, #108]	; 0x6c
		num1 = sprintf((char *) array, "El nmero es %i\n", num1);
 800b216:	f107 030c 	add.w	r3, r7, #12
 800b21a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b21c:	4968      	ldr	r1, [pc, #416]	; (800b3c0 <decoderMsg+0x27c>)
 800b21e:	4618      	mov	r0, r3
 800b220:	f001 fab6 	bl	800c790 <siprintf>
 800b224:	66f8      	str	r0, [r7, #108]	; 0x6c
		PRINT_RED((uint8_t *)array, num1 + 1);
 800b226:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b22a:	2207      	movs	r2, #7
 800b22c:	4965      	ldr	r1, [pc, #404]	; (800b3c4 <decoderMsg+0x280>)
 800b22e:	485f      	ldr	r0, [pc, #380]	; (800b3ac <decoderMsg+0x268>)
 800b230:	f7fb faec 	bl	800680c <HAL_UART_Transmit>
 800b234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b236:	b29b      	uxth	r3, r3
 800b238:	3301      	adds	r3, #1
 800b23a:	b29a      	uxth	r2, r3
 800b23c:	f107 010c 	add.w	r1, r7, #12
 800b240:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b244:	4859      	ldr	r0, [pc, #356]	; (800b3ac <decoderMsg+0x268>)
 800b246:	f7fb fae1 	bl	800680c <HAL_UART_Transmit>
 800b24a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b24e:	2204      	movs	r2, #4
 800b250:	4959      	ldr	r1, [pc, #356]	; (800b3b8 <decoderMsg+0x274>)
 800b252:	4856      	ldr	r0, [pc, #344]	; (800b3ac <decoderMsg+0x268>)
 800b254:	f7fb fada 	bl	800680c <HAL_UART_Transmit>

		check = 1;
 800b258:	2301      	movs	r3, #1
 800b25a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	} // if(Menu2)

	pos = strstr((char *) string, (const char *) "REBOOT");
 800b25e:	495a      	ldr	r1, [pc, #360]	; (800b3c8 <decoderMsg+0x284>)
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f001 fab9 	bl	800c7d8 <strstr>
 800b266:	6738      	str	r0, [r7, #112]	; 0x70
	if (pos != NULL)
 800b268:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d024      	beq.n	800b2b8 <decoderMsg+0x174>
	{
		HAL_UART_Transmit(&uartP, (uint8_t *)"Esperando WDT\n", 14, 300);
 800b26e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800b272:	220e      	movs	r2, #14
 800b274:	4955      	ldr	r1, [pc, #340]	; (800b3cc <decoderMsg+0x288>)
 800b276:	484d      	ldr	r0, [pc, #308]	; (800b3ac <decoderMsg+0x268>)
 800b278:	f7fb fac8 	bl	800680c <HAL_UART_Transmit>
		for (int i = 0; i < 20; ++i) {
 800b27c:	2300      	movs	r3, #0
 800b27e:	67bb      	str	r3, [r7, #120]	; 0x78
 800b280:	e017      	b.n	800b2b2 <decoderMsg+0x16e>
			int num;
			char array[20];

			HAL_Delay(1000);
 800b282:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b286:	f7f5 f897 	bl	80003b8 <HAL_Delay>
			num = sprintf(array, "%i.. ", i);
 800b28a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b28e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b290:	494f      	ldr	r1, [pc, #316]	; (800b3d0 <decoderMsg+0x28c>)
 800b292:	4618      	mov	r0, r3
 800b294:	f001 fa7c 	bl	800c790 <siprintf>
 800b298:	66b8      	str	r0, [r7, #104]	; 0x68
			HAL_UART_Transmit(&uartP, (uint8_t *) array, num, 500);
 800b29a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b29c:	b29a      	uxth	r2, r3
 800b29e:	f107 0154 	add.w	r1, r7, #84	; 0x54
 800b2a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b2a6:	4841      	ldr	r0, [pc, #260]	; (800b3ac <decoderMsg+0x268>)
 800b2a8:	f7fb fab0 	bl	800680c <HAL_UART_Transmit>
		for (int i = 0; i < 20; ++i) {
 800b2ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2ae:	3301      	adds	r3, #1
 800b2b0:	67bb      	str	r3, [r7, #120]	; 0x78
 800b2b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2b4:	2b13      	cmp	r3, #19
 800b2b6:	dde4      	ble.n	800b282 <decoderMsg+0x13e>
		}
	}

	pos = strstr((char *) string, (const char *) "RESET");
 800b2b8:	4946      	ldr	r1, [pc, #280]	; (800b3d4 <decoderMsg+0x290>)
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f001 fa8c 	bl	800c7d8 <strstr>
 800b2c0:	6738      	str	r0, [r7, #112]	; 0x70
	if (pos != NULL)
 800b2c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d00c      	beq.n	800b2e2 <decoderMsg+0x19e>
	{
		HAL_UART_Transmit(&uartP, (uint8_t *)"Reset del sistema\n", 18, 300);
 800b2c8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800b2cc:	2212      	movs	r2, #18
 800b2ce:	4942      	ldr	r1, [pc, #264]	; (800b3d8 <decoderMsg+0x294>)
 800b2d0:	4836      	ldr	r0, [pc, #216]	; (800b3ac <decoderMsg+0x268>)
 800b2d2:	f7fb fa9b 	bl	800680c <HAL_UART_Transmit>
		HAL_Delay(1000);
 800b2d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b2da:	f7f5 f86d 	bl	80003b8 <HAL_Delay>
		HAL_NVIC_SystemReset();
 800b2de:	f7f5 fba8 	bl	8000a32 <HAL_NVIC_SystemReset>
	[DIR] FOR / REV
	[SPEED] 0 - 1023

	*/

	pos = strstr((char *) string, (const char *) "RUN");
 800b2e2:	493e      	ldr	r1, [pc, #248]	; (800b3dc <decoderMsg+0x298>)
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 fa77 	bl	800c7d8 <strstr>
 800b2ea:	6738      	str	r0, [r7, #112]	; 0x70
	if (pos != NULL)
 800b2ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 80d4 	beq.w	800b49c <decoderMsg+0x358>
	{
		volatile uint8_t driverPos, dir = 5, data, index = 0;
 800b2f4:	2305      	movs	r3, #5
 800b2f6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		volatile float speed;
		volatile uint8_t array[3],array1[3], array2[4];
		
		//driverPos = pos[4];
		driverPos = (uint8_t) (pos[4] - '0');
 800b300:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b302:	3304      	adds	r3, #4
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	3b30      	subs	r3, #48	; 0x30
 800b308:	b2db      	uxtb	r3, r3
 800b30a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

		for (int i = 0; i < 3; ++i) array1[i] = pos[6 + i];
 800b30e:	2300      	movs	r3, #0
 800b310:	677b      	str	r3, [r7, #116]	; 0x74
 800b312:	e00e      	b.n	800b332 <decoderMsg+0x1ee>
 800b314:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b316:	3306      	adds	r3, #6
 800b318:	461a      	mov	r2, r3
 800b31a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b31c:	4413      	add	r3, r2
 800b31e:	7819      	ldrb	r1, [r3, #0]
 800b320:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800b324:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b326:	4413      	add	r3, r2
 800b328:	460a      	mov	r2, r1
 800b32a:	701a      	strb	r2, [r3, #0]
 800b32c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b32e:	3301      	adds	r3, #1
 800b330:	677b      	str	r3, [r7, #116]	; 0x74
 800b332:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b334:	2b02      	cmp	r3, #2
 800b336:	dded      	ble.n	800b314 <decoderMsg+0x1d0>

		if(array1[0] == 'F')
 800b338:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	2b46      	cmp	r3, #70	; 0x46
 800b340:	d115      	bne.n	800b36e <decoderMsg+0x22a>
		{
			if(array1[1] == 'O')
 800b342:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800b346:	b2db      	uxtb	r3, r3
 800b348:	2b4f      	cmp	r3, #79	; 0x4f
 800b34a:	d10c      	bne.n	800b366 <decoderMsg+0x222>
			{
				if(array1[2] == 'R') dir = 0;
 800b34c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800b350:	b2db      	uxtb	r3, r3
 800b352:	2b52      	cmp	r3, #82	; 0x52
 800b354:	d103      	bne.n	800b35e <decoderMsg+0x21a>
 800b356:	2300      	movs	r3, #0
 800b358:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 800b35c:	e043      	b.n	800b3e6 <decoderMsg+0x2a2>
				else check = 0;
 800b35e:	2300      	movs	r3, #0
 800b360:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b364:	e03f      	b.n	800b3e6 <decoderMsg+0x2a2>
			}
			else check = 0;
 800b366:	2300      	movs	r3, #0
 800b368:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b36c:	e03b      	b.n	800b3e6 <decoderMsg+0x2a2>

		}

		else if(array1[0] == 'R')
 800b36e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800b372:	b2db      	uxtb	r3, r3
 800b374:	2b52      	cmp	r3, #82	; 0x52
 800b376:	d133      	bne.n	800b3e0 <decoderMsg+0x29c>
		{
			if(array1[1] == 'E')
 800b378:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	2b45      	cmp	r3, #69	; 0x45
 800b380:	d10c      	bne.n	800b39c <decoderMsg+0x258>
			{
				if(array1[2] == 'V') dir = 1;
 800b382:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800b386:	b2db      	uxtb	r3, r3
 800b388:	2b56      	cmp	r3, #86	; 0x56
 800b38a:	d103      	bne.n	800b394 <decoderMsg+0x250>
 800b38c:	2301      	movs	r3, #1
 800b38e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 800b392:	e028      	b.n	800b3e6 <decoderMsg+0x2a2>
				else check = 0;
 800b394:	2300      	movs	r3, #0
 800b396:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b39a:	e024      	b.n	800b3e6 <decoderMsg+0x2a2>

			}
			else check = 0;
 800b39c:	2300      	movs	r3, #0
 800b39e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b3a2:	e020      	b.n	800b3e6 <decoderMsg+0x2a2>
 800b3a4:	0800d190 	.word	0x0800d190
 800b3a8:	0800d198 	.word	0x0800d198
 800b3ac:	200003a8 	.word	0x200003a8
 800b3b0:	0800d1ac 	.word	0x0800d1ac
 800b3b4:	0800d1b4 	.word	0x0800d1b4
 800b3b8:	0800d1c0 	.word	0x0800d1c0
 800b3bc:	0800d1c8 	.word	0x0800d1c8
 800b3c0:	0800d1d0 	.word	0x0800d1d0
 800b3c4:	0800d1e4 	.word	0x0800d1e4
 800b3c8:	0800d1ec 	.word	0x0800d1ec
 800b3cc:	0800d1f4 	.word	0x0800d1f4
 800b3d0:	0800d204 	.word	0x0800d204
 800b3d4:	0800d20c 	.word	0x0800d20c
 800b3d8:	0800d214 	.word	0x0800d214
 800b3dc:	0800d228 	.word	0x0800d228
		}

		else check = 0;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f


		if( (dir == 0) || (dir == 1))
 800b3e6:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d004      	beq.n	800b3fa <decoderMsg+0x2b6>
 800b3f0:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d150      	bne.n	800b49c <decoderMsg+0x358>
		{
			do {
				array2[index] = (uint8_t)pos[index + 10];
 800b3fa:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b3fe:	b2db      	uxtb	r3, r3
 800b400:	4619      	mov	r1, r3
 800b402:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b406:	b2db      	uxtb	r3, r3
 800b408:	330a      	adds	r3, #10
 800b40a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800b40c:	4413      	add	r3, r2
 800b40e:	781a      	ldrb	r2, [r3, #0]
 800b410:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800b414:	440b      	add	r3, r1
 800b416:	f803 2c40 	strb.w	r2, [r3, #-64]
				++index;
 800b41a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b41e:	b2db      	uxtb	r3, r3
 800b420:	3301      	adds	r3, #1
 800b422:	b2db      	uxtb	r3, r3
 800b424:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
			} while ((index < 50) && (array2[index - 1] > 0x2F) && (array2[index - 1] < 0x3A));
 800b428:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b42c:	b2db      	uxtb	r3, r3
 800b42e:	2b31      	cmp	r3, #49	; 0x31
 800b430:	d817      	bhi.n	800b462 <decoderMsg+0x31e>
 800b432:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b436:	b2db      	uxtb	r3, r3
 800b438:	3b01      	subs	r3, #1
 800b43a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800b43e:	4413      	add	r3, r2
 800b440:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800b444:	b2db      	uxtb	r3, r3
 800b446:	2b2f      	cmp	r3, #47	; 0x2f
 800b448:	d90b      	bls.n	800b462 <decoderMsg+0x31e>
 800b44a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	3b01      	subs	r3, #1
 800b452:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800b456:	4413      	add	r3, r2
 800b458:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	2b39      	cmp	r3, #57	; 0x39
 800b460:	d9cb      	bls.n	800b3fa <decoderMsg+0x2b6>

			speed = atoi(array2);
 800b462:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b466:	4618      	mov	r0, r3
 800b468:	f001 f95b 	bl	800c722 <atoi>
 800b46c:	ee07 0a90 	vmov	s15, r0
 800b470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b474:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

			L6470_Run(speed, dir, driverPos);
 800b478:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800b47c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b480:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 800b484:	b2db      	uxtb	r3, r3
 800b486:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 800b48a:	b2d2      	uxtb	r2, r2
 800b48c:	4619      	mov	r1, r3
 800b48e:	ee17 0a90 	vmov	r0, s15
 800b492:	f7ff fa3f 	bl	800a914 <L6470_Run>

			check = 1;
 800b496:	2301      	movs	r3, #1
 800b498:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		}
	}

#endif

	if (check == 0) PRINT_RED((uint8_t *)"Unrecognized command\n", 21);
 800b49c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d114      	bne.n	800b4ce <decoderMsg+0x38a>
 800b4a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4a8:	2207      	movs	r2, #7
 800b4aa:	4916      	ldr	r1, [pc, #88]	; (800b504 <decoderMsg+0x3c0>)
 800b4ac:	4816      	ldr	r0, [pc, #88]	; (800b508 <decoderMsg+0x3c4>)
 800b4ae:	f7fb f9ad 	bl	800680c <HAL_UART_Transmit>
 800b4b2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4b6:	2215      	movs	r2, #21
 800b4b8:	4914      	ldr	r1, [pc, #80]	; (800b50c <decoderMsg+0x3c8>)
 800b4ba:	4813      	ldr	r0, [pc, #76]	; (800b508 <decoderMsg+0x3c4>)
 800b4bc:	f7fb f9a6 	bl	800680c <HAL_UART_Transmit>
 800b4c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4c4:	2204      	movs	r2, #4
 800b4c6:	4912      	ldr	r1, [pc, #72]	; (800b510 <decoderMsg+0x3cc>)
 800b4c8:	480f      	ldr	r0, [pc, #60]	; (800b508 <decoderMsg+0x3c4>)
 800b4ca:	f7fb f99f 	bl	800680c <HAL_UART_Transmit>

	PRINT_BLUE((uint8_t *) "#", 1);
 800b4ce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4d2:	2207      	movs	r2, #7
 800b4d4:	490f      	ldr	r1, [pc, #60]	; (800b514 <decoderMsg+0x3d0>)
 800b4d6:	480c      	ldr	r0, [pc, #48]	; (800b508 <decoderMsg+0x3c4>)
 800b4d8:	f7fb f998 	bl	800680c <HAL_UART_Transmit>
 800b4dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	490d      	ldr	r1, [pc, #52]	; (800b518 <decoderMsg+0x3d4>)
 800b4e4:	4808      	ldr	r0, [pc, #32]	; (800b508 <decoderMsg+0x3c4>)
 800b4e6:	f7fb f991 	bl	800680c <HAL_UART_Transmit>
 800b4ea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b4ee:	2204      	movs	r2, #4
 800b4f0:	4907      	ldr	r1, [pc, #28]	; (800b510 <decoderMsg+0x3cc>)
 800b4f2:	4805      	ldr	r0, [pc, #20]	; (800b508 <decoderMsg+0x3c4>)
 800b4f4:	f7fb f98a 	bl	800680c <HAL_UART_Transmit>

	return 0;
 800b4f8:	2300      	movs	r3, #0
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3780      	adds	r7, #128	; 0x80
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	0800d1e4 	.word	0x0800d1e4
 800b508:	200003a8 	.word	0x200003a8
 800b50c:	0800d22c 	.word	0x0800d22c
 800b510:	0800d1c0 	.word	0x0800d1c0
 800b514:	0800d244 	.word	0x0800d244
 800b518:	0800d24c 	.word	0x0800d24c

0800b51c <L6470_nFLAG>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t L6470_nFLAG(void)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
  uint16_t a;
  a = HAL_GPIO_ReadPin(nFLAG_GPIO_Port, nFLAG_Pin);
 800b522:	2120      	movs	r1, #32
 800b524:	4804      	ldr	r0, [pc, #16]	; (800b538 <L6470_nFLAG+0x1c>)
 800b526:	f7f6 fc9b 	bl	8001e60 <HAL_GPIO_ReadPin>
 800b52a:	4603      	mov	r3, r0
 800b52c:	80fb      	strh	r3, [r7, #6]
  return a;
 800b52e:	88fb      	ldrh	r3, [r7, #6]
}
 800b530:	4618      	mov	r0, r3
 800b532:	3708      	adds	r7, #8
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	40021400 	.word	0x40021400

0800b53c <L6470_nBUSY>:

uint16_t L6470_nBUSY(void)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
  uint16_t a;
  a = HAL_GPIO_ReadPin(nBUSY_GPIO_Port, nBUSY_Pin);
 800b542:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b546:	4805      	ldr	r0, [pc, #20]	; (800b55c <L6470_nBUSY+0x20>)
 800b548:	f7f6 fc8a 	bl	8001e60 <HAL_GPIO_ReadPin>
 800b54c:	4603      	mov	r3, r0
 800b54e:	80fb      	strh	r3, [r7, #6]
  return a;
 800b550:	88fb      	ldrh	r3, [r7, #6]
}
 800b552:	4618      	mov	r0, r3
 800b554:	3708      	adds	r7, #8
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	40021400 	.word	0x40021400

0800b560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b08a      	sub	sp, #40	; 0x28
 800b564:	af00      	add	r7, sp, #0
  //uint8_t msg1[2] = { 0x40, 0x40 };
  //uint8_t msg2[2] = { 0x00, 0x00 };
  //uint8_t msg3[2] = { 0x05, 0x50 };
  //uint8_t msg4[2] = { 0x00, 0x50 };
  //uint8_t msg5[2] = { 0x41, 0x41 };
  uint8_t max_speed[3] = { 0x02, 0xFF, 0xFF };
 800b566:	4a67      	ldr	r2, [pc, #412]	; (800b704 <main+0x1a4>)
 800b568:	1d3b      	adds	r3, r7, #4
 800b56a:	6812      	ldr	r2, [r2, #0]
 800b56c:	4611      	mov	r1, r2
 800b56e:	8019      	strh	r1, [r3, #0]
 800b570:	3302      	adds	r3, #2
 800b572:	0c12      	lsrs	r2, r2, #16
 800b574:	701a      	strb	r2, [r3, #0]
  uint8_t setMode = 0x02;
 800b576:	2302      	movs	r3, #2
 800b578:	70fb      	strb	r3, [r7, #3]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b57a:	f7f4 fe39 	bl	80001f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b57e:	f000 f8d5 	bl	800b72c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b582:	f000 f9d3 	bl	800b92c <MX_GPIO_Init>
  MX_SPI1_Init();
 800b586:	f000 f942 	bl	800b80e <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800b58a:	f000 f977 	bl	800b87c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800b58e:	f000 f99f 	bl	800b8d0 <MX_USB_OTG_FS_PCD_Init>
  MX_GFXSIMULATOR_Init();
 800b592:	f000 f935 	bl	800b800 <MX_GFXSIMULATOR_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800b596:	2201      	movs	r2, #1
 800b598:	2108      	movs	r1, #8
 800b59a:	485b      	ldr	r0, [pc, #364]	; (800b708 <main+0x1a8>)
 800b59c:	f7f6 fc78 	bl	8001e90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b5a6:	4859      	ldr	r0, [pc, #356]	; (800b70c <main+0x1ac>)
 800b5a8:	f7f6 fc72 	bl	8001e90 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800b5ac:	200a      	movs	r0, #10
 800b5ae:	f7f4 ff03 	bl	80003b8 <HAL_Delay>
  HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_SET);
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b5b8:	4854      	ldr	r0, [pc, #336]	; (800b70c <main+0x1ac>)
 800b5ba:	f7f6 fc69 	bl	8001e90 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800b5be:	200a      	movs	r0, #10
 800b5c0:	f7f4 fefa 	bl	80003b8 <HAL_Delay>

  L6470_SetParam(STEP_MODE, &setMode, 1, 2);
 800b5c4:	1cf9      	adds	r1, r7, #3
 800b5c6:	2302      	movs	r3, #2
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	2016      	movs	r0, #22
 800b5cc:	f7ff f8a8 	bl	800a720 <L6470_SetParam>
  L6470_SetParam(STEP_MODE, (uint8_t*) 0x00, 1, 1);
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	2016      	movs	r0, #22
 800b5d8:	f7ff f8a2 	bl	800a720 <L6470_SetParam>
  L6470_SetParam(MAX_SPEED, &max_speed[0], 3, 1);
 800b5dc:	1d39      	adds	r1, r7, #4
 800b5de:	2301      	movs	r3, #1
 800b5e0:	2203      	movs	r2, #3
 800b5e2:	2007      	movs	r0, #7
 800b5e4:	f7ff f89c 	bl	800a720 <L6470_SetParam>
  L6470_SetParam(MAX_SPEED, &max_speed[0], 3, 2);
 800b5e8:	1d39      	adds	r1, r7, #4
 800b5ea:	2302      	movs	r3, #2
 800b5ec:	2203      	movs	r2, #3
 800b5ee:	2007      	movs	r0, #7
 800b5f0:	f7ff f896 	bl	800a720 <L6470_SetParam>
  L6470_GetParam(KVAL_RUN, &rxData[0], 1, 2);
 800b5f4:	f107 011c 	add.w	r1, r7, #28
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	200a      	movs	r0, #10
 800b5fe:	f7ff f911 	bl	800a824 <L6470_GetParam>
  sprintf(txBuffer, "KVAL_RUN: %x\n\r", rxData[0]);
 800b602:	7f3b      	ldrb	r3, [r7, #28]
 800b604:	461a      	mov	r2, r3
 800b606:	f107 0308 	add.w	r3, r7, #8
 800b60a:	4941      	ldr	r1, [pc, #260]	; (800b710 <main+0x1b0>)
 800b60c:	4618      	mov	r0, r3
 800b60e:	f001 f8bf 	bl	800c790 <siprintf>
  HAL_UART_Transmit(&huart3, &txBuffer[0], strlen(txBuffer), 100);
 800b612:	f107 0308 	add.w	r3, r7, #8
 800b616:	4618      	mov	r0, r3
 800b618:	f000 fe76 	bl	800c308 <strlen>
 800b61c:	4603      	mov	r3, r0
 800b61e:	b29a      	uxth	r2, r3
 800b620:	f107 0108 	add.w	r1, r7, #8
 800b624:	2364      	movs	r3, #100	; 0x64
 800b626:	483b      	ldr	r0, [pc, #236]	; (800b714 <main+0x1b4>)
 800b628:	f7fb f8f0 	bl	800680c <HAL_UART_Transmit>
  L6470_SetParam(KVAL_RUN, (uint8_t *) 0x20, 1, 1);
 800b62c:	2301      	movs	r3, #1
 800b62e:	2201      	movs	r2, #1
 800b630:	2120      	movs	r1, #32
 800b632:	200a      	movs	r0, #10
 800b634:	f7ff f874 	bl	800a720 <L6470_SetParam>
  L6470_SetParam(KVAL_RUN, (uint8_t *) 0xF0, 1, 2);
 800b638:	2302      	movs	r3, #2
 800b63a:	2201      	movs	r2, #1
 800b63c:	21f0      	movs	r1, #240	; 0xf0
 800b63e:	200a      	movs	r0, #10
 800b640:	f7ff f86e 	bl	800a720 <L6470_SetParam>
  L6470_GetParam(KVAL_RUN, &rxData[0], 1, 2);
 800b644:	f107 011c 	add.w	r1, r7, #28
 800b648:	2302      	movs	r3, #2
 800b64a:	2201      	movs	r2, #1
 800b64c:	200a      	movs	r0, #10
 800b64e:	f7ff f8e9 	bl	800a824 <L6470_GetParam>
  sprintf(txBuffer, "KVAL_RUN: 0x%x\n\r", rxData[0]);
 800b652:	7f3b      	ldrb	r3, [r7, #28]
 800b654:	461a      	mov	r2, r3
 800b656:	f107 0308 	add.w	r3, r7, #8
 800b65a:	492f      	ldr	r1, [pc, #188]	; (800b718 <main+0x1b8>)
 800b65c:	4618      	mov	r0, r3
 800b65e:	f001 f897 	bl	800c790 <siprintf>
  HAL_UART_Transmit(&huart3, txBuffer, strlen(txBuffer), 100);
 800b662:	f107 0308 	add.w	r3, r7, #8
 800b666:	4618      	mov	r0, r3
 800b668:	f000 fe4e 	bl	800c308 <strlen>
 800b66c:	4603      	mov	r3, r0
 800b66e:	b29a      	uxth	r2, r3
 800b670:	f107 0108 	add.w	r1, r7, #8
 800b674:	2364      	movs	r3, #100	; 0x64
 800b676:	4827      	ldr	r0, [pc, #156]	; (800b714 <main+0x1b4>)
 800b678:	f7fb f8c8 	bl	800680c <HAL_UART_Transmit>
  L6470_GetStatus(rxData, 1);
 800b67c:	f107 031c 	add.w	r3, r7, #28
 800b680:	2101      	movs	r1, #1
 800b682:	4618      	mov	r0, r3
 800b684:	f7ff fc70 	bl	800af68 <L6470_GetStatus>
  sprintf(txBuffer, "Status no 1: 0x%x\n\r", rxData[0]);
 800b688:	7f3b      	ldrb	r3, [r7, #28]
 800b68a:	461a      	mov	r2, r3
 800b68c:	f107 0308 	add.w	r3, r7, #8
 800b690:	4922      	ldr	r1, [pc, #136]	; (800b71c <main+0x1bc>)
 800b692:	4618      	mov	r0, r3
 800b694:	f001 f87c 	bl	800c790 <siprintf>
  HAL_UART_Transmit(&huart3, txBuffer, strlen(txBuffer), 100);
 800b698:	f107 0308 	add.w	r3, r7, #8
 800b69c:	4618      	mov	r0, r3
 800b69e:	f000 fe33 	bl	800c308 <strlen>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	b29a      	uxth	r2, r3
 800b6a6:	f107 0108 	add.w	r1, r7, #8
 800b6aa:	2364      	movs	r3, #100	; 0x64
 800b6ac:	4819      	ldr	r0, [pc, #100]	; (800b714 <main+0x1b4>)
 800b6ae:	f7fb f8ad 	bl	800680c <HAL_UART_Transmit>
  L6470_GetStatus(rxData, 2);
 800b6b2:	f107 031c 	add.w	r3, r7, #28
 800b6b6:	2102      	movs	r1, #2
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	f7ff fc55 	bl	800af68 <L6470_GetStatus>
  sprintf(txBuffer, "Status no 2: 0x%x\n\r", rxData[0]);
 800b6be:	7f3b      	ldrb	r3, [r7, #28]
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	f107 0308 	add.w	r3, r7, #8
 800b6c6:	4916      	ldr	r1, [pc, #88]	; (800b720 <main+0x1c0>)
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f001 f861 	bl	800c790 <siprintf>
  HAL_UART_Transmit(&huart3, txBuffer, strlen(txBuffer), 100);
 800b6ce:	f107 0308 	add.w	r3, r7, #8
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f000 fe18 	bl	800c308 <strlen>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	b29a      	uxth	r2, r3
 800b6dc:	f107 0108 	add.w	r1, r7, #8
 800b6e0:	2364      	movs	r3, #100	; 0x64
 800b6e2:	480c      	ldr	r0, [pc, #48]	; (800b714 <main+0x1b4>)
 800b6e4:	f7fb f892 	bl	800680c <HAL_UART_Transmit>

  initUartDecode();
 800b6e8:	f7ff fd14 	bl	800b114 <initUartDecode>
    // L6470_Run(2000, REVERSE, 1);
    // L6470_Run(12000, REVERSE, 2);

    // HAL_Delay(5000);

    if(handlerUartFlag == 1) handlerUartFlag = decoderMsg(handlerUart);
 800b6ec:	4b0d      	ldr	r3, [pc, #52]	; (800b724 <main+0x1c4>)
 800b6ee:	881b      	ldrh	r3, [r3, #0]
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d1fb      	bne.n	800b6ec <main+0x18c>
 800b6f4:	480c      	ldr	r0, [pc, #48]	; (800b728 <main+0x1c8>)
 800b6f6:	f7ff fd25 	bl	800b144 <decoderMsg>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	b29a      	uxth	r2, r3
 800b6fe:	4b09      	ldr	r3, [pc, #36]	; (800b724 <main+0x1c4>)
 800b700:	801a      	strh	r2, [r3, #0]
 800b702:	e7f3      	b.n	800b6ec <main+0x18c>
 800b704:	0800d29c 	.word	0x0800d29c
 800b708:	40020800 	.word	0x40020800
 800b70c:	40021400 	.word	0x40021400
 800b710:	0800d250 	.word	0x0800d250
 800b714:	200003a8 	.word	0x200003a8
 800b718:	0800d260 	.word	0x0800d260
 800b71c:	0800d274 	.word	0x0800d274
 800b720:	0800d288 	.word	0x0800d288
 800b724:	20000392 	.word	0x20000392
 800b728:	20000200 	.word	0x20000200

0800b72c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b094      	sub	sp, #80	; 0x50
 800b730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b732:	f107 0320 	add.w	r3, r7, #32
 800b736:	2230      	movs	r2, #48	; 0x30
 800b738:	2100      	movs	r1, #0
 800b73a:	4618      	mov	r0, r3
 800b73c:	f001 f820 	bl	800c780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b740:	f107 030c 	add.w	r3, r7, #12
 800b744:	2200      	movs	r2, #0
 800b746:	601a      	str	r2, [r3, #0]
 800b748:	605a      	str	r2, [r3, #4]
 800b74a:	609a      	str	r2, [r3, #8]
 800b74c:	60da      	str	r2, [r3, #12]
 800b74e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b750:	2300      	movs	r3, #0
 800b752:	60bb      	str	r3, [r7, #8]
 800b754:	4a28      	ldr	r2, [pc, #160]	; (800b7f8 <SystemClock_Config+0xcc>)
 800b756:	4b28      	ldr	r3, [pc, #160]	; (800b7f8 <SystemClock_Config+0xcc>)
 800b758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b75a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b75e:	6413      	str	r3, [r2, #64]	; 0x40
 800b760:	4b25      	ldr	r3, [pc, #148]	; (800b7f8 <SystemClock_Config+0xcc>)
 800b762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b768:	60bb      	str	r3, [r7, #8]
 800b76a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b76c:	2300      	movs	r3, #0
 800b76e:	607b      	str	r3, [r7, #4]
 800b770:	4a22      	ldr	r2, [pc, #136]	; (800b7fc <SystemClock_Config+0xd0>)
 800b772:	4b22      	ldr	r3, [pc, #136]	; (800b7fc <SystemClock_Config+0xd0>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b77a:	6013      	str	r3, [r2, #0]
 800b77c:	4b1f      	ldr	r3, [pc, #124]	; (800b7fc <SystemClock_Config+0xd0>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b784:	607b      	str	r3, [r7, #4]
 800b786:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800b788:	2301      	movs	r3, #1
 800b78a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800b78c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800b790:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b792:	2302      	movs	r3, #2
 800b794:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b796:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b79a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800b79c:	2304      	movs	r3, #4
 800b79e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800b7a0:	23a8      	movs	r3, #168	; 0xa8
 800b7a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b7a4:	2302      	movs	r3, #2
 800b7a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800b7a8:	2307      	movs	r3, #7
 800b7aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b7ac:	f107 0320 	add.w	r3, r7, #32
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7f7 ff07 	bl	80035c4 <HAL_RCC_OscConfig>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d001      	beq.n	800b7c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800b7bc:	f000 fa08 	bl	800bbd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b7c0:	230f      	movs	r3, #15
 800b7c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b7c4:	2302      	movs	r3, #2
 800b7c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800b7cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b7d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800b7d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800b7d8:	f107 030c 	add.w	r3, r7, #12
 800b7dc:	2105      	movs	r1, #5
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7f8 f932 	bl	8003a48 <HAL_RCC_ClockConfig>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d001      	beq.n	800b7ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800b7ea:	f000 f9f1 	bl	800bbd0 <Error_Handler>
  }
}
 800b7ee:	bf00      	nop
 800b7f0:	3750      	adds	r7, #80	; 0x50
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	40023800 	.word	0x40023800
 800b7fc:	40007000 	.word	0x40007000

0800b800 <MX_GFXSIMULATOR_Init>:
  * @brief GFXSIMULATOR Initialization Function
  * @param None
  * @retval None
  */
static void MX_GFXSIMULATOR_Init(void)
{
 800b800:	b480      	push	{r7}
 800b802:	af00      	add	r7, sp, #0
  /* USER CODE END GFXSIMULATOR_Init 1 */
  /* USER CODE BEGIN GFXSIMULATOR_Init 2 */

  /* USER CODE END GFXSIMULATOR_Init 2 */

}
 800b804:	bf00      	nop
 800b806:	46bd      	mov	sp, r7
 800b808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80c:	4770      	bx	lr

0800b80e <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800b80e:	b580      	push	{r7, lr}
 800b810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800b812:	4b18      	ldr	r3, [pc, #96]	; (800b874 <MX_SPI1_Init+0x66>)
 800b814:	4a18      	ldr	r2, [pc, #96]	; (800b878 <MX_SPI1_Init+0x6a>)
 800b816:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800b818:	4b16      	ldr	r3, [pc, #88]	; (800b874 <MX_SPI1_Init+0x66>)
 800b81a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b81e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b820:	4b14      	ldr	r3, [pc, #80]	; (800b874 <MX_SPI1_Init+0x66>)
 800b822:	2200      	movs	r2, #0
 800b824:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b826:	4b13      	ldr	r3, [pc, #76]	; (800b874 <MX_SPI1_Init+0x66>)
 800b828:	2200      	movs	r2, #0
 800b82a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800b82c:	4b11      	ldr	r3, [pc, #68]	; (800b874 <MX_SPI1_Init+0x66>)
 800b82e:	2202      	movs	r2, #2
 800b830:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800b832:	4b10      	ldr	r3, [pc, #64]	; (800b874 <MX_SPI1_Init+0x66>)
 800b834:	2201      	movs	r2, #1
 800b836:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800b838:	4b0e      	ldr	r3, [pc, #56]	; (800b874 <MX_SPI1_Init+0x66>)
 800b83a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b83e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800b840:	4b0c      	ldr	r3, [pc, #48]	; (800b874 <MX_SPI1_Init+0x66>)
 800b842:	2220      	movs	r2, #32
 800b844:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b846:	4b0b      	ldr	r3, [pc, #44]	; (800b874 <MX_SPI1_Init+0x66>)
 800b848:	2200      	movs	r2, #0
 800b84a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b84c:	4b09      	ldr	r3, [pc, #36]	; (800b874 <MX_SPI1_Init+0x66>)
 800b84e:	2200      	movs	r2, #0
 800b850:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b852:	4b08      	ldr	r3, [pc, #32]	; (800b874 <MX_SPI1_Init+0x66>)
 800b854:	2200      	movs	r2, #0
 800b856:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800b858:	4b06      	ldr	r3, [pc, #24]	; (800b874 <MX_SPI1_Init+0x66>)
 800b85a:	220a      	movs	r2, #10
 800b85c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b85e:	4805      	ldr	r0, [pc, #20]	; (800b874 <MX_SPI1_Init+0x66>)
 800b860:	f7f8 fc42 	bl	80040e8 <HAL_SPI_Init>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d001      	beq.n	800b86e <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800b86a:	f000 f9b1 	bl	800bbd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800b86e:	bf00      	nop
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	200007f0 	.word	0x200007f0
 800b878:	40013000 	.word	0x40013000

0800b87c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800b880:	4b11      	ldr	r3, [pc, #68]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b882:	4a12      	ldr	r2, [pc, #72]	; (800b8cc <MX_USART3_UART_Init+0x50>)
 800b884:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800b886:	4b10      	ldr	r3, [pc, #64]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b888:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b88c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800b88e:	4b0e      	ldr	r3, [pc, #56]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b890:	2200      	movs	r2, #0
 800b892:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800b894:	4b0c      	ldr	r3, [pc, #48]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b896:	2200      	movs	r2, #0
 800b898:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800b89a:	4b0b      	ldr	r3, [pc, #44]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b89c:	2200      	movs	r2, #0
 800b89e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800b8a0:	4b09      	ldr	r3, [pc, #36]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b8a2:	220c      	movs	r2, #12
 800b8a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b8a6:	4b08      	ldr	r3, [pc, #32]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800b8ac:	4b06      	ldr	r3, [pc, #24]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800b8b2:	4805      	ldr	r0, [pc, #20]	; (800b8c8 <MX_USART3_UART_Init+0x4c>)
 800b8b4:	f7fa fdf2 	bl	800649c <HAL_UART_Init>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d001      	beq.n	800b8c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800b8be:	f000 f987 	bl	800bbd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800b8c2:	bf00      	nop
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	bf00      	nop
 800b8c8:	200003a8 	.word	0x200003a8
 800b8cc:	40004800 	.word	0x40004800

0800b8d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b8d4:	4b14      	ldr	r3, [pc, #80]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8d6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b8da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b8dc:	4b12      	ldr	r3, [pc, #72]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8de:	2204      	movs	r2, #4
 800b8e0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b8e2:	4b11      	ldr	r3, [pc, #68]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8e4:	2202      	movs	r2, #2
 800b8e6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b8e8:	4b0f      	ldr	r3, [pc, #60]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b8ee:	4b0e      	ldr	r3, [pc, #56]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8f0:	2202      	movs	r2, #2
 800b8f2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800b8f4:	4b0c      	ldr	r3, [pc, #48]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b8fa:	4b0b      	ldr	r3, [pc, #44]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b900:	4b09      	ldr	r3, [pc, #36]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b902:	2200      	movs	r2, #0
 800b904:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b906:	4b08      	ldr	r3, [pc, #32]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b908:	2201      	movs	r2, #1
 800b90a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b90c:	4b06      	ldr	r3, [pc, #24]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b90e:	2200      	movs	r2, #0
 800b910:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b912:	4805      	ldr	r0, [pc, #20]	; (800b928 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b914:	f7f6 fb3c 	bl	8001f90 <HAL_PCD_Init>
 800b918:	4603      	mov	r3, r0
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d001      	beq.n	800b922 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800b91e:	f000 f957 	bl	800bbd0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800b922:	bf00      	nop
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	200003e8 	.word	0x200003e8

0800b92c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b08c      	sub	sp, #48	; 0x30
 800b930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b932:	f107 031c 	add.w	r3, r7, #28
 800b936:	2200      	movs	r2, #0
 800b938:	601a      	str	r2, [r3, #0]
 800b93a:	605a      	str	r2, [r3, #4]
 800b93c:	609a      	str	r2, [r3, #8]
 800b93e:	60da      	str	r2, [r3, #12]
 800b940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b942:	2300      	movs	r3, #0
 800b944:	61bb      	str	r3, [r7, #24]
 800b946:	4a9b      	ldr	r2, [pc, #620]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b948:	4b9a      	ldr	r3, [pc, #616]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b94c:	f043 0304 	orr.w	r3, r3, #4
 800b950:	6313      	str	r3, [r2, #48]	; 0x30
 800b952:	4b98      	ldr	r3, [pc, #608]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b956:	f003 0304 	and.w	r3, r3, #4
 800b95a:	61bb      	str	r3, [r7, #24]
 800b95c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800b95e:	2300      	movs	r3, #0
 800b960:	617b      	str	r3, [r7, #20]
 800b962:	4a94      	ldr	r2, [pc, #592]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b964:	4b93      	ldr	r3, [pc, #588]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b968:	f043 0320 	orr.w	r3, r3, #32
 800b96c:	6313      	str	r3, [r2, #48]	; 0x30
 800b96e:	4b91      	ldr	r3, [pc, #580]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b972:	f003 0320 	and.w	r3, r3, #32
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b97a:	2300      	movs	r3, #0
 800b97c:	613b      	str	r3, [r7, #16]
 800b97e:	4a8d      	ldr	r2, [pc, #564]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b980:	4b8c      	ldr	r3, [pc, #560]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b988:	6313      	str	r3, [r2, #48]	; 0x30
 800b98a:	4b8a      	ldr	r3, [pc, #552]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b98c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b992:	613b      	str	r3, [r7, #16]
 800b994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b996:	2300      	movs	r3, #0
 800b998:	60fb      	str	r3, [r7, #12]
 800b99a:	4a86      	ldr	r2, [pc, #536]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b99c:	4b85      	ldr	r3, [pc, #532]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b99e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9a0:	f043 0301 	orr.w	r3, r3, #1
 800b9a4:	6313      	str	r3, [r2, #48]	; 0x30
 800b9a6:	4b83      	ldr	r3, [pc, #524]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9aa:	f003 0301 	and.w	r3, r3, #1
 800b9ae:	60fb      	str	r3, [r7, #12]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	60bb      	str	r3, [r7, #8]
 800b9b6:	4a7f      	ldr	r2, [pc, #508]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9b8:	4b7e      	ldr	r3, [pc, #504]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9bc:	f043 0302 	orr.w	r3, r3, #2
 800b9c0:	6313      	str	r3, [r2, #48]	; 0x30
 800b9c2:	4b7c      	ldr	r3, [pc, #496]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9c6:	f003 0302 	and.w	r3, r3, #2
 800b9ca:	60bb      	str	r3, [r7, #8]
 800b9cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	607b      	str	r3, [r7, #4]
 800b9d2:	4a78      	ldr	r2, [pc, #480]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9d4:	4b77      	ldr	r3, [pc, #476]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9d8:	f043 0308 	orr.w	r3, r3, #8
 800b9dc:	6313      	str	r3, [r2, #48]	; 0x30
 800b9de:	4b75      	ldr	r3, [pc, #468]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9e2:	f003 0308 	and.w	r3, r3, #8
 800b9e6:	607b      	str	r3, [r7, #4]
 800b9e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	603b      	str	r3, [r7, #0]
 800b9ee:	4a71      	ldr	r2, [pc, #452]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9f0:	4b70      	ldr	r3, [pc, #448]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9f8:	6313      	str	r3, [r2, #48]	; 0x30
 800b9fa:	4b6e      	ldr	r3, [pc, #440]	; (800bbb4 <MX_GPIO_Init+0x288>)
 800b9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba02:	603b      	str	r3, [r7, #0]
 800ba04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nBUSY_GPIO_Port, nBUSY_Pin, GPIO_PIN_RESET);
 800ba06:	2200      	movs	r2, #0
 800ba08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ba0c:	486a      	ldr	r0, [pc, #424]	; (800bbb8 <MX_GPIO_Init+0x28c>)
 800ba0e:	f7f6 fa3f 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800ba12:	2201      	movs	r2, #1
 800ba14:	2108      	movs	r1, #8
 800ba16:	4869      	ldr	r0, [pc, #420]	; (800bbbc <MX_GPIO_Init+0x290>)
 800ba18:	f7f6 fa3a 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_SET);
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ba22:	4865      	ldr	r0, [pc, #404]	; (800bbb8 <MX_GPIO_Init+0x28c>)
 800ba24:	f7f6 fa34 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800ba28:	2200      	movs	r2, #0
 800ba2a:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800ba2e:	4864      	ldr	r0, [pc, #400]	; (800bbc0 <MX_GPIO_Init+0x294>)
 800ba30:	f7f6 fa2e 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800ba34:	2200      	movs	r2, #0
 800ba36:	2140      	movs	r1, #64	; 0x40
 800ba38:	4862      	ldr	r0, [pc, #392]	; (800bbc4 <MX_GPIO_Init+0x298>)
 800ba3a:	f7f6 fa29 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ba44:	485d      	ldr	r0, [pc, #372]	; (800bbbc <MX_GPIO_Init+0x290>)
 800ba46:	f7f6 fa23 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800ba4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ba4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ba50:	4b5d      	ldr	r3, [pc, #372]	; (800bbc8 <MX_GPIO_Init+0x29c>)
 800ba52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba54:	2300      	movs	r3, #0
 800ba56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800ba58:	f107 031c 	add.w	r3, r7, #28
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	4857      	ldr	r0, [pc, #348]	; (800bbbc <MX_GPIO_Init+0x290>)
 800ba60:	f7f5 ff48 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : nFLAG_Pin */
  GPIO_InitStruct.Pin = nFLAG_Pin;
 800ba64:	2320      	movs	r3, #32
 800ba66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(nFLAG_GPIO_Port, &GPIO_InitStruct);
 800ba70:	f107 031c 	add.w	r3, r7, #28
 800ba74:	4619      	mov	r1, r3
 800ba76:	4850      	ldr	r0, [pc, #320]	; (800bbb8 <MX_GPIO_Init+0x28c>)
 800ba78:	f7f5 ff3c 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : nBUSY_Pin */
  GPIO_InitStruct.Pin = nBUSY_Pin;
 800ba7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ba82:	2301      	movs	r3, #1
 800ba84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba86:	2301      	movs	r3, #1
 800ba88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(nBUSY_GPIO_Port, &GPIO_InitStruct);
 800ba8e:	f107 031c 	add.w	r3, r7, #28
 800ba92:	4619      	mov	r1, r3
 800ba94:	4848      	ldr	r0, [pc, #288]	; (800bbb8 <MX_GPIO_Init+0x28c>)
 800ba96:	f7f5 ff2d 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ba9a:	2332      	movs	r3, #50	; 0x32
 800ba9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba9e:	2302      	movs	r3, #2
 800baa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baa2:	2300      	movs	r3, #0
 800baa4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800baa6:	2303      	movs	r3, #3
 800baa8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800baaa:	230b      	movs	r3, #11
 800baac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800baae:	f107 031c 	add.w	r3, r7, #28
 800bab2:	4619      	mov	r1, r3
 800bab4:	4841      	ldr	r0, [pc, #260]	; (800bbbc <MX_GPIO_Init+0x290>)
 800bab6:	f7f5 ff1d 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin LD1_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LD1_Pin;
 800baba:	f44f 7302 	mov.w	r3, #520	; 0x208
 800babe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bac0:	2301      	movs	r3, #1
 800bac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bac4:	2300      	movs	r3, #0
 800bac6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bac8:	2300      	movs	r3, #0
 800baca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bacc:	f107 031c 	add.w	r3, r7, #28
 800bad0:	4619      	mov	r1, r3
 800bad2:	483a      	ldr	r0, [pc, #232]	; (800bbbc <MX_GPIO_Init+0x290>)
 800bad4:	f7f5 ff0e 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin;
 800bad8:	2306      	movs	r3, #6
 800bada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800badc:	2302      	movs	r3, #2
 800bade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bae0:	2300      	movs	r3, #0
 800bae2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bae4:	2303      	movs	r3, #3
 800bae6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bae8:	230b      	movs	r3, #11
 800baea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800baec:	f107 031c 	add.w	r3, r7, #28
 800baf0:	4619      	mov	r1, r3
 800baf2:	4836      	ldr	r0, [pc, #216]	; (800bbcc <MX_GPIO_Init+0x2a0>)
 800baf4:	f7f5 fefe 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : nRST_Pin */
  GPIO_InitStruct.Pin = nRST_Pin;
 800baf8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bafc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bafe:	2301      	movs	r3, #1
 800bb00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb02:	2300      	movs	r3, #0
 800bb04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb06:	2300      	movs	r3, #0
 800bb08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 800bb0a:	f107 031c 	add.w	r3, r7, #28
 800bb0e:	4619      	mov	r1, r3
 800bb10:	4829      	ldr	r0, [pc, #164]	; (800bbb8 <MX_GPIO_Init+0x28c>)
 800bb12:	f7f5 feef 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800bb16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bb1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb1c:	2302      	movs	r3, #2
 800bb1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb20:	2300      	movs	r3, #0
 800bb22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb24:	2303      	movs	r3, #3
 800bb26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb28:	230b      	movs	r3, #11
 800bb2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800bb2c:	f107 031c 	add.w	r3, r7, #28
 800bb30:	4619      	mov	r1, r3
 800bb32:	4823      	ldr	r0, [pc, #140]	; (800bbc0 <MX_GPIO_Init+0x294>)
 800bb34:	f7f5 fede 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800bb38:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800bb3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb42:	2300      	movs	r3, #0
 800bb44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb46:	2300      	movs	r3, #0
 800bb48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bb4a:	f107 031c 	add.w	r3, r7, #28
 800bb4e:	4619      	mov	r1, r3
 800bb50:	481b      	ldr	r0, [pc, #108]	; (800bbc0 <MX_GPIO_Init+0x294>)
 800bb52:	f7f5 fecf 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800bb56:	2340      	movs	r3, #64	; 0x40
 800bb58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb62:	2300      	movs	r3, #0
 800bb64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800bb66:	f107 031c 	add.w	r3, r7, #28
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	4815      	ldr	r0, [pc, #84]	; (800bbc4 <MX_GPIO_Init+0x298>)
 800bb6e:	f7f5 fec1 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800bb72:	2380      	movs	r3, #128	; 0x80
 800bb74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb76:	2300      	movs	r3, #0
 800bb78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800bb7e:	f107 031c 	add.w	r3, r7, #28
 800bb82:	4619      	mov	r1, r3
 800bb84:	480f      	ldr	r0, [pc, #60]	; (800bbc4 <MX_GPIO_Init+0x298>)
 800bb86:	f7f5 feb5 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800bb8a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800bb8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb90:	2302      	movs	r3, #2
 800bb92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb94:	2300      	movs	r3, #0
 800bb96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb98:	2303      	movs	r3, #3
 800bb9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb9c:	230b      	movs	r3, #11
 800bb9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bba0:	f107 031c 	add.w	r3, r7, #28
 800bba4:	4619      	mov	r1, r3
 800bba6:	4807      	ldr	r0, [pc, #28]	; (800bbc4 <MX_GPIO_Init+0x298>)
 800bba8:	f7f5 fea4 	bl	80018f4 <HAL_GPIO_Init>

}
 800bbac:	bf00      	nop
 800bbae:	3730      	adds	r7, #48	; 0x30
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}
 800bbb4:	40023800 	.word	0x40023800
 800bbb8:	40021400 	.word	0x40021400
 800bbbc:	40020800 	.word	0x40020800
 800bbc0:	40020400 	.word	0x40020400
 800bbc4:	40021800 	.word	0x40021800
 800bbc8:	10110000 	.word	0x10110000
 800bbcc:	40020000 	.word	0x40020000

0800bbd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800bbd4:	bf00      	nop
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbdc:	4770      	bx	lr
 800bbde:	bf00      	nop

0800bbe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	b083      	sub	sp, #12
 800bbe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	607b      	str	r3, [r7, #4]
 800bbea:	4a10      	ldr	r2, [pc, #64]	; (800bc2c <HAL_MspInit+0x4c>)
 800bbec:	4b0f      	ldr	r3, [pc, #60]	; (800bc2c <HAL_MspInit+0x4c>)
 800bbee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bbf4:	6453      	str	r3, [r2, #68]	; 0x44
 800bbf6:	4b0d      	ldr	r3, [pc, #52]	; (800bc2c <HAL_MspInit+0x4c>)
 800bbf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbfe:	607b      	str	r3, [r7, #4]
 800bc00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bc02:	2300      	movs	r3, #0
 800bc04:	603b      	str	r3, [r7, #0]
 800bc06:	4a09      	ldr	r2, [pc, #36]	; (800bc2c <HAL_MspInit+0x4c>)
 800bc08:	4b08      	ldr	r3, [pc, #32]	; (800bc2c <HAL_MspInit+0x4c>)
 800bc0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc10:	6413      	str	r3, [r2, #64]	; 0x40
 800bc12:	4b06      	ldr	r3, [pc, #24]	; (800bc2c <HAL_MspInit+0x4c>)
 800bc14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc1a:	603b      	str	r3, [r7, #0]
 800bc1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bc1e:	bf00      	nop
 800bc20:	370c      	adds	r7, #12
 800bc22:	46bd      	mov	sp, r7
 800bc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	40023800 	.word	0x40023800

0800bc30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b08a      	sub	sp, #40	; 0x28
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc38:	f107 0314 	add.w	r3, r7, #20
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	601a      	str	r2, [r3, #0]
 800bc40:	605a      	str	r2, [r3, #4]
 800bc42:	609a      	str	r2, [r3, #8]
 800bc44:	60da      	str	r2, [r3, #12]
 800bc46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	4a19      	ldr	r2, [pc, #100]	; (800bcb4 <HAL_SPI_MspInit+0x84>)
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d12b      	bne.n	800bcaa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800bc52:	2300      	movs	r3, #0
 800bc54:	613b      	str	r3, [r7, #16]
 800bc56:	4a18      	ldr	r2, [pc, #96]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc58:	4b17      	ldr	r3, [pc, #92]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bc60:	6453      	str	r3, [r2, #68]	; 0x44
 800bc62:	4b15      	ldr	r3, [pc, #84]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc6a:	613b      	str	r3, [r7, #16]
 800bc6c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc6e:	2300      	movs	r3, #0
 800bc70:	60fb      	str	r3, [r7, #12]
 800bc72:	4a11      	ldr	r2, [pc, #68]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc74:	4b10      	ldr	r3, [pc, #64]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc78:	f043 0301 	orr.w	r3, r3, #1
 800bc7c:	6313      	str	r3, [r2, #48]	; 0x30
 800bc7e:	4b0e      	ldr	r3, [pc, #56]	; (800bcb8 <HAL_SPI_MspInit+0x88>)
 800bc80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc82:	f003 0301 	and.w	r3, r3, #1
 800bc86:	60fb      	str	r3, [r7, #12]
 800bc88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800bc8a:	23e0      	movs	r3, #224	; 0xe0
 800bc8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc8e:	2302      	movs	r3, #2
 800bc90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc92:	2300      	movs	r3, #0
 800bc94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc96:	2303      	movs	r3, #3
 800bc98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800bc9a:	2305      	movs	r3, #5
 800bc9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc9e:	f107 0314 	add.w	r3, r7, #20
 800bca2:	4619      	mov	r1, r3
 800bca4:	4805      	ldr	r0, [pc, #20]	; (800bcbc <HAL_SPI_MspInit+0x8c>)
 800bca6:	f7f5 fe25 	bl	80018f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800bcaa:	bf00      	nop
 800bcac:	3728      	adds	r7, #40	; 0x28
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	40013000 	.word	0x40013000
 800bcb8:	40023800 	.word	0x40023800
 800bcbc:	40020000 	.word	0x40020000

0800bcc0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b082      	sub	sp, #8
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4a08      	ldr	r2, [pc, #32]	; (800bcf0 <HAL_SPI_MspDeInit+0x30>)
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	d109      	bne.n	800bce6 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800bcd2:	4a08      	ldr	r2, [pc, #32]	; (800bcf4 <HAL_SPI_MspDeInit+0x34>)
 800bcd4:	4b07      	ldr	r3, [pc, #28]	; (800bcf4 <HAL_SPI_MspDeInit+0x34>)
 800bcd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bcdc:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800bcde:	21e0      	movs	r1, #224	; 0xe0
 800bce0:	4805      	ldr	r0, [pc, #20]	; (800bcf8 <HAL_SPI_MspDeInit+0x38>)
 800bce2:	f7f5 ffb1 	bl	8001c48 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800bce6:	bf00      	nop
 800bce8:	3708      	adds	r7, #8
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	40013000 	.word	0x40013000
 800bcf4:	40023800 	.word	0x40023800
 800bcf8:	40020000 	.word	0x40020000

0800bcfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b08a      	sub	sp, #40	; 0x28
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd04:	f107 0314 	add.w	r3, r7, #20
 800bd08:	2200      	movs	r2, #0
 800bd0a:	601a      	str	r2, [r3, #0]
 800bd0c:	605a      	str	r2, [r3, #4]
 800bd0e:	609a      	str	r2, [r3, #8]
 800bd10:	60da      	str	r2, [r3, #12]
 800bd12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4a1d      	ldr	r2, [pc, #116]	; (800bd90 <HAL_UART_MspInit+0x94>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d134      	bne.n	800bd88 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800bd1e:	2300      	movs	r3, #0
 800bd20:	613b      	str	r3, [r7, #16]
 800bd22:	4a1c      	ldr	r2, [pc, #112]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd24:	4b1b      	ldr	r3, [pc, #108]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bd2c:	6413      	str	r3, [r2, #64]	; 0x40
 800bd2e:	4b19      	ldr	r3, [pc, #100]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bd36:	613b      	str	r3, [r7, #16]
 800bd38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	60fb      	str	r3, [r7, #12]
 800bd3e:	4a15      	ldr	r2, [pc, #84]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd40:	4b14      	ldr	r3, [pc, #80]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd44:	f043 0308 	orr.w	r3, r3, #8
 800bd48:	6313      	str	r3, [r2, #48]	; 0x30
 800bd4a:	4b12      	ldr	r3, [pc, #72]	; (800bd94 <HAL_UART_MspInit+0x98>)
 800bd4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd4e:	f003 0308 	and.w	r3, r3, #8
 800bd52:	60fb      	str	r3, [r7, #12]
 800bd54:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800bd56:	f44f 7340 	mov.w	r3, #768	; 0x300
 800bd5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd5c:	2302      	movs	r3, #2
 800bd5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bd60:	2301      	movs	r3, #1
 800bd62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd64:	2303      	movs	r3, #3
 800bd66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800bd68:	2307      	movs	r3, #7
 800bd6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800bd6c:	f107 0314 	add.w	r3, r7, #20
 800bd70:	4619      	mov	r1, r3
 800bd72:	4809      	ldr	r0, [pc, #36]	; (800bd98 <HAL_UART_MspInit+0x9c>)
 800bd74:	f7f5 fdbe 	bl	80018f4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800bd78:	2200      	movs	r2, #0
 800bd7a:	2100      	movs	r1, #0
 800bd7c:	2027      	movs	r0, #39	; 0x27
 800bd7e:	f7f4 fe20 	bl	80009c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800bd82:	2027      	movs	r0, #39	; 0x27
 800bd84:	f7f4 fe39 	bl	80009fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800bd88:	bf00      	nop
 800bd8a:	3728      	adds	r7, #40	; 0x28
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	40004800 	.word	0x40004800
 800bd94:	40023800 	.word	0x40023800
 800bd98:	40020c00 	.word	0x40020c00

0800bd9c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART3)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a0a      	ldr	r2, [pc, #40]	; (800bdd4 <HAL_UART_MspDeInit+0x38>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d10d      	bne.n	800bdca <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART3_MspDeInit 0 */

  /* USER CODE END USART3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART3_CLK_DISABLE();
 800bdae:	4a0a      	ldr	r2, [pc, #40]	; (800bdd8 <HAL_UART_MspDeInit+0x3c>)
 800bdb0:	4b09      	ldr	r3, [pc, #36]	; (800bdd8 <HAL_UART_MspDeInit+0x3c>)
 800bdb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bdb8:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 800bdba:	f44f 7140 	mov.w	r1, #768	; 0x300
 800bdbe:	4807      	ldr	r0, [pc, #28]	; (800bddc <HAL_UART_MspDeInit+0x40>)
 800bdc0:	f7f5 ff42 	bl	8001c48 <HAL_GPIO_DeInit>

    /* USART3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 800bdc4:	2027      	movs	r0, #39	; 0x27
 800bdc6:	f7f4 fe26 	bl	8000a16 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 800bdca:	bf00      	nop
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	40004800 	.word	0x40004800
 800bdd8:	40023800 	.word	0x40023800
 800bddc:	40020c00 	.word	0x40020c00

0800bde0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b08a      	sub	sp, #40	; 0x28
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bde8:	f107 0314 	add.w	r3, r7, #20
 800bdec:	2200      	movs	r2, #0
 800bdee:	601a      	str	r2, [r3, #0]
 800bdf0:	605a      	str	r2, [r3, #4]
 800bdf2:	609a      	str	r2, [r3, #8]
 800bdf4:	60da      	str	r2, [r3, #12]
 800bdf6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be00:	d13f      	bne.n	800be82 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be02:	2300      	movs	r3, #0
 800be04:	613b      	str	r3, [r7, #16]
 800be06:	4a21      	ldr	r2, [pc, #132]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be08:	4b20      	ldr	r3, [pc, #128]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be0c:	f043 0301 	orr.w	r3, r3, #1
 800be10:	6313      	str	r3, [r2, #48]	; 0x30
 800be12:	4b1e      	ldr	r3, [pc, #120]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be16:	f003 0301 	and.w	r3, r3, #1
 800be1a:	613b      	str	r3, [r7, #16]
 800be1c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800be1e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800be22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be24:	2302      	movs	r3, #2
 800be26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be28:	2300      	movs	r3, #0
 800be2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be2c:	2303      	movs	r3, #3
 800be2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800be30:	230a      	movs	r3, #10
 800be32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be34:	f107 0314 	add.w	r3, r7, #20
 800be38:	4619      	mov	r1, r3
 800be3a:	4815      	ldr	r0, [pc, #84]	; (800be90 <HAL_PCD_MspInit+0xb0>)
 800be3c:	f7f5 fd5a 	bl	80018f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800be40:	f44f 7300 	mov.w	r3, #512	; 0x200
 800be44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800be46:	2300      	movs	r3, #0
 800be48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be4a:	2300      	movs	r3, #0
 800be4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800be4e:	f107 0314 	add.w	r3, r7, #20
 800be52:	4619      	mov	r1, r3
 800be54:	480e      	ldr	r0, [pc, #56]	; (800be90 <HAL_PCD_MspInit+0xb0>)
 800be56:	f7f5 fd4d 	bl	80018f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800be5a:	4a0c      	ldr	r2, [pc, #48]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be5c:	4b0b      	ldr	r3, [pc, #44]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be64:	6353      	str	r3, [r2, #52]	; 0x34
 800be66:	2300      	movs	r3, #0
 800be68:	60fb      	str	r3, [r7, #12]
 800be6a:	4a08      	ldr	r2, [pc, #32]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be6c:	4b07      	ldr	r3, [pc, #28]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800be74:	6453      	str	r3, [r2, #68]	; 0x44
 800be76:	4b05      	ldr	r3, [pc, #20]	; (800be8c <HAL_PCD_MspInit+0xac>)
 800be78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be7e:	60fb      	str	r3, [r7, #12]
 800be80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800be82:	bf00      	nop
 800be84:	3728      	adds	r7, #40	; 0x28
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
 800be8a:	bf00      	nop
 800be8c:	40023800 	.word	0x40023800
 800be90:	40020000 	.word	0x40020000

0800be94 <HAL_PCD_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b082      	sub	sp, #8
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB_OTG_FS)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bea4:	d10a      	bne.n	800bebc <HAL_PCD_MspDeInit+0x28>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 800bea6:	4a07      	ldr	r2, [pc, #28]	; (800bec4 <HAL_PCD_MspDeInit+0x30>)
 800bea8:	4b06      	ldr	r3, [pc, #24]	; (800bec4 <HAL_PCD_MspDeInit+0x30>)
 800beaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800beac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800beb0:	6353      	str	r3, [r2, #52]	; 0x34
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin 
 800beb2:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 800beb6:	4804      	ldr	r0, [pc, #16]	; (800bec8 <HAL_PCD_MspDeInit+0x34>)
 800beb8:	f7f5 fec6 	bl	8001c48 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }

}
 800bebc:	bf00      	nop
 800bebe:	3708      	adds	r7, #8
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}
 800bec4:	40023800 	.word	0x40023800
 800bec8:	40020000 	.word	0x40020000

0800becc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800becc:	b480      	push	{r7}
 800bece:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800bed0:	bf00      	nop
 800bed2:	46bd      	mov	sp, r7
 800bed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed8:	4770      	bx	lr

0800beda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800beda:	b480      	push	{r7}
 800bedc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bede:	e7fe      	b.n	800bede <HardFault_Handler+0x4>

0800bee0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800bee0:	b480      	push	{r7}
 800bee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800bee4:	e7fe      	b.n	800bee4 <MemManage_Handler+0x4>

0800bee6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800bee6:	b480      	push	{r7}
 800bee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800beea:	e7fe      	b.n	800beea <BusFault_Handler+0x4>

0800beec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800beec:	b480      	push	{r7}
 800beee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800bef0:	e7fe      	b.n	800bef0 <UsageFault_Handler+0x4>

0800bef2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800bef2:	b480      	push	{r7}
 800bef4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800bef6:	bf00      	nop
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800bf00:	b480      	push	{r7}
 800bf02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800bf04:	bf00      	nop
 800bf06:	46bd      	mov	sp, r7
 800bf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0c:	4770      	bx	lr

0800bf0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800bf0e:	b480      	push	{r7}
 800bf10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800bf12:	bf00      	nop
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800bf20:	f7f4 f9f2 	bl	8000308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800bf24:	bf00      	nop
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800bf2c:	4802      	ldr	r0, [pc, #8]	; (800bf38 <USART3_IRQHandler+0x10>)
 800bf2e:	f7fb fa9f 	bl	8007470 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800bf32:	bf00      	nop
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	200003a8 	.word	0x200003a8

0800bf3c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	af00      	add	r7, sp, #0
}
 800bf40:	bf00      	nop
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <_getpid>:

int _getpid(void)
{
 800bf4a:	b480      	push	{r7}
 800bf4c:	af00      	add	r7, sp, #0
	return 1;
 800bf4e:	2301      	movs	r3, #1
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	46bd      	mov	sp, r7
 800bf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf58:	4770      	bx	lr

0800bf5a <_kill>:

int _kill(int pid, int sig)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b082      	sub	sp, #8
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
 800bf62:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800bf64:	f000 fbe2 	bl	800c72c <__errno>
 800bf68:	4602      	mov	r2, r0
 800bf6a:	2316      	movs	r3, #22
 800bf6c:	6013      	str	r3, [r2, #0]
	return -1;
 800bf6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3708      	adds	r7, #8
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}

0800bf7a <_exit>:

void _exit (int status)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b082      	sub	sp, #8
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800bf82:	f04f 31ff 	mov.w	r1, #4294967295
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f7ff ffe7 	bl	800bf5a <_kill>
	while (1) {}		/* Make sure we hang here */
 800bf8c:	e7fe      	b.n	800bf8c <_exit+0x12>

0800bf8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800bf8e:	b590      	push	{r4, r7, lr}
 800bf90:	b087      	sub	sp, #28
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	60f8      	str	r0, [r7, #12]
 800bf96:	60b9      	str	r1, [r7, #8]
 800bf98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	617b      	str	r3, [r7, #20]
 800bf9e:	e00a      	b.n	800bfb6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800bfa0:	68bc      	ldr	r4, [r7, #8]
 800bfa2:	1c63      	adds	r3, r4, #1
 800bfa4:	60bb      	str	r3, [r7, #8]
 800bfa6:	f3af 8000 	nop.w
 800bfaa:	4603      	mov	r3, r0
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	617b      	str	r3, [r7, #20]
 800bfb6:	697a      	ldr	r2, [r7, #20]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	dbf0      	blt.n	800bfa0 <_read+0x12>
	}

return len;
 800bfbe:	687b      	ldr	r3, [r7, #4]
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	371c      	adds	r7, #28
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd90      	pop	{r4, r7, pc}

0800bfc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b086      	sub	sp, #24
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	60f8      	str	r0, [r7, #12]
 800bfd0:	60b9      	str	r1, [r7, #8]
 800bfd2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	617b      	str	r3, [r7, #20]
 800bfd8:	e009      	b.n	800bfee <_write+0x26>
	{
		__io_putchar(*ptr++);
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	1c5a      	adds	r2, r3, #1
 800bfde:	60ba      	str	r2, [r7, #8]
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	3301      	adds	r3, #1
 800bfec:	617b      	str	r3, [r7, #20]
 800bfee:	697a      	ldr	r2, [r7, #20]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	429a      	cmp	r2, r3
 800bff4:	dbf1      	blt.n	800bfda <_write+0x12>
	}
	return len;
 800bff6:	687b      	ldr	r3, [r7, #4]
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3718      	adds	r7, #24
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c008:	4b11      	ldr	r3, [pc, #68]	; (800c050 <_sbrk+0x50>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d102      	bne.n	800c016 <_sbrk+0x16>
		heap_end = &end;
 800c010:	4b0f      	ldr	r3, [pc, #60]	; (800c050 <_sbrk+0x50>)
 800c012:	4a10      	ldr	r2, [pc, #64]	; (800c054 <_sbrk+0x54>)
 800c014:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800c016:	4b0e      	ldr	r3, [pc, #56]	; (800c050 <_sbrk+0x50>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800c01c:	4b0c      	ldr	r3, [pc, #48]	; (800c050 <_sbrk+0x50>)
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	4413      	add	r3, r2
 800c024:	466a      	mov	r2, sp
 800c026:	4293      	cmp	r3, r2
 800c028:	d907      	bls.n	800c03a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800c02a:	f000 fb7f 	bl	800c72c <__errno>
 800c02e:	4602      	mov	r2, r0
 800c030:	230c      	movs	r3, #12
 800c032:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800c034:	f04f 33ff 	mov.w	r3, #4294967295
 800c038:	e006      	b.n	800c048 <_sbrk+0x48>
	}

	heap_end += incr;
 800c03a:	4b05      	ldr	r3, [pc, #20]	; (800c050 <_sbrk+0x50>)
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	4413      	add	r3, r2
 800c042:	4a03      	ldr	r2, [pc, #12]	; (800c050 <_sbrk+0x50>)
 800c044:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800c046:	68fb      	ldr	r3, [r7, #12]
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3710      	adds	r7, #16
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}
 800c050:	20000398 	.word	0x20000398
 800c054:	2000084c 	.word	0x2000084c

0800c058 <_close>:

int _close(int file)
{
 800c058:	b480      	push	{r7}
 800c05a:	b083      	sub	sp, #12
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
	return -1;
 800c060:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c064:	4618      	mov	r0, r3
 800c066:	370c      	adds	r7, #12
 800c068:	46bd      	mov	sp, r7
 800c06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06e:	4770      	bx	lr

0800c070 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c070:	b480      	push	{r7}
 800c072:	b083      	sub	sp, #12
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
 800c078:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c080:	605a      	str	r2, [r3, #4]
	return 0;
 800c082:	2300      	movs	r3, #0
}
 800c084:	4618      	mov	r0, r3
 800c086:	370c      	adds	r7, #12
 800c088:	46bd      	mov	sp, r7
 800c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08e:	4770      	bx	lr

0800c090 <_isatty>:

int _isatty(int file)
{
 800c090:	b480      	push	{r7}
 800c092:	b083      	sub	sp, #12
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
	return 1;
 800c098:	2301      	movs	r3, #1
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	370c      	adds	r7, #12
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr

0800c0a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800c0a6:	b480      	push	{r7}
 800c0a8:	b085      	sub	sp, #20
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	60f8      	str	r0, [r7, #12]
 800c0ae:	60b9      	str	r1, [r7, #8]
 800c0b0:	607a      	str	r2, [r7, #4]
	return 0;
 800c0b2:	2300      	movs	r3, #0
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3714      	adds	r7, #20
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0be:	4770      	bx	lr

0800c0c0 <_open>:

int _open(char *path, int flags, ...)
{
 800c0c0:	b40e      	push	{r1, r2, r3}
 800c0c2:	b480      	push	{r7}
 800c0c4:	b082      	sub	sp, #8
 800c0c6:	af00      	add	r7, sp, #0
 800c0c8:	6078      	str	r0, [r7, #4]
	/* Pretend like we always fail */
	return -1;
 800c0ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3708      	adds	r7, #8
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	b003      	add	sp, #12
 800c0da:	4770      	bx	lr

0800c0dc <_wait>:

int _wait(int *status)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b082      	sub	sp, #8
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
	errno = ECHILD;
 800c0e4:	f000 fb22 	bl	800c72c <__errno>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	230a      	movs	r3, #10
 800c0ec:	6013      	str	r3, [r2, #0]
	return -1;
 800c0ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	3708      	adds	r7, #8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <_unlink>:

int _unlink(char *name)
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b082      	sub	sp, #8
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	6078      	str	r0, [r7, #4]
	errno = ENOENT;
 800c102:	f000 fb13 	bl	800c72c <__errno>
 800c106:	4602      	mov	r2, r0
 800c108:	2302      	movs	r3, #2
 800c10a:	6013      	str	r3, [r2, #0]
	return -1;
 800c10c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c110:	4618      	mov	r0, r3
 800c112:	3708      	adds	r7, #8
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <_times>:

int _times(struct tms *buf)
{
 800c118:	b480      	push	{r7}
 800c11a:	b083      	sub	sp, #12
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
	return -1;
 800c120:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c124:	4618      	mov	r0, r3
 800c126:	370c      	adds	r7, #12
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <_stat>:

int _stat(char *file, struct stat *st)
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c140:	605a      	str	r2, [r3, #4]
	return 0;
 800c142:	2300      	movs	r3, #0
}
 800c144:	4618      	mov	r0, r3
 800c146:	370c      	adds	r7, #12
 800c148:	46bd      	mov	sp, r7
 800c14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14e:	4770      	bx	lr

0800c150 <_link>:

int _link(char *old, char *new)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
 800c158:	6039      	str	r1, [r7, #0]
	errno = EMLINK;
 800c15a:	f000 fae7 	bl	800c72c <__errno>
 800c15e:	4602      	mov	r2, r0
 800c160:	231f      	movs	r3, #31
 800c162:	6013      	str	r3, [r2, #0]
	return -1;
 800c164:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3708      	adds	r7, #8
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <_fork>:

int _fork(void)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	af00      	add	r7, sp, #0
	errno = EAGAIN;
 800c174:	f000 fada 	bl	800c72c <__errno>
 800c178:	4602      	mov	r2, r0
 800c17a:	230b      	movs	r3, #11
 800c17c:	6013      	str	r3, [r2, #0]
	return -1;
 800c17e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c182:	4618      	mov	r0, r3
 800c184:	bd80      	pop	{r7, pc}

0800c186 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 800c186:	b580      	push	{r7, lr}
 800c188:	b084      	sub	sp, #16
 800c18a:	af00      	add	r7, sp, #0
 800c18c:	60f8      	str	r0, [r7, #12]
 800c18e:	60b9      	str	r1, [r7, #8]
 800c190:	607a      	str	r2, [r7, #4]
	errno = ENOMEM;
 800c192:	f000 facb 	bl	800c72c <__errno>
 800c196:	4602      	mov	r2, r0
 800c198:	230c      	movs	r3, #12
 800c19a:	6013      	str	r3, [r2, #0]
	return -1;
 800c19c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3710      	adds	r7, #16
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c1ac:	4a16      	ldr	r2, [pc, #88]	; (800c208 <SystemInit+0x60>)
 800c1ae:	4b16      	ldr	r3, [pc, #88]	; (800c208 <SystemInit+0x60>)
 800c1b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c1b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c1bc:	4a13      	ldr	r2, [pc, #76]	; (800c20c <SystemInit+0x64>)
 800c1be:	4b13      	ldr	r3, [pc, #76]	; (800c20c <SystemInit+0x64>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f043 0301 	orr.w	r3, r3, #1
 800c1c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800c1c8:	4b10      	ldr	r3, [pc, #64]	; (800c20c <SystemInit+0x64>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c1ce:	4a0f      	ldr	r2, [pc, #60]	; (800c20c <SystemInit+0x64>)
 800c1d0:	4b0e      	ldr	r3, [pc, #56]	; (800c20c <SystemInit+0x64>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800c1d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c1dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800c1de:	4b0b      	ldr	r3, [pc, #44]	; (800c20c <SystemInit+0x64>)
 800c1e0:	4a0b      	ldr	r2, [pc, #44]	; (800c210 <SystemInit+0x68>)
 800c1e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c1e4:	4a09      	ldr	r2, [pc, #36]	; (800c20c <SystemInit+0x64>)
 800c1e6:	4b09      	ldr	r3, [pc, #36]	; (800c20c <SystemInit+0x64>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c1ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c1f0:	4b06      	ldr	r3, [pc, #24]	; (800c20c <SystemInit+0x64>)
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c1f6:	4b04      	ldr	r3, [pc, #16]	; (800c208 <SystemInit+0x60>)
 800c1f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c1fc:	609a      	str	r2, [r3, #8]
#endif
}
 800c1fe:	bf00      	nop
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	e000ed00 	.word	0xe000ed00
 800c20c:	40023800 	.word	0x40023800
 800c210:	24003010 	.word	0x24003010

0800c214 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800c214:	b480      	push	{r7}
 800c216:	b087      	sub	sp, #28
 800c218:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800c21a:	2300      	movs	r3, #0
 800c21c:	613b      	str	r3, [r7, #16]
 800c21e:	2300      	movs	r3, #0
 800c220:	617b      	str	r3, [r7, #20]
 800c222:	2302      	movs	r3, #2
 800c224:	60fb      	str	r3, [r7, #12]
 800c226:	2300      	movs	r3, #0
 800c228:	60bb      	str	r3, [r7, #8]
 800c22a:	2302      	movs	r3, #2
 800c22c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800c22e:	4b31      	ldr	r3, [pc, #196]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c230:	689b      	ldr	r3, [r3, #8]
 800c232:	f003 030c 	and.w	r3, r3, #12
 800c236:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	2b04      	cmp	r3, #4
 800c23c:	d007      	beq.n	800c24e <SystemCoreClockUpdate+0x3a>
 800c23e:	2b08      	cmp	r3, #8
 800c240:	d009      	beq.n	800c256 <SystemCoreClockUpdate+0x42>
 800c242:	2b00      	cmp	r3, #0
 800c244:	d13d      	bne.n	800c2c2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800c246:	4b2c      	ldr	r3, [pc, #176]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c248:	4a2c      	ldr	r2, [pc, #176]	; (800c2fc <SystemCoreClockUpdate+0xe8>)
 800c24a:	601a      	str	r2, [r3, #0]
      break;
 800c24c:	e03d      	b.n	800c2ca <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800c24e:	4b2a      	ldr	r3, [pc, #168]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c250:	4a2b      	ldr	r2, [pc, #172]	; (800c300 <SystemCoreClockUpdate+0xec>)
 800c252:	601a      	str	r2, [r3, #0]
      break;
 800c254:	e039      	b.n	800c2ca <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800c256:	4b27      	ldr	r3, [pc, #156]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	0d9b      	lsrs	r3, r3, #22
 800c25c:	f003 0301 	and.w	r3, r3, #1
 800c260:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c262:	4b24      	ldr	r3, [pc, #144]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c264:	685b      	ldr	r3, [r3, #4]
 800c266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c26a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00c      	beq.n	800c28c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800c272:	4a23      	ldr	r2, [pc, #140]	; (800c300 <SystemCoreClockUpdate+0xec>)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	fbb2 f3f3 	udiv	r3, r2, r3
 800c27a:	4a1e      	ldr	r2, [pc, #120]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c27c:	6852      	ldr	r2, [r2, #4]
 800c27e:	0992      	lsrs	r2, r2, #6
 800c280:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c284:	fb02 f303 	mul.w	r3, r2, r3
 800c288:	617b      	str	r3, [r7, #20]
 800c28a:	e00b      	b.n	800c2a4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800c28c:	4a1b      	ldr	r2, [pc, #108]	; (800c2fc <SystemCoreClockUpdate+0xe8>)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	fbb2 f3f3 	udiv	r3, r2, r3
 800c294:	4a17      	ldr	r2, [pc, #92]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c296:	6852      	ldr	r2, [r2, #4]
 800c298:	0992      	lsrs	r2, r2, #6
 800c29a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c29e:	fb02 f303 	mul.w	r3, r2, r3
 800c2a2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800c2a4:	4b13      	ldr	r3, [pc, #76]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	0c1b      	lsrs	r3, r3, #16
 800c2aa:	f003 0303 	and.w	r3, r3, #3
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	005b      	lsls	r3, r3, #1
 800c2b2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800c2b4:	697a      	ldr	r2, [r7, #20]
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2bc:	4a0e      	ldr	r2, [pc, #56]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c2be:	6013      	str	r3, [r2, #0]
      break;
 800c2c0:	e003      	b.n	800c2ca <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800c2c2:	4b0d      	ldr	r3, [pc, #52]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c2c4:	4a0d      	ldr	r2, [pc, #52]	; (800c2fc <SystemCoreClockUpdate+0xe8>)
 800c2c6:	601a      	str	r2, [r3, #0]
      break;
 800c2c8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800c2ca:	4b0a      	ldr	r3, [pc, #40]	; (800c2f4 <SystemCoreClockUpdate+0xe0>)
 800c2cc:	689b      	ldr	r3, [r3, #8]
 800c2ce:	091b      	lsrs	r3, r3, #4
 800c2d0:	f003 030f 	and.w	r3, r3, #15
 800c2d4:	4a0b      	ldr	r2, [pc, #44]	; (800c304 <SystemCoreClockUpdate+0xf0>)
 800c2d6:	5cd3      	ldrb	r3, [r2, r3]
 800c2d8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800c2da:	4b07      	ldr	r3, [pc, #28]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	fa22 f303 	lsr.w	r3, r2, r3
 800c2e4:	4a04      	ldr	r2, [pc, #16]	; (800c2f8 <SystemCoreClockUpdate+0xe4>)
 800c2e6:	6013      	str	r3, [r2, #0]
}
 800c2e8:	bf00      	nop
 800c2ea:	371c      	adds	r7, #28
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f2:	4770      	bx	lr
 800c2f4:	40023800 	.word	0x40023800
 800c2f8:	20000008 	.word	0x20000008
 800c2fc:	00f42400 	.word	0x00f42400
 800c300:	007a1200 	.word	0x007a1200
 800c304:	0800d2a0 	.word	0x0800d2a0

0800c308 <strlen>:
 800c308:	4603      	mov	r3, r0
 800c30a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c30e:	2a00      	cmp	r2, #0
 800c310:	d1fb      	bne.n	800c30a <strlen+0x2>
 800c312:	1a18      	subs	r0, r3, r0
 800c314:	3801      	subs	r0, #1
 800c316:	4770      	bx	lr
	...

0800c320 <memchr>:
 800c320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800c324:	2a10      	cmp	r2, #16
 800c326:	db2b      	blt.n	800c380 <memchr+0x60>
 800c328:	f010 0f07 	tst.w	r0, #7
 800c32c:	d008      	beq.n	800c340 <memchr+0x20>
 800c32e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c332:	3a01      	subs	r2, #1
 800c334:	428b      	cmp	r3, r1
 800c336:	d02d      	beq.n	800c394 <memchr+0x74>
 800c338:	f010 0f07 	tst.w	r0, #7
 800c33c:	b342      	cbz	r2, 800c390 <memchr+0x70>
 800c33e:	d1f6      	bne.n	800c32e <memchr+0xe>
 800c340:	b4f0      	push	{r4, r5, r6, r7}
 800c342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 800c346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800c34a:	f022 0407 	bic.w	r4, r2, #7
 800c34e:	f07f 0700 	mvns.w	r7, #0
 800c352:	2300      	movs	r3, #0
 800c354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 800c358:	3c08      	subs	r4, #8
 800c35a:	ea85 0501 	eor.w	r5, r5, r1
 800c35e:	ea86 0601 	eor.w	r6, r6, r1
 800c362:	fa85 f547 	uadd8	r5, r5, r7
 800c366:	faa3 f587 	sel	r5, r3, r7
 800c36a:	fa86 f647 	uadd8	r6, r6, r7
 800c36e:	faa5 f687 	sel	r6, r5, r7
 800c372:	b98e      	cbnz	r6, 800c398 <memchr+0x78>
 800c374:	d1ee      	bne.n	800c354 <memchr+0x34>
 800c376:	bcf0      	pop	{r4, r5, r6, r7}
 800c378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800c37c:	f002 0207 	and.w	r2, r2, #7
 800c380:	b132      	cbz	r2, 800c390 <memchr+0x70>
 800c382:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c386:	3a01      	subs	r2, #1
 800c388:	ea83 0301 	eor.w	r3, r3, r1
 800c38c:	b113      	cbz	r3, 800c394 <memchr+0x74>
 800c38e:	d1f8      	bne.n	800c382 <memchr+0x62>
 800c390:	2000      	movs	r0, #0
 800c392:	4770      	bx	lr
 800c394:	3801      	subs	r0, #1
 800c396:	4770      	bx	lr
 800c398:	2d00      	cmp	r5, #0
 800c39a:	bf06      	itte	eq
 800c39c:	4635      	moveq	r5, r6
 800c39e:	3803      	subeq	r0, #3
 800c3a0:	3807      	subne	r0, #7
 800c3a2:	f015 0f01 	tst.w	r5, #1
 800c3a6:	d107      	bne.n	800c3b8 <memchr+0x98>
 800c3a8:	3001      	adds	r0, #1
 800c3aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 800c3ae:	bf02      	ittt	eq
 800c3b0:	3001      	addeq	r0, #1
 800c3b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 800c3b6:	3001      	addeq	r0, #1
 800c3b8:	bcf0      	pop	{r4, r5, r6, r7}
 800c3ba:	3801      	subs	r0, #1
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop

0800c3c0 <__aeabi_uldivmod>:
 800c3c0:	b953      	cbnz	r3, 800c3d8 <__aeabi_uldivmod+0x18>
 800c3c2:	b94a      	cbnz	r2, 800c3d8 <__aeabi_uldivmod+0x18>
 800c3c4:	2900      	cmp	r1, #0
 800c3c6:	bf08      	it	eq
 800c3c8:	2800      	cmpeq	r0, #0
 800c3ca:	bf1c      	itt	ne
 800c3cc:	f04f 31ff 	movne.w	r1, #4294967295
 800c3d0:	f04f 30ff 	movne.w	r0, #4294967295
 800c3d4:	f000 b97a 	b.w	800c6cc <__aeabi_idiv0>
 800c3d8:	f1ad 0c08 	sub.w	ip, sp, #8
 800c3dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800c3e0:	f000 f806 	bl	800c3f0 <__udivmoddi4>
 800c3e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c3e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3ec:	b004      	add	sp, #16
 800c3ee:	4770      	bx	lr

0800c3f0 <__udivmoddi4>:
 800c3f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3f4:	468c      	mov	ip, r1
 800c3f6:	460d      	mov	r5, r1
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	9e08      	ldr	r6, [sp, #32]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d151      	bne.n	800c4a4 <__udivmoddi4+0xb4>
 800c400:	428a      	cmp	r2, r1
 800c402:	4617      	mov	r7, r2
 800c404:	d96d      	bls.n	800c4e2 <__udivmoddi4+0xf2>
 800c406:	fab2 fe82 	clz	lr, r2
 800c40a:	f1be 0f00 	cmp.w	lr, #0
 800c40e:	d00b      	beq.n	800c428 <__udivmoddi4+0x38>
 800c410:	f1ce 0c20 	rsb	ip, lr, #32
 800c414:	fa01 f50e 	lsl.w	r5, r1, lr
 800c418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c41c:	fa02 f70e 	lsl.w	r7, r2, lr
 800c420:	ea4c 0c05 	orr.w	ip, ip, r5
 800c424:	fa00 f40e 	lsl.w	r4, r0, lr
 800c428:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800c42c:	0c25      	lsrs	r5, r4, #16
 800c42e:	fbbc f8fa 	udiv	r8, ip, sl
 800c432:	fa1f f987 	uxth.w	r9, r7
 800c436:	fb0a cc18 	mls	ip, sl, r8, ip
 800c43a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800c43e:	fb08 f309 	mul.w	r3, r8, r9
 800c442:	42ab      	cmp	r3, r5
 800c444:	d90a      	bls.n	800c45c <__udivmoddi4+0x6c>
 800c446:	19ed      	adds	r5, r5, r7
 800c448:	f108 32ff 	add.w	r2, r8, #4294967295
 800c44c:	f080 8123 	bcs.w	800c696 <__udivmoddi4+0x2a6>
 800c450:	42ab      	cmp	r3, r5
 800c452:	f240 8120 	bls.w	800c696 <__udivmoddi4+0x2a6>
 800c456:	f1a8 0802 	sub.w	r8, r8, #2
 800c45a:	443d      	add	r5, r7
 800c45c:	1aed      	subs	r5, r5, r3
 800c45e:	b2a4      	uxth	r4, r4
 800c460:	fbb5 f0fa 	udiv	r0, r5, sl
 800c464:	fb0a 5510 	mls	r5, sl, r0, r5
 800c468:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800c46c:	fb00 f909 	mul.w	r9, r0, r9
 800c470:	45a1      	cmp	r9, r4
 800c472:	d909      	bls.n	800c488 <__udivmoddi4+0x98>
 800c474:	19e4      	adds	r4, r4, r7
 800c476:	f100 33ff 	add.w	r3, r0, #4294967295
 800c47a:	f080 810a 	bcs.w	800c692 <__udivmoddi4+0x2a2>
 800c47e:	45a1      	cmp	r9, r4
 800c480:	f240 8107 	bls.w	800c692 <__udivmoddi4+0x2a2>
 800c484:	3802      	subs	r0, #2
 800c486:	443c      	add	r4, r7
 800c488:	eba4 0409 	sub.w	r4, r4, r9
 800c48c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800c490:	2100      	movs	r1, #0
 800c492:	2e00      	cmp	r6, #0
 800c494:	d061      	beq.n	800c55a <__udivmoddi4+0x16a>
 800c496:	fa24 f40e 	lsr.w	r4, r4, lr
 800c49a:	2300      	movs	r3, #0
 800c49c:	6034      	str	r4, [r6, #0]
 800c49e:	6073      	str	r3, [r6, #4]
 800c4a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a4:	428b      	cmp	r3, r1
 800c4a6:	d907      	bls.n	800c4b8 <__udivmoddi4+0xc8>
 800c4a8:	2e00      	cmp	r6, #0
 800c4aa:	d054      	beq.n	800c556 <__udivmoddi4+0x166>
 800c4ac:	2100      	movs	r1, #0
 800c4ae:	e886 0021 	stmia.w	r6, {r0, r5}
 800c4b2:	4608      	mov	r0, r1
 800c4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4b8:	fab3 f183 	clz	r1, r3
 800c4bc:	2900      	cmp	r1, #0
 800c4be:	f040 808e 	bne.w	800c5de <__udivmoddi4+0x1ee>
 800c4c2:	42ab      	cmp	r3, r5
 800c4c4:	d302      	bcc.n	800c4cc <__udivmoddi4+0xdc>
 800c4c6:	4282      	cmp	r2, r0
 800c4c8:	f200 80fa 	bhi.w	800c6c0 <__udivmoddi4+0x2d0>
 800c4cc:	1a84      	subs	r4, r0, r2
 800c4ce:	eb65 0503 	sbc.w	r5, r5, r3
 800c4d2:	2001      	movs	r0, #1
 800c4d4:	46ac      	mov	ip, r5
 800c4d6:	2e00      	cmp	r6, #0
 800c4d8:	d03f      	beq.n	800c55a <__udivmoddi4+0x16a>
 800c4da:	e886 1010 	stmia.w	r6, {r4, ip}
 800c4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4e2:	b912      	cbnz	r2, 800c4ea <__udivmoddi4+0xfa>
 800c4e4:	2701      	movs	r7, #1
 800c4e6:	fbb7 f7f2 	udiv	r7, r7, r2
 800c4ea:	fab7 fe87 	clz	lr, r7
 800c4ee:	f1be 0f00 	cmp.w	lr, #0
 800c4f2:	d134      	bne.n	800c55e <__udivmoddi4+0x16e>
 800c4f4:	1beb      	subs	r3, r5, r7
 800c4f6:	0c3a      	lsrs	r2, r7, #16
 800c4f8:	fa1f fc87 	uxth.w	ip, r7
 800c4fc:	2101      	movs	r1, #1
 800c4fe:	fbb3 f8f2 	udiv	r8, r3, r2
 800c502:	0c25      	lsrs	r5, r4, #16
 800c504:	fb02 3318 	mls	r3, r2, r8, r3
 800c508:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800c50c:	fb0c f308 	mul.w	r3, ip, r8
 800c510:	42ab      	cmp	r3, r5
 800c512:	d907      	bls.n	800c524 <__udivmoddi4+0x134>
 800c514:	19ed      	adds	r5, r5, r7
 800c516:	f108 30ff 	add.w	r0, r8, #4294967295
 800c51a:	d202      	bcs.n	800c522 <__udivmoddi4+0x132>
 800c51c:	42ab      	cmp	r3, r5
 800c51e:	f200 80d1 	bhi.w	800c6c4 <__udivmoddi4+0x2d4>
 800c522:	4680      	mov	r8, r0
 800c524:	1aed      	subs	r5, r5, r3
 800c526:	b2a3      	uxth	r3, r4
 800c528:	fbb5 f0f2 	udiv	r0, r5, r2
 800c52c:	fb02 5510 	mls	r5, r2, r0, r5
 800c530:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800c534:	fb0c fc00 	mul.w	ip, ip, r0
 800c538:	45a4      	cmp	ip, r4
 800c53a:	d907      	bls.n	800c54c <__udivmoddi4+0x15c>
 800c53c:	19e4      	adds	r4, r4, r7
 800c53e:	f100 33ff 	add.w	r3, r0, #4294967295
 800c542:	d202      	bcs.n	800c54a <__udivmoddi4+0x15a>
 800c544:	45a4      	cmp	ip, r4
 800c546:	f200 80b8 	bhi.w	800c6ba <__udivmoddi4+0x2ca>
 800c54a:	4618      	mov	r0, r3
 800c54c:	eba4 040c 	sub.w	r4, r4, ip
 800c550:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800c554:	e79d      	b.n	800c492 <__udivmoddi4+0xa2>
 800c556:	4631      	mov	r1, r6
 800c558:	4630      	mov	r0, r6
 800c55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c55e:	f1ce 0420 	rsb	r4, lr, #32
 800c562:	fa05 f30e 	lsl.w	r3, r5, lr
 800c566:	fa07 f70e 	lsl.w	r7, r7, lr
 800c56a:	fa20 f804 	lsr.w	r8, r0, r4
 800c56e:	0c3a      	lsrs	r2, r7, #16
 800c570:	fa25 f404 	lsr.w	r4, r5, r4
 800c574:	ea48 0803 	orr.w	r8, r8, r3
 800c578:	fbb4 f1f2 	udiv	r1, r4, r2
 800c57c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800c580:	fb02 4411 	mls	r4, r2, r1, r4
 800c584:	fa1f fc87 	uxth.w	ip, r7
 800c588:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800c58c:	fb01 f30c 	mul.w	r3, r1, ip
 800c590:	42ab      	cmp	r3, r5
 800c592:	fa00 f40e 	lsl.w	r4, r0, lr
 800c596:	d909      	bls.n	800c5ac <__udivmoddi4+0x1bc>
 800c598:	19ed      	adds	r5, r5, r7
 800c59a:	f101 30ff 	add.w	r0, r1, #4294967295
 800c59e:	f080 808a 	bcs.w	800c6b6 <__udivmoddi4+0x2c6>
 800c5a2:	42ab      	cmp	r3, r5
 800c5a4:	f240 8087 	bls.w	800c6b6 <__udivmoddi4+0x2c6>
 800c5a8:	3902      	subs	r1, #2
 800c5aa:	443d      	add	r5, r7
 800c5ac:	1aeb      	subs	r3, r5, r3
 800c5ae:	fa1f f588 	uxth.w	r5, r8
 800c5b2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5b6:	fb02 3310 	mls	r3, r2, r0, r3
 800c5ba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800c5be:	fb00 f30c 	mul.w	r3, r0, ip
 800c5c2:	42ab      	cmp	r3, r5
 800c5c4:	d907      	bls.n	800c5d6 <__udivmoddi4+0x1e6>
 800c5c6:	19ed      	adds	r5, r5, r7
 800c5c8:	f100 38ff 	add.w	r8, r0, #4294967295
 800c5cc:	d26f      	bcs.n	800c6ae <__udivmoddi4+0x2be>
 800c5ce:	42ab      	cmp	r3, r5
 800c5d0:	d96d      	bls.n	800c6ae <__udivmoddi4+0x2be>
 800c5d2:	3802      	subs	r0, #2
 800c5d4:	443d      	add	r5, r7
 800c5d6:	1aeb      	subs	r3, r5, r3
 800c5d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800c5dc:	e78f      	b.n	800c4fe <__udivmoddi4+0x10e>
 800c5de:	f1c1 0720 	rsb	r7, r1, #32
 800c5e2:	fa22 f807 	lsr.w	r8, r2, r7
 800c5e6:	408b      	lsls	r3, r1
 800c5e8:	fa05 f401 	lsl.w	r4, r5, r1
 800c5ec:	ea48 0303 	orr.w	r3, r8, r3
 800c5f0:	fa20 fe07 	lsr.w	lr, r0, r7
 800c5f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c5f8:	40fd      	lsrs	r5, r7
 800c5fa:	ea4e 0e04 	orr.w	lr, lr, r4
 800c5fe:	fbb5 f9fc 	udiv	r9, r5, ip
 800c602:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800c606:	fb0c 5519 	mls	r5, ip, r9, r5
 800c60a:	fa1f f883 	uxth.w	r8, r3
 800c60e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800c612:	fb09 f408 	mul.w	r4, r9, r8
 800c616:	42ac      	cmp	r4, r5
 800c618:	fa02 f201 	lsl.w	r2, r2, r1
 800c61c:	fa00 fa01 	lsl.w	sl, r0, r1
 800c620:	d908      	bls.n	800c634 <__udivmoddi4+0x244>
 800c622:	18ed      	adds	r5, r5, r3
 800c624:	f109 30ff 	add.w	r0, r9, #4294967295
 800c628:	d243      	bcs.n	800c6b2 <__udivmoddi4+0x2c2>
 800c62a:	42ac      	cmp	r4, r5
 800c62c:	d941      	bls.n	800c6b2 <__udivmoddi4+0x2c2>
 800c62e:	f1a9 0902 	sub.w	r9, r9, #2
 800c632:	441d      	add	r5, r3
 800c634:	1b2d      	subs	r5, r5, r4
 800c636:	fa1f fe8e 	uxth.w	lr, lr
 800c63a:	fbb5 f0fc 	udiv	r0, r5, ip
 800c63e:	fb0c 5510 	mls	r5, ip, r0, r5
 800c642:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800c646:	fb00 f808 	mul.w	r8, r0, r8
 800c64a:	45a0      	cmp	r8, r4
 800c64c:	d907      	bls.n	800c65e <__udivmoddi4+0x26e>
 800c64e:	18e4      	adds	r4, r4, r3
 800c650:	f100 35ff 	add.w	r5, r0, #4294967295
 800c654:	d229      	bcs.n	800c6aa <__udivmoddi4+0x2ba>
 800c656:	45a0      	cmp	r8, r4
 800c658:	d927      	bls.n	800c6aa <__udivmoddi4+0x2ba>
 800c65a:	3802      	subs	r0, #2
 800c65c:	441c      	add	r4, r3
 800c65e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800c662:	eba4 0408 	sub.w	r4, r4, r8
 800c666:	fba0 8902 	umull	r8, r9, r0, r2
 800c66a:	454c      	cmp	r4, r9
 800c66c:	46c6      	mov	lr, r8
 800c66e:	464d      	mov	r5, r9
 800c670:	d315      	bcc.n	800c69e <__udivmoddi4+0x2ae>
 800c672:	d012      	beq.n	800c69a <__udivmoddi4+0x2aa>
 800c674:	b156      	cbz	r6, 800c68c <__udivmoddi4+0x29c>
 800c676:	ebba 030e 	subs.w	r3, sl, lr
 800c67a:	eb64 0405 	sbc.w	r4, r4, r5
 800c67e:	fa04 f707 	lsl.w	r7, r4, r7
 800c682:	40cb      	lsrs	r3, r1
 800c684:	431f      	orrs	r7, r3
 800c686:	40cc      	lsrs	r4, r1
 800c688:	6037      	str	r7, [r6, #0]
 800c68a:	6074      	str	r4, [r6, #4]
 800c68c:	2100      	movs	r1, #0
 800c68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c692:	4618      	mov	r0, r3
 800c694:	e6f8      	b.n	800c488 <__udivmoddi4+0x98>
 800c696:	4690      	mov	r8, r2
 800c698:	e6e0      	b.n	800c45c <__udivmoddi4+0x6c>
 800c69a:	45c2      	cmp	sl, r8
 800c69c:	d2ea      	bcs.n	800c674 <__udivmoddi4+0x284>
 800c69e:	ebb8 0e02 	subs.w	lr, r8, r2
 800c6a2:	eb69 0503 	sbc.w	r5, r9, r3
 800c6a6:	3801      	subs	r0, #1
 800c6a8:	e7e4      	b.n	800c674 <__udivmoddi4+0x284>
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	e7d7      	b.n	800c65e <__udivmoddi4+0x26e>
 800c6ae:	4640      	mov	r0, r8
 800c6b0:	e791      	b.n	800c5d6 <__udivmoddi4+0x1e6>
 800c6b2:	4681      	mov	r9, r0
 800c6b4:	e7be      	b.n	800c634 <__udivmoddi4+0x244>
 800c6b6:	4601      	mov	r1, r0
 800c6b8:	e778      	b.n	800c5ac <__udivmoddi4+0x1bc>
 800c6ba:	3802      	subs	r0, #2
 800c6bc:	443c      	add	r4, r7
 800c6be:	e745      	b.n	800c54c <__udivmoddi4+0x15c>
 800c6c0:	4608      	mov	r0, r1
 800c6c2:	e708      	b.n	800c4d6 <__udivmoddi4+0xe6>
 800c6c4:	f1a8 0802 	sub.w	r8, r8, #2
 800c6c8:	443d      	add	r5, r7
 800c6ca:	e72b      	b.n	800c524 <__udivmoddi4+0x134>

0800c6cc <__aeabi_idiv0>:
 800c6cc:	4770      	bx	lr
 800c6ce:	bf00      	nop

0800c6d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800c6d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c708 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c6d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c6d6:	e003      	b.n	800c6e0 <LoopCopyDataInit>

0800c6d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c6d8:	4b0c      	ldr	r3, [pc, #48]	; (800c70c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c6da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c6dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c6de:	3104      	adds	r1, #4

0800c6e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c6e0:	480b      	ldr	r0, [pc, #44]	; (800c710 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c6e2:	4b0c      	ldr	r3, [pc, #48]	; (800c714 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c6e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c6e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c6e8:	d3f6      	bcc.n	800c6d8 <CopyDataInit>
  ldr  r2, =_sbss
 800c6ea:	4a0b      	ldr	r2, [pc, #44]	; (800c718 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c6ec:	e002      	b.n	800c6f4 <LoopFillZerobss>

0800c6ee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c6ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c6f0:	f842 3b04 	str.w	r3, [r2], #4

0800c6f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c6f4:	4b09      	ldr	r3, [pc, #36]	; (800c71c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c6f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c6f8:	d3f9      	bcc.n	800c6ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c6fa:	f7ff fd55 	bl	800c1a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c6fe:	f000 f81b 	bl	800c738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c702:	f7fe ff2d 	bl	800b560 <main>
  bx  lr    
 800c706:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800c708:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800c70c:	0800d408 	.word	0x0800d408
  ldr  r0, =_sdata
 800c710:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c714:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800c718:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 800c71c:	2000084c 	.word	0x2000084c

0800c720 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c720:	e7fe      	b.n	800c720 <ADC_IRQHandler>

0800c722 <atoi>:
 800c722:	220a      	movs	r2, #10
 800c724:	2100      	movs	r1, #0
 800c726:	f000 b8f3 	b.w	800c910 <strtol>
	...

0800c72c <__errno>:
 800c72c:	4b01      	ldr	r3, [pc, #4]	; (800c734 <__errno+0x8>)
 800c72e:	6818      	ldr	r0, [r3, #0]
 800c730:	4770      	bx	lr
 800c732:	bf00      	nop
 800c734:	2000000c 	.word	0x2000000c

0800c738 <__libc_init_array>:
 800c738:	b570      	push	{r4, r5, r6, lr}
 800c73a:	4e0d      	ldr	r6, [pc, #52]	; (800c770 <__libc_init_array+0x38>)
 800c73c:	4c0d      	ldr	r4, [pc, #52]	; (800c774 <__libc_init_array+0x3c>)
 800c73e:	1ba4      	subs	r4, r4, r6
 800c740:	10a4      	asrs	r4, r4, #2
 800c742:	2500      	movs	r5, #0
 800c744:	42a5      	cmp	r5, r4
 800c746:	d109      	bne.n	800c75c <__libc_init_array+0x24>
 800c748:	4e0b      	ldr	r6, [pc, #44]	; (800c778 <__libc_init_array+0x40>)
 800c74a:	4c0c      	ldr	r4, [pc, #48]	; (800c77c <__libc_init_array+0x44>)
 800c74c:	f000 fd10 	bl	800d170 <_init>
 800c750:	1ba4      	subs	r4, r4, r6
 800c752:	10a4      	asrs	r4, r4, #2
 800c754:	2500      	movs	r5, #0
 800c756:	42a5      	cmp	r5, r4
 800c758:	d105      	bne.n	800c766 <__libc_init_array+0x2e>
 800c75a:	bd70      	pop	{r4, r5, r6, pc}
 800c75c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c760:	4798      	blx	r3
 800c762:	3501      	adds	r5, #1
 800c764:	e7ee      	b.n	800c744 <__libc_init_array+0xc>
 800c766:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c76a:	4798      	blx	r3
 800c76c:	3501      	adds	r5, #1
 800c76e:	e7f2      	b.n	800c756 <__libc_init_array+0x1e>
 800c770:	0800d400 	.word	0x0800d400
 800c774:	0800d400 	.word	0x0800d400
 800c778:	0800d400 	.word	0x0800d400
 800c77c:	0800d404 	.word	0x0800d404

0800c780 <memset>:
 800c780:	4402      	add	r2, r0
 800c782:	4603      	mov	r3, r0
 800c784:	4293      	cmp	r3, r2
 800c786:	d100      	bne.n	800c78a <memset+0xa>
 800c788:	4770      	bx	lr
 800c78a:	f803 1b01 	strb.w	r1, [r3], #1
 800c78e:	e7f9      	b.n	800c784 <memset+0x4>

0800c790 <siprintf>:
 800c790:	b40e      	push	{r1, r2, r3}
 800c792:	b500      	push	{lr}
 800c794:	b09c      	sub	sp, #112	; 0x70
 800c796:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c79a:	ab1d      	add	r3, sp, #116	; 0x74
 800c79c:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c7a0:	9002      	str	r0, [sp, #8]
 800c7a2:	9006      	str	r0, [sp, #24]
 800c7a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c7a8:	480a      	ldr	r0, [pc, #40]	; (800c7d4 <siprintf+0x44>)
 800c7aa:	9104      	str	r1, [sp, #16]
 800c7ac:	9107      	str	r1, [sp, #28]
 800c7ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c7b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c7ba:	6800      	ldr	r0, [r0, #0]
 800c7bc:	9301      	str	r3, [sp, #4]
 800c7be:	a902      	add	r1, sp, #8
 800c7c0:	f000 f92c 	bl	800ca1c <_svfiprintf_r>
 800c7c4:	9b02      	ldr	r3, [sp, #8]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	701a      	strb	r2, [r3, #0]
 800c7ca:	b01c      	add	sp, #112	; 0x70
 800c7cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7d0:	b003      	add	sp, #12
 800c7d2:	4770      	bx	lr
 800c7d4:	2000000c 	.word	0x2000000c

0800c7d8 <strstr>:
 800c7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7da:	7803      	ldrb	r3, [r0, #0]
 800c7dc:	b133      	cbz	r3, 800c7ec <strstr+0x14>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	1c5e      	adds	r6, r3, #1
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	b933      	cbnz	r3, 800c7f6 <strstr+0x1e>
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ec:	780b      	ldrb	r3, [r1, #0]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	bf18      	it	ne
 800c7f2:	2000      	movne	r0, #0
 800c7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7f6:	1e4d      	subs	r5, r1, #1
 800c7f8:	1e44      	subs	r4, r0, #1
 800c7fa:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800c7fe:	2a00      	cmp	r2, #0
 800c800:	d0f3      	beq.n	800c7ea <strstr+0x12>
 800c802:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800c806:	4297      	cmp	r7, r2
 800c808:	4633      	mov	r3, r6
 800c80a:	d0f6      	beq.n	800c7fa <strstr+0x22>
 800c80c:	e7e8      	b.n	800c7e0 <strstr+0x8>

0800c80e <_strtol_l.isra.0>:
 800c80e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c812:	4680      	mov	r8, r0
 800c814:	4689      	mov	r9, r1
 800c816:	4692      	mov	sl, r2
 800c818:	461f      	mov	r7, r3
 800c81a:	468b      	mov	fp, r1
 800c81c:	465d      	mov	r5, fp
 800c81e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c820:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c824:	f000 f88a 	bl	800c93c <__locale_ctype_ptr_l>
 800c828:	4420      	add	r0, r4
 800c82a:	7846      	ldrb	r6, [r0, #1]
 800c82c:	f016 0608 	ands.w	r6, r6, #8
 800c830:	d10b      	bne.n	800c84a <_strtol_l.isra.0+0x3c>
 800c832:	2c2d      	cmp	r4, #45	; 0x2d
 800c834:	d10b      	bne.n	800c84e <_strtol_l.isra.0+0x40>
 800c836:	782c      	ldrb	r4, [r5, #0]
 800c838:	2601      	movs	r6, #1
 800c83a:	f10b 0502 	add.w	r5, fp, #2
 800c83e:	b167      	cbz	r7, 800c85a <_strtol_l.isra.0+0x4c>
 800c840:	2f10      	cmp	r7, #16
 800c842:	d114      	bne.n	800c86e <_strtol_l.isra.0+0x60>
 800c844:	2c30      	cmp	r4, #48	; 0x30
 800c846:	d00a      	beq.n	800c85e <_strtol_l.isra.0+0x50>
 800c848:	e011      	b.n	800c86e <_strtol_l.isra.0+0x60>
 800c84a:	46ab      	mov	fp, r5
 800c84c:	e7e6      	b.n	800c81c <_strtol_l.isra.0+0xe>
 800c84e:	2c2b      	cmp	r4, #43	; 0x2b
 800c850:	bf04      	itt	eq
 800c852:	782c      	ldrbeq	r4, [r5, #0]
 800c854:	f10b 0502 	addeq.w	r5, fp, #2
 800c858:	e7f1      	b.n	800c83e <_strtol_l.isra.0+0x30>
 800c85a:	2c30      	cmp	r4, #48	; 0x30
 800c85c:	d127      	bne.n	800c8ae <_strtol_l.isra.0+0xa0>
 800c85e:	782b      	ldrb	r3, [r5, #0]
 800c860:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c864:	2b58      	cmp	r3, #88	; 0x58
 800c866:	d14b      	bne.n	800c900 <_strtol_l.isra.0+0xf2>
 800c868:	786c      	ldrb	r4, [r5, #1]
 800c86a:	2710      	movs	r7, #16
 800c86c:	3502      	adds	r5, #2
 800c86e:	2e00      	cmp	r6, #0
 800c870:	bf0c      	ite	eq
 800c872:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c876:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c87a:	2200      	movs	r2, #0
 800c87c:	fbb1 fef7 	udiv	lr, r1, r7
 800c880:	4610      	mov	r0, r2
 800c882:	fb07 1c1e 	mls	ip, r7, lr, r1
 800c886:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c88a:	2b09      	cmp	r3, #9
 800c88c:	d811      	bhi.n	800c8b2 <_strtol_l.isra.0+0xa4>
 800c88e:	461c      	mov	r4, r3
 800c890:	42a7      	cmp	r7, r4
 800c892:	dd1d      	ble.n	800c8d0 <_strtol_l.isra.0+0xc2>
 800c894:	1c53      	adds	r3, r2, #1
 800c896:	d007      	beq.n	800c8a8 <_strtol_l.isra.0+0x9a>
 800c898:	4586      	cmp	lr, r0
 800c89a:	d316      	bcc.n	800c8ca <_strtol_l.isra.0+0xbc>
 800c89c:	d101      	bne.n	800c8a2 <_strtol_l.isra.0+0x94>
 800c89e:	45a4      	cmp	ip, r4
 800c8a0:	db13      	blt.n	800c8ca <_strtol_l.isra.0+0xbc>
 800c8a2:	fb00 4007 	mla	r0, r0, r7, r4
 800c8a6:	2201      	movs	r2, #1
 800c8a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8ac:	e7eb      	b.n	800c886 <_strtol_l.isra.0+0x78>
 800c8ae:	270a      	movs	r7, #10
 800c8b0:	e7dd      	b.n	800c86e <_strtol_l.isra.0+0x60>
 800c8b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c8b6:	2b19      	cmp	r3, #25
 800c8b8:	d801      	bhi.n	800c8be <_strtol_l.isra.0+0xb0>
 800c8ba:	3c37      	subs	r4, #55	; 0x37
 800c8bc:	e7e8      	b.n	800c890 <_strtol_l.isra.0+0x82>
 800c8be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c8c2:	2b19      	cmp	r3, #25
 800c8c4:	d804      	bhi.n	800c8d0 <_strtol_l.isra.0+0xc2>
 800c8c6:	3c57      	subs	r4, #87	; 0x57
 800c8c8:	e7e2      	b.n	800c890 <_strtol_l.isra.0+0x82>
 800c8ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ce:	e7eb      	b.n	800c8a8 <_strtol_l.isra.0+0x9a>
 800c8d0:	1c53      	adds	r3, r2, #1
 800c8d2:	d108      	bne.n	800c8e6 <_strtol_l.isra.0+0xd8>
 800c8d4:	2322      	movs	r3, #34	; 0x22
 800c8d6:	f8c8 3000 	str.w	r3, [r8]
 800c8da:	4608      	mov	r0, r1
 800c8dc:	f1ba 0f00 	cmp.w	sl, #0
 800c8e0:	d107      	bne.n	800c8f2 <_strtol_l.isra.0+0xe4>
 800c8e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e6:	b106      	cbz	r6, 800c8ea <_strtol_l.isra.0+0xdc>
 800c8e8:	4240      	negs	r0, r0
 800c8ea:	f1ba 0f00 	cmp.w	sl, #0
 800c8ee:	d00c      	beq.n	800c90a <_strtol_l.isra.0+0xfc>
 800c8f0:	b122      	cbz	r2, 800c8fc <_strtol_l.isra.0+0xee>
 800c8f2:	3d01      	subs	r5, #1
 800c8f4:	f8ca 5000 	str.w	r5, [sl]
 800c8f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8fc:	464d      	mov	r5, r9
 800c8fe:	e7f9      	b.n	800c8f4 <_strtol_l.isra.0+0xe6>
 800c900:	2430      	movs	r4, #48	; 0x30
 800c902:	2f00      	cmp	r7, #0
 800c904:	d1b3      	bne.n	800c86e <_strtol_l.isra.0+0x60>
 800c906:	2708      	movs	r7, #8
 800c908:	e7b1      	b.n	800c86e <_strtol_l.isra.0+0x60>
 800c90a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800c910 <strtol>:
 800c910:	4b08      	ldr	r3, [pc, #32]	; (800c934 <strtol+0x24>)
 800c912:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c914:	681c      	ldr	r4, [r3, #0]
 800c916:	4d08      	ldr	r5, [pc, #32]	; (800c938 <strtol+0x28>)
 800c918:	6a23      	ldr	r3, [r4, #32]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	bf08      	it	eq
 800c91e:	462b      	moveq	r3, r5
 800c920:	9300      	str	r3, [sp, #0]
 800c922:	4613      	mov	r3, r2
 800c924:	460a      	mov	r2, r1
 800c926:	4601      	mov	r1, r0
 800c928:	4620      	mov	r0, r4
 800c92a:	f7ff ff70 	bl	800c80e <_strtol_l.isra.0>
 800c92e:	b003      	add	sp, #12
 800c930:	bd30      	pop	{r4, r5, pc}
 800c932:	bf00      	nop
 800c934:	2000000c 	.word	0x2000000c
 800c938:	20000070 	.word	0x20000070

0800c93c <__locale_ctype_ptr_l>:
 800c93c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c940:	4770      	bx	lr

0800c942 <__ascii_mbtowc>:
 800c942:	b082      	sub	sp, #8
 800c944:	b901      	cbnz	r1, 800c948 <__ascii_mbtowc+0x6>
 800c946:	a901      	add	r1, sp, #4
 800c948:	b142      	cbz	r2, 800c95c <__ascii_mbtowc+0x1a>
 800c94a:	b14b      	cbz	r3, 800c960 <__ascii_mbtowc+0x1e>
 800c94c:	7813      	ldrb	r3, [r2, #0]
 800c94e:	600b      	str	r3, [r1, #0]
 800c950:	7812      	ldrb	r2, [r2, #0]
 800c952:	1c10      	adds	r0, r2, #0
 800c954:	bf18      	it	ne
 800c956:	2001      	movne	r0, #1
 800c958:	b002      	add	sp, #8
 800c95a:	4770      	bx	lr
 800c95c:	4610      	mov	r0, r2
 800c95e:	e7fb      	b.n	800c958 <__ascii_mbtowc+0x16>
 800c960:	f06f 0001 	mvn.w	r0, #1
 800c964:	e7f8      	b.n	800c958 <__ascii_mbtowc+0x16>

0800c966 <__ssputs_r>:
 800c966:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c96a:	688e      	ldr	r6, [r1, #8]
 800c96c:	429e      	cmp	r6, r3
 800c96e:	4682      	mov	sl, r0
 800c970:	460c      	mov	r4, r1
 800c972:	4691      	mov	r9, r2
 800c974:	4698      	mov	r8, r3
 800c976:	d835      	bhi.n	800c9e4 <__ssputs_r+0x7e>
 800c978:	898a      	ldrh	r2, [r1, #12]
 800c97a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c97e:	d031      	beq.n	800c9e4 <__ssputs_r+0x7e>
 800c980:	6825      	ldr	r5, [r4, #0]
 800c982:	6909      	ldr	r1, [r1, #16]
 800c984:	1a6f      	subs	r7, r5, r1
 800c986:	6965      	ldr	r5, [r4, #20]
 800c988:	2302      	movs	r3, #2
 800c98a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c98e:	fb95 f5f3 	sdiv	r5, r5, r3
 800c992:	f108 0301 	add.w	r3, r8, #1
 800c996:	443b      	add	r3, r7
 800c998:	429d      	cmp	r5, r3
 800c99a:	bf38      	it	cc
 800c99c:	461d      	movcc	r5, r3
 800c99e:	0553      	lsls	r3, r2, #21
 800c9a0:	d531      	bpl.n	800ca06 <__ssputs_r+0xa0>
 800c9a2:	4629      	mov	r1, r5
 800c9a4:	f000 fb44 	bl	800d030 <_malloc_r>
 800c9a8:	4606      	mov	r6, r0
 800c9aa:	b950      	cbnz	r0, 800c9c2 <__ssputs_r+0x5c>
 800c9ac:	230c      	movs	r3, #12
 800c9ae:	f8ca 3000 	str.w	r3, [sl]
 800c9b2:	89a3      	ldrh	r3, [r4, #12]
 800c9b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9b8:	81a3      	strh	r3, [r4, #12]
 800c9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9c2:	463a      	mov	r2, r7
 800c9c4:	6921      	ldr	r1, [r4, #16]
 800c9c6:	f000 fac0 	bl	800cf4a <memcpy>
 800c9ca:	89a3      	ldrh	r3, [r4, #12]
 800c9cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c9d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9d4:	81a3      	strh	r3, [r4, #12]
 800c9d6:	6126      	str	r6, [r4, #16]
 800c9d8:	6165      	str	r5, [r4, #20]
 800c9da:	443e      	add	r6, r7
 800c9dc:	1bed      	subs	r5, r5, r7
 800c9de:	6026      	str	r6, [r4, #0]
 800c9e0:	60a5      	str	r5, [r4, #8]
 800c9e2:	4646      	mov	r6, r8
 800c9e4:	4546      	cmp	r6, r8
 800c9e6:	bf28      	it	cs
 800c9e8:	4646      	movcs	r6, r8
 800c9ea:	4632      	mov	r2, r6
 800c9ec:	4649      	mov	r1, r9
 800c9ee:	6820      	ldr	r0, [r4, #0]
 800c9f0:	f000 fab6 	bl	800cf60 <memmove>
 800c9f4:	68a3      	ldr	r3, [r4, #8]
 800c9f6:	1b9b      	subs	r3, r3, r6
 800c9f8:	60a3      	str	r3, [r4, #8]
 800c9fa:	6823      	ldr	r3, [r4, #0]
 800c9fc:	441e      	add	r6, r3
 800c9fe:	6026      	str	r6, [r4, #0]
 800ca00:	2000      	movs	r0, #0
 800ca02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca06:	462a      	mov	r2, r5
 800ca08:	f000 fb70 	bl	800d0ec <_realloc_r>
 800ca0c:	4606      	mov	r6, r0
 800ca0e:	2800      	cmp	r0, #0
 800ca10:	d1e1      	bne.n	800c9d6 <__ssputs_r+0x70>
 800ca12:	6921      	ldr	r1, [r4, #16]
 800ca14:	4650      	mov	r0, sl
 800ca16:	f000 fabd 	bl	800cf94 <_free_r>
 800ca1a:	e7c7      	b.n	800c9ac <__ssputs_r+0x46>

0800ca1c <_svfiprintf_r>:
 800ca1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca20:	b09d      	sub	sp, #116	; 0x74
 800ca22:	4680      	mov	r8, r0
 800ca24:	9303      	str	r3, [sp, #12]
 800ca26:	898b      	ldrh	r3, [r1, #12]
 800ca28:	061c      	lsls	r4, r3, #24
 800ca2a:	460d      	mov	r5, r1
 800ca2c:	4616      	mov	r6, r2
 800ca2e:	d50f      	bpl.n	800ca50 <_svfiprintf_r+0x34>
 800ca30:	690b      	ldr	r3, [r1, #16]
 800ca32:	b96b      	cbnz	r3, 800ca50 <_svfiprintf_r+0x34>
 800ca34:	2140      	movs	r1, #64	; 0x40
 800ca36:	f000 fafb 	bl	800d030 <_malloc_r>
 800ca3a:	6028      	str	r0, [r5, #0]
 800ca3c:	6128      	str	r0, [r5, #16]
 800ca3e:	b928      	cbnz	r0, 800ca4c <_svfiprintf_r+0x30>
 800ca40:	230c      	movs	r3, #12
 800ca42:	f8c8 3000 	str.w	r3, [r8]
 800ca46:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4a:	e0c5      	b.n	800cbd8 <_svfiprintf_r+0x1bc>
 800ca4c:	2340      	movs	r3, #64	; 0x40
 800ca4e:	616b      	str	r3, [r5, #20]
 800ca50:	2300      	movs	r3, #0
 800ca52:	9309      	str	r3, [sp, #36]	; 0x24
 800ca54:	2320      	movs	r3, #32
 800ca56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca5a:	2330      	movs	r3, #48	; 0x30
 800ca5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca60:	f04f 0b01 	mov.w	fp, #1
 800ca64:	4637      	mov	r7, r6
 800ca66:	463c      	mov	r4, r7
 800ca68:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d13c      	bne.n	800caea <_svfiprintf_r+0xce>
 800ca70:	ebb7 0a06 	subs.w	sl, r7, r6
 800ca74:	d00b      	beq.n	800ca8e <_svfiprintf_r+0x72>
 800ca76:	4653      	mov	r3, sl
 800ca78:	4632      	mov	r2, r6
 800ca7a:	4629      	mov	r1, r5
 800ca7c:	4640      	mov	r0, r8
 800ca7e:	f7ff ff72 	bl	800c966 <__ssputs_r>
 800ca82:	3001      	adds	r0, #1
 800ca84:	f000 80a3 	beq.w	800cbce <_svfiprintf_r+0x1b2>
 800ca88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca8a:	4453      	add	r3, sl
 800ca8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ca8e:	783b      	ldrb	r3, [r7, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f000 809c 	beq.w	800cbce <_svfiprintf_r+0x1b2>
 800ca96:	2300      	movs	r3, #0
 800ca98:	f04f 32ff 	mov.w	r2, #4294967295
 800ca9c:	9304      	str	r3, [sp, #16]
 800ca9e:	9307      	str	r3, [sp, #28]
 800caa0:	9205      	str	r2, [sp, #20]
 800caa2:	9306      	str	r3, [sp, #24]
 800caa4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800caa8:	931a      	str	r3, [sp, #104]	; 0x68
 800caaa:	2205      	movs	r2, #5
 800caac:	7821      	ldrb	r1, [r4, #0]
 800caae:	4850      	ldr	r0, [pc, #320]	; (800cbf0 <_svfiprintf_r+0x1d4>)
 800cab0:	f7ff fc36 	bl	800c320 <memchr>
 800cab4:	1c67      	adds	r7, r4, #1
 800cab6:	9b04      	ldr	r3, [sp, #16]
 800cab8:	b9d8      	cbnz	r0, 800caf2 <_svfiprintf_r+0xd6>
 800caba:	06d9      	lsls	r1, r3, #27
 800cabc:	bf44      	itt	mi
 800cabe:	2220      	movmi	r2, #32
 800cac0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cac4:	071a      	lsls	r2, r3, #28
 800cac6:	bf44      	itt	mi
 800cac8:	222b      	movmi	r2, #43	; 0x2b
 800caca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cace:	7822      	ldrb	r2, [r4, #0]
 800cad0:	2a2a      	cmp	r2, #42	; 0x2a
 800cad2:	d016      	beq.n	800cb02 <_svfiprintf_r+0xe6>
 800cad4:	9a07      	ldr	r2, [sp, #28]
 800cad6:	2100      	movs	r1, #0
 800cad8:	200a      	movs	r0, #10
 800cada:	4627      	mov	r7, r4
 800cadc:	3401      	adds	r4, #1
 800cade:	783b      	ldrb	r3, [r7, #0]
 800cae0:	3b30      	subs	r3, #48	; 0x30
 800cae2:	2b09      	cmp	r3, #9
 800cae4:	d951      	bls.n	800cb8a <_svfiprintf_r+0x16e>
 800cae6:	b1c9      	cbz	r1, 800cb1c <_svfiprintf_r+0x100>
 800cae8:	e011      	b.n	800cb0e <_svfiprintf_r+0xf2>
 800caea:	2b25      	cmp	r3, #37	; 0x25
 800caec:	d0c0      	beq.n	800ca70 <_svfiprintf_r+0x54>
 800caee:	4627      	mov	r7, r4
 800caf0:	e7b9      	b.n	800ca66 <_svfiprintf_r+0x4a>
 800caf2:	4a3f      	ldr	r2, [pc, #252]	; (800cbf0 <_svfiprintf_r+0x1d4>)
 800caf4:	1a80      	subs	r0, r0, r2
 800caf6:	fa0b f000 	lsl.w	r0, fp, r0
 800cafa:	4318      	orrs	r0, r3
 800cafc:	9004      	str	r0, [sp, #16]
 800cafe:	463c      	mov	r4, r7
 800cb00:	e7d3      	b.n	800caaa <_svfiprintf_r+0x8e>
 800cb02:	9a03      	ldr	r2, [sp, #12]
 800cb04:	1d11      	adds	r1, r2, #4
 800cb06:	6812      	ldr	r2, [r2, #0]
 800cb08:	9103      	str	r1, [sp, #12]
 800cb0a:	2a00      	cmp	r2, #0
 800cb0c:	db01      	blt.n	800cb12 <_svfiprintf_r+0xf6>
 800cb0e:	9207      	str	r2, [sp, #28]
 800cb10:	e004      	b.n	800cb1c <_svfiprintf_r+0x100>
 800cb12:	4252      	negs	r2, r2
 800cb14:	f043 0302 	orr.w	r3, r3, #2
 800cb18:	9207      	str	r2, [sp, #28]
 800cb1a:	9304      	str	r3, [sp, #16]
 800cb1c:	783b      	ldrb	r3, [r7, #0]
 800cb1e:	2b2e      	cmp	r3, #46	; 0x2e
 800cb20:	d10e      	bne.n	800cb40 <_svfiprintf_r+0x124>
 800cb22:	787b      	ldrb	r3, [r7, #1]
 800cb24:	2b2a      	cmp	r3, #42	; 0x2a
 800cb26:	f107 0101 	add.w	r1, r7, #1
 800cb2a:	d132      	bne.n	800cb92 <_svfiprintf_r+0x176>
 800cb2c:	9b03      	ldr	r3, [sp, #12]
 800cb2e:	1d1a      	adds	r2, r3, #4
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	9203      	str	r2, [sp, #12]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	bfb8      	it	lt
 800cb38:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb3c:	3702      	adds	r7, #2
 800cb3e:	9305      	str	r3, [sp, #20]
 800cb40:	4c2c      	ldr	r4, [pc, #176]	; (800cbf4 <_svfiprintf_r+0x1d8>)
 800cb42:	7839      	ldrb	r1, [r7, #0]
 800cb44:	2203      	movs	r2, #3
 800cb46:	4620      	mov	r0, r4
 800cb48:	f7ff fbea 	bl	800c320 <memchr>
 800cb4c:	b138      	cbz	r0, 800cb5e <_svfiprintf_r+0x142>
 800cb4e:	2340      	movs	r3, #64	; 0x40
 800cb50:	1b00      	subs	r0, r0, r4
 800cb52:	fa03 f000 	lsl.w	r0, r3, r0
 800cb56:	9b04      	ldr	r3, [sp, #16]
 800cb58:	4303      	orrs	r3, r0
 800cb5a:	9304      	str	r3, [sp, #16]
 800cb5c:	3701      	adds	r7, #1
 800cb5e:	7839      	ldrb	r1, [r7, #0]
 800cb60:	4825      	ldr	r0, [pc, #148]	; (800cbf8 <_svfiprintf_r+0x1dc>)
 800cb62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb66:	2206      	movs	r2, #6
 800cb68:	1c7e      	adds	r6, r7, #1
 800cb6a:	f7ff fbd9 	bl	800c320 <memchr>
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	d035      	beq.n	800cbde <_svfiprintf_r+0x1c2>
 800cb72:	4b22      	ldr	r3, [pc, #136]	; (800cbfc <_svfiprintf_r+0x1e0>)
 800cb74:	b9fb      	cbnz	r3, 800cbb6 <_svfiprintf_r+0x19a>
 800cb76:	9b03      	ldr	r3, [sp, #12]
 800cb78:	3307      	adds	r3, #7
 800cb7a:	f023 0307 	bic.w	r3, r3, #7
 800cb7e:	3308      	adds	r3, #8
 800cb80:	9303      	str	r3, [sp, #12]
 800cb82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb84:	444b      	add	r3, r9
 800cb86:	9309      	str	r3, [sp, #36]	; 0x24
 800cb88:	e76c      	b.n	800ca64 <_svfiprintf_r+0x48>
 800cb8a:	fb00 3202 	mla	r2, r0, r2, r3
 800cb8e:	2101      	movs	r1, #1
 800cb90:	e7a3      	b.n	800cada <_svfiprintf_r+0xbe>
 800cb92:	2300      	movs	r3, #0
 800cb94:	9305      	str	r3, [sp, #20]
 800cb96:	4618      	mov	r0, r3
 800cb98:	240a      	movs	r4, #10
 800cb9a:	460f      	mov	r7, r1
 800cb9c:	3101      	adds	r1, #1
 800cb9e:	783a      	ldrb	r2, [r7, #0]
 800cba0:	3a30      	subs	r2, #48	; 0x30
 800cba2:	2a09      	cmp	r2, #9
 800cba4:	d903      	bls.n	800cbae <_svfiprintf_r+0x192>
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d0ca      	beq.n	800cb40 <_svfiprintf_r+0x124>
 800cbaa:	9005      	str	r0, [sp, #20]
 800cbac:	e7c8      	b.n	800cb40 <_svfiprintf_r+0x124>
 800cbae:	fb04 2000 	mla	r0, r4, r0, r2
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	e7f1      	b.n	800cb9a <_svfiprintf_r+0x17e>
 800cbb6:	ab03      	add	r3, sp, #12
 800cbb8:	9300      	str	r3, [sp, #0]
 800cbba:	462a      	mov	r2, r5
 800cbbc:	4b10      	ldr	r3, [pc, #64]	; (800cc00 <_svfiprintf_r+0x1e4>)
 800cbbe:	a904      	add	r1, sp, #16
 800cbc0:	4640      	mov	r0, r8
 800cbc2:	f3af 8000 	nop.w
 800cbc6:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cbca:	4681      	mov	r9, r0
 800cbcc:	d1d9      	bne.n	800cb82 <_svfiprintf_r+0x166>
 800cbce:	89ab      	ldrh	r3, [r5, #12]
 800cbd0:	065b      	lsls	r3, r3, #25
 800cbd2:	f53f af38 	bmi.w	800ca46 <_svfiprintf_r+0x2a>
 800cbd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbd8:	b01d      	add	sp, #116	; 0x74
 800cbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbde:	ab03      	add	r3, sp, #12
 800cbe0:	9300      	str	r3, [sp, #0]
 800cbe2:	462a      	mov	r2, r5
 800cbe4:	4b06      	ldr	r3, [pc, #24]	; (800cc00 <_svfiprintf_r+0x1e4>)
 800cbe6:	a904      	add	r1, sp, #16
 800cbe8:	4640      	mov	r0, r8
 800cbea:	f000 f881 	bl	800ccf0 <_printf_i>
 800cbee:	e7ea      	b.n	800cbc6 <_svfiprintf_r+0x1aa>
 800cbf0:	0800d2c2 	.word	0x0800d2c2
 800cbf4:	0800d2c8 	.word	0x0800d2c8
 800cbf8:	0800d2cc 	.word	0x0800d2cc
 800cbfc:	00000000 	.word	0x00000000
 800cc00:	0800c967 	.word	0x0800c967

0800cc04 <_printf_common>:
 800cc04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc08:	4691      	mov	r9, r2
 800cc0a:	461f      	mov	r7, r3
 800cc0c:	688a      	ldr	r2, [r1, #8]
 800cc0e:	690b      	ldr	r3, [r1, #16]
 800cc10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc14:	4293      	cmp	r3, r2
 800cc16:	bfb8      	it	lt
 800cc18:	4613      	movlt	r3, r2
 800cc1a:	f8c9 3000 	str.w	r3, [r9]
 800cc1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc22:	4606      	mov	r6, r0
 800cc24:	460c      	mov	r4, r1
 800cc26:	b112      	cbz	r2, 800cc2e <_printf_common+0x2a>
 800cc28:	3301      	adds	r3, #1
 800cc2a:	f8c9 3000 	str.w	r3, [r9]
 800cc2e:	6823      	ldr	r3, [r4, #0]
 800cc30:	0699      	lsls	r1, r3, #26
 800cc32:	bf42      	ittt	mi
 800cc34:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cc38:	3302      	addmi	r3, #2
 800cc3a:	f8c9 3000 	strmi.w	r3, [r9]
 800cc3e:	6825      	ldr	r5, [r4, #0]
 800cc40:	f015 0506 	ands.w	r5, r5, #6
 800cc44:	d107      	bne.n	800cc56 <_printf_common+0x52>
 800cc46:	f104 0a19 	add.w	sl, r4, #25
 800cc4a:	68e3      	ldr	r3, [r4, #12]
 800cc4c:	f8d9 2000 	ldr.w	r2, [r9]
 800cc50:	1a9b      	subs	r3, r3, r2
 800cc52:	429d      	cmp	r5, r3
 800cc54:	db29      	blt.n	800ccaa <_printf_common+0xa6>
 800cc56:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cc5a:	6822      	ldr	r2, [r4, #0]
 800cc5c:	3300      	adds	r3, #0
 800cc5e:	bf18      	it	ne
 800cc60:	2301      	movne	r3, #1
 800cc62:	0692      	lsls	r2, r2, #26
 800cc64:	d42e      	bmi.n	800ccc4 <_printf_common+0xc0>
 800cc66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cc6a:	4639      	mov	r1, r7
 800cc6c:	4630      	mov	r0, r6
 800cc6e:	47c0      	blx	r8
 800cc70:	3001      	adds	r0, #1
 800cc72:	d021      	beq.n	800ccb8 <_printf_common+0xb4>
 800cc74:	6823      	ldr	r3, [r4, #0]
 800cc76:	68e5      	ldr	r5, [r4, #12]
 800cc78:	f8d9 2000 	ldr.w	r2, [r9]
 800cc7c:	f003 0306 	and.w	r3, r3, #6
 800cc80:	2b04      	cmp	r3, #4
 800cc82:	bf08      	it	eq
 800cc84:	1aad      	subeq	r5, r5, r2
 800cc86:	68a3      	ldr	r3, [r4, #8]
 800cc88:	6922      	ldr	r2, [r4, #16]
 800cc8a:	bf0c      	ite	eq
 800cc8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc90:	2500      	movne	r5, #0
 800cc92:	4293      	cmp	r3, r2
 800cc94:	bfc4      	itt	gt
 800cc96:	1a9b      	subgt	r3, r3, r2
 800cc98:	18ed      	addgt	r5, r5, r3
 800cc9a:	f04f 0900 	mov.w	r9, #0
 800cc9e:	341a      	adds	r4, #26
 800cca0:	454d      	cmp	r5, r9
 800cca2:	d11b      	bne.n	800ccdc <_printf_common+0xd8>
 800cca4:	2000      	movs	r0, #0
 800cca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccaa:	2301      	movs	r3, #1
 800ccac:	4652      	mov	r2, sl
 800ccae:	4639      	mov	r1, r7
 800ccb0:	4630      	mov	r0, r6
 800ccb2:	47c0      	blx	r8
 800ccb4:	3001      	adds	r0, #1
 800ccb6:	d103      	bne.n	800ccc0 <_printf_common+0xbc>
 800ccb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccc0:	3501      	adds	r5, #1
 800ccc2:	e7c2      	b.n	800cc4a <_printf_common+0x46>
 800ccc4:	18e1      	adds	r1, r4, r3
 800ccc6:	1c5a      	adds	r2, r3, #1
 800ccc8:	2030      	movs	r0, #48	; 0x30
 800ccca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ccce:	4422      	add	r2, r4
 800ccd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ccd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ccd8:	3302      	adds	r3, #2
 800ccda:	e7c4      	b.n	800cc66 <_printf_common+0x62>
 800ccdc:	2301      	movs	r3, #1
 800ccde:	4622      	mov	r2, r4
 800cce0:	4639      	mov	r1, r7
 800cce2:	4630      	mov	r0, r6
 800cce4:	47c0      	blx	r8
 800cce6:	3001      	adds	r0, #1
 800cce8:	d0e6      	beq.n	800ccb8 <_printf_common+0xb4>
 800ccea:	f109 0901 	add.w	r9, r9, #1
 800ccee:	e7d7      	b.n	800cca0 <_printf_common+0x9c>

0800ccf0 <_printf_i>:
 800ccf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccf4:	4617      	mov	r7, r2
 800ccf6:	7e0a      	ldrb	r2, [r1, #24]
 800ccf8:	b085      	sub	sp, #20
 800ccfa:	2a6e      	cmp	r2, #110	; 0x6e
 800ccfc:	4698      	mov	r8, r3
 800ccfe:	4606      	mov	r6, r0
 800cd00:	460c      	mov	r4, r1
 800cd02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cd04:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800cd08:	f000 80bc 	beq.w	800ce84 <_printf_i+0x194>
 800cd0c:	d81a      	bhi.n	800cd44 <_printf_i+0x54>
 800cd0e:	2a63      	cmp	r2, #99	; 0x63
 800cd10:	d02e      	beq.n	800cd70 <_printf_i+0x80>
 800cd12:	d80a      	bhi.n	800cd2a <_printf_i+0x3a>
 800cd14:	2a00      	cmp	r2, #0
 800cd16:	f000 80c8 	beq.w	800ceaa <_printf_i+0x1ba>
 800cd1a:	2a58      	cmp	r2, #88	; 0x58
 800cd1c:	f000 808a 	beq.w	800ce34 <_printf_i+0x144>
 800cd20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd24:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800cd28:	e02a      	b.n	800cd80 <_printf_i+0x90>
 800cd2a:	2a64      	cmp	r2, #100	; 0x64
 800cd2c:	d001      	beq.n	800cd32 <_printf_i+0x42>
 800cd2e:	2a69      	cmp	r2, #105	; 0x69
 800cd30:	d1f6      	bne.n	800cd20 <_printf_i+0x30>
 800cd32:	6821      	ldr	r1, [r4, #0]
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	f011 0f80 	tst.w	r1, #128	; 0x80
 800cd3a:	d023      	beq.n	800cd84 <_printf_i+0x94>
 800cd3c:	1d11      	adds	r1, r2, #4
 800cd3e:	6019      	str	r1, [r3, #0]
 800cd40:	6813      	ldr	r3, [r2, #0]
 800cd42:	e027      	b.n	800cd94 <_printf_i+0xa4>
 800cd44:	2a73      	cmp	r2, #115	; 0x73
 800cd46:	f000 80b4 	beq.w	800ceb2 <_printf_i+0x1c2>
 800cd4a:	d808      	bhi.n	800cd5e <_printf_i+0x6e>
 800cd4c:	2a6f      	cmp	r2, #111	; 0x6f
 800cd4e:	d02a      	beq.n	800cda6 <_printf_i+0xb6>
 800cd50:	2a70      	cmp	r2, #112	; 0x70
 800cd52:	d1e5      	bne.n	800cd20 <_printf_i+0x30>
 800cd54:	680a      	ldr	r2, [r1, #0]
 800cd56:	f042 0220 	orr.w	r2, r2, #32
 800cd5a:	600a      	str	r2, [r1, #0]
 800cd5c:	e003      	b.n	800cd66 <_printf_i+0x76>
 800cd5e:	2a75      	cmp	r2, #117	; 0x75
 800cd60:	d021      	beq.n	800cda6 <_printf_i+0xb6>
 800cd62:	2a78      	cmp	r2, #120	; 0x78
 800cd64:	d1dc      	bne.n	800cd20 <_printf_i+0x30>
 800cd66:	2278      	movs	r2, #120	; 0x78
 800cd68:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800cd6c:	496e      	ldr	r1, [pc, #440]	; (800cf28 <_printf_i+0x238>)
 800cd6e:	e064      	b.n	800ce3a <_printf_i+0x14a>
 800cd70:	681a      	ldr	r2, [r3, #0]
 800cd72:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800cd76:	1d11      	adds	r1, r2, #4
 800cd78:	6019      	str	r1, [r3, #0]
 800cd7a:	6813      	ldr	r3, [r2, #0]
 800cd7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cd80:	2301      	movs	r3, #1
 800cd82:	e0a3      	b.n	800cecc <_printf_i+0x1dc>
 800cd84:	f011 0f40 	tst.w	r1, #64	; 0x40
 800cd88:	f102 0104 	add.w	r1, r2, #4
 800cd8c:	6019      	str	r1, [r3, #0]
 800cd8e:	d0d7      	beq.n	800cd40 <_printf_i+0x50>
 800cd90:	f9b2 3000 	ldrsh.w	r3, [r2]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	da03      	bge.n	800cda0 <_printf_i+0xb0>
 800cd98:	222d      	movs	r2, #45	; 0x2d
 800cd9a:	425b      	negs	r3, r3
 800cd9c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cda0:	4962      	ldr	r1, [pc, #392]	; (800cf2c <_printf_i+0x23c>)
 800cda2:	220a      	movs	r2, #10
 800cda4:	e017      	b.n	800cdd6 <_printf_i+0xe6>
 800cda6:	6820      	ldr	r0, [r4, #0]
 800cda8:	6819      	ldr	r1, [r3, #0]
 800cdaa:	f010 0f80 	tst.w	r0, #128	; 0x80
 800cdae:	d003      	beq.n	800cdb8 <_printf_i+0xc8>
 800cdb0:	1d08      	adds	r0, r1, #4
 800cdb2:	6018      	str	r0, [r3, #0]
 800cdb4:	680b      	ldr	r3, [r1, #0]
 800cdb6:	e006      	b.n	800cdc6 <_printf_i+0xd6>
 800cdb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cdbc:	f101 0004 	add.w	r0, r1, #4
 800cdc0:	6018      	str	r0, [r3, #0]
 800cdc2:	d0f7      	beq.n	800cdb4 <_printf_i+0xc4>
 800cdc4:	880b      	ldrh	r3, [r1, #0]
 800cdc6:	4959      	ldr	r1, [pc, #356]	; (800cf2c <_printf_i+0x23c>)
 800cdc8:	2a6f      	cmp	r2, #111	; 0x6f
 800cdca:	bf14      	ite	ne
 800cdcc:	220a      	movne	r2, #10
 800cdce:	2208      	moveq	r2, #8
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800cdd6:	6865      	ldr	r5, [r4, #4]
 800cdd8:	60a5      	str	r5, [r4, #8]
 800cdda:	2d00      	cmp	r5, #0
 800cddc:	f2c0 809c 	blt.w	800cf18 <_printf_i+0x228>
 800cde0:	6820      	ldr	r0, [r4, #0]
 800cde2:	f020 0004 	bic.w	r0, r0, #4
 800cde6:	6020      	str	r0, [r4, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d13f      	bne.n	800ce6c <_printf_i+0x17c>
 800cdec:	2d00      	cmp	r5, #0
 800cdee:	f040 8095 	bne.w	800cf1c <_printf_i+0x22c>
 800cdf2:	4675      	mov	r5, lr
 800cdf4:	2a08      	cmp	r2, #8
 800cdf6:	d10b      	bne.n	800ce10 <_printf_i+0x120>
 800cdf8:	6823      	ldr	r3, [r4, #0]
 800cdfa:	07da      	lsls	r2, r3, #31
 800cdfc:	d508      	bpl.n	800ce10 <_printf_i+0x120>
 800cdfe:	6923      	ldr	r3, [r4, #16]
 800ce00:	6862      	ldr	r2, [r4, #4]
 800ce02:	429a      	cmp	r2, r3
 800ce04:	bfde      	ittt	le
 800ce06:	2330      	movle	r3, #48	; 0x30
 800ce08:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ce10:	ebae 0305 	sub.w	r3, lr, r5
 800ce14:	6123      	str	r3, [r4, #16]
 800ce16:	f8cd 8000 	str.w	r8, [sp]
 800ce1a:	463b      	mov	r3, r7
 800ce1c:	aa03      	add	r2, sp, #12
 800ce1e:	4621      	mov	r1, r4
 800ce20:	4630      	mov	r0, r6
 800ce22:	f7ff feef 	bl	800cc04 <_printf_common>
 800ce26:	3001      	adds	r0, #1
 800ce28:	d155      	bne.n	800ced6 <_printf_i+0x1e6>
 800ce2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce2e:	b005      	add	sp, #20
 800ce30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce34:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800ce38:	493c      	ldr	r1, [pc, #240]	; (800cf2c <_printf_i+0x23c>)
 800ce3a:	6822      	ldr	r2, [r4, #0]
 800ce3c:	6818      	ldr	r0, [r3, #0]
 800ce3e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ce42:	f100 0504 	add.w	r5, r0, #4
 800ce46:	601d      	str	r5, [r3, #0]
 800ce48:	d001      	beq.n	800ce4e <_printf_i+0x15e>
 800ce4a:	6803      	ldr	r3, [r0, #0]
 800ce4c:	e002      	b.n	800ce54 <_printf_i+0x164>
 800ce4e:	0655      	lsls	r5, r2, #25
 800ce50:	d5fb      	bpl.n	800ce4a <_printf_i+0x15a>
 800ce52:	8803      	ldrh	r3, [r0, #0]
 800ce54:	07d0      	lsls	r0, r2, #31
 800ce56:	bf44      	itt	mi
 800ce58:	f042 0220 	orrmi.w	r2, r2, #32
 800ce5c:	6022      	strmi	r2, [r4, #0]
 800ce5e:	b91b      	cbnz	r3, 800ce68 <_printf_i+0x178>
 800ce60:	6822      	ldr	r2, [r4, #0]
 800ce62:	f022 0220 	bic.w	r2, r2, #32
 800ce66:	6022      	str	r2, [r4, #0]
 800ce68:	2210      	movs	r2, #16
 800ce6a:	e7b1      	b.n	800cdd0 <_printf_i+0xe0>
 800ce6c:	4675      	mov	r5, lr
 800ce6e:	fbb3 f0f2 	udiv	r0, r3, r2
 800ce72:	fb02 3310 	mls	r3, r2, r0, r3
 800ce76:	5ccb      	ldrb	r3, [r1, r3]
 800ce78:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	d1f5      	bne.n	800ce6e <_printf_i+0x17e>
 800ce82:	e7b7      	b.n	800cdf4 <_printf_i+0x104>
 800ce84:	6808      	ldr	r0, [r1, #0]
 800ce86:	681a      	ldr	r2, [r3, #0]
 800ce88:	6949      	ldr	r1, [r1, #20]
 800ce8a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800ce8e:	d004      	beq.n	800ce9a <_printf_i+0x1aa>
 800ce90:	1d10      	adds	r0, r2, #4
 800ce92:	6018      	str	r0, [r3, #0]
 800ce94:	6813      	ldr	r3, [r2, #0]
 800ce96:	6019      	str	r1, [r3, #0]
 800ce98:	e007      	b.n	800ceaa <_printf_i+0x1ba>
 800ce9a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ce9e:	f102 0004 	add.w	r0, r2, #4
 800cea2:	6018      	str	r0, [r3, #0]
 800cea4:	6813      	ldr	r3, [r2, #0]
 800cea6:	d0f6      	beq.n	800ce96 <_printf_i+0x1a6>
 800cea8:	8019      	strh	r1, [r3, #0]
 800ceaa:	2300      	movs	r3, #0
 800ceac:	6123      	str	r3, [r4, #16]
 800ceae:	4675      	mov	r5, lr
 800ceb0:	e7b1      	b.n	800ce16 <_printf_i+0x126>
 800ceb2:	681a      	ldr	r2, [r3, #0]
 800ceb4:	1d11      	adds	r1, r2, #4
 800ceb6:	6019      	str	r1, [r3, #0]
 800ceb8:	6815      	ldr	r5, [r2, #0]
 800ceba:	6862      	ldr	r2, [r4, #4]
 800cebc:	2100      	movs	r1, #0
 800cebe:	4628      	mov	r0, r5
 800cec0:	f7ff fa2e 	bl	800c320 <memchr>
 800cec4:	b108      	cbz	r0, 800ceca <_printf_i+0x1da>
 800cec6:	1b40      	subs	r0, r0, r5
 800cec8:	6060      	str	r0, [r4, #4]
 800ceca:	6863      	ldr	r3, [r4, #4]
 800cecc:	6123      	str	r3, [r4, #16]
 800cece:	2300      	movs	r3, #0
 800ced0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ced4:	e79f      	b.n	800ce16 <_printf_i+0x126>
 800ced6:	6923      	ldr	r3, [r4, #16]
 800ced8:	462a      	mov	r2, r5
 800ceda:	4639      	mov	r1, r7
 800cedc:	4630      	mov	r0, r6
 800cede:	47c0      	blx	r8
 800cee0:	3001      	adds	r0, #1
 800cee2:	d0a2      	beq.n	800ce2a <_printf_i+0x13a>
 800cee4:	6823      	ldr	r3, [r4, #0]
 800cee6:	079b      	lsls	r3, r3, #30
 800cee8:	d507      	bpl.n	800cefa <_printf_i+0x20a>
 800ceea:	2500      	movs	r5, #0
 800ceec:	f104 0919 	add.w	r9, r4, #25
 800cef0:	68e3      	ldr	r3, [r4, #12]
 800cef2:	9a03      	ldr	r2, [sp, #12]
 800cef4:	1a9b      	subs	r3, r3, r2
 800cef6:	429d      	cmp	r5, r3
 800cef8:	db05      	blt.n	800cf06 <_printf_i+0x216>
 800cefa:	68e0      	ldr	r0, [r4, #12]
 800cefc:	9b03      	ldr	r3, [sp, #12]
 800cefe:	4298      	cmp	r0, r3
 800cf00:	bfb8      	it	lt
 800cf02:	4618      	movlt	r0, r3
 800cf04:	e793      	b.n	800ce2e <_printf_i+0x13e>
 800cf06:	2301      	movs	r3, #1
 800cf08:	464a      	mov	r2, r9
 800cf0a:	4639      	mov	r1, r7
 800cf0c:	4630      	mov	r0, r6
 800cf0e:	47c0      	blx	r8
 800cf10:	3001      	adds	r0, #1
 800cf12:	d08a      	beq.n	800ce2a <_printf_i+0x13a>
 800cf14:	3501      	adds	r5, #1
 800cf16:	e7eb      	b.n	800cef0 <_printf_i+0x200>
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d1a7      	bne.n	800ce6c <_printf_i+0x17c>
 800cf1c:	780b      	ldrb	r3, [r1, #0]
 800cf1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cf22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf26:	e765      	b.n	800cdf4 <_printf_i+0x104>
 800cf28:	0800d2e4 	.word	0x0800d2e4
 800cf2c:	0800d2d3 	.word	0x0800d2d3

0800cf30 <__ascii_wctomb>:
 800cf30:	b149      	cbz	r1, 800cf46 <__ascii_wctomb+0x16>
 800cf32:	2aff      	cmp	r2, #255	; 0xff
 800cf34:	bf85      	ittet	hi
 800cf36:	238a      	movhi	r3, #138	; 0x8a
 800cf38:	6003      	strhi	r3, [r0, #0]
 800cf3a:	700a      	strbls	r2, [r1, #0]
 800cf3c:	f04f 30ff 	movhi.w	r0, #4294967295
 800cf40:	bf98      	it	ls
 800cf42:	2001      	movls	r0, #1
 800cf44:	4770      	bx	lr
 800cf46:	4608      	mov	r0, r1
 800cf48:	4770      	bx	lr

0800cf4a <memcpy>:
 800cf4a:	b510      	push	{r4, lr}
 800cf4c:	1e43      	subs	r3, r0, #1
 800cf4e:	440a      	add	r2, r1
 800cf50:	4291      	cmp	r1, r2
 800cf52:	d100      	bne.n	800cf56 <memcpy+0xc>
 800cf54:	bd10      	pop	{r4, pc}
 800cf56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf5e:	e7f7      	b.n	800cf50 <memcpy+0x6>

0800cf60 <memmove>:
 800cf60:	4288      	cmp	r0, r1
 800cf62:	b510      	push	{r4, lr}
 800cf64:	eb01 0302 	add.w	r3, r1, r2
 800cf68:	d803      	bhi.n	800cf72 <memmove+0x12>
 800cf6a:	1e42      	subs	r2, r0, #1
 800cf6c:	4299      	cmp	r1, r3
 800cf6e:	d10c      	bne.n	800cf8a <memmove+0x2a>
 800cf70:	bd10      	pop	{r4, pc}
 800cf72:	4298      	cmp	r0, r3
 800cf74:	d2f9      	bcs.n	800cf6a <memmove+0xa>
 800cf76:	1881      	adds	r1, r0, r2
 800cf78:	1ad2      	subs	r2, r2, r3
 800cf7a:	42d3      	cmn	r3, r2
 800cf7c:	d100      	bne.n	800cf80 <memmove+0x20>
 800cf7e:	bd10      	pop	{r4, pc}
 800cf80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cf88:	e7f7      	b.n	800cf7a <memmove+0x1a>
 800cf8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cf92:	e7eb      	b.n	800cf6c <memmove+0xc>

0800cf94 <_free_r>:
 800cf94:	b538      	push	{r3, r4, r5, lr}
 800cf96:	4605      	mov	r5, r0
 800cf98:	2900      	cmp	r1, #0
 800cf9a:	d045      	beq.n	800d028 <_free_r+0x94>
 800cf9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfa0:	1f0c      	subs	r4, r1, #4
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	bfb8      	it	lt
 800cfa6:	18e4      	addlt	r4, r4, r3
 800cfa8:	f000 f8d6 	bl	800d158 <__malloc_lock>
 800cfac:	4a1f      	ldr	r2, [pc, #124]	; (800d02c <_free_r+0x98>)
 800cfae:	6813      	ldr	r3, [r2, #0]
 800cfb0:	4610      	mov	r0, r2
 800cfb2:	b933      	cbnz	r3, 800cfc2 <_free_r+0x2e>
 800cfb4:	6063      	str	r3, [r4, #4]
 800cfb6:	6014      	str	r4, [r2, #0]
 800cfb8:	4628      	mov	r0, r5
 800cfba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfbe:	f000 b8cc 	b.w	800d15a <__malloc_unlock>
 800cfc2:	42a3      	cmp	r3, r4
 800cfc4:	d90c      	bls.n	800cfe0 <_free_r+0x4c>
 800cfc6:	6821      	ldr	r1, [r4, #0]
 800cfc8:	1862      	adds	r2, r4, r1
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	bf04      	itt	eq
 800cfce:	681a      	ldreq	r2, [r3, #0]
 800cfd0:	685b      	ldreq	r3, [r3, #4]
 800cfd2:	6063      	str	r3, [r4, #4]
 800cfd4:	bf04      	itt	eq
 800cfd6:	1852      	addeq	r2, r2, r1
 800cfd8:	6022      	streq	r2, [r4, #0]
 800cfda:	6004      	str	r4, [r0, #0]
 800cfdc:	e7ec      	b.n	800cfb8 <_free_r+0x24>
 800cfde:	4613      	mov	r3, r2
 800cfe0:	685a      	ldr	r2, [r3, #4]
 800cfe2:	b10a      	cbz	r2, 800cfe8 <_free_r+0x54>
 800cfe4:	42a2      	cmp	r2, r4
 800cfe6:	d9fa      	bls.n	800cfde <_free_r+0x4a>
 800cfe8:	6819      	ldr	r1, [r3, #0]
 800cfea:	1858      	adds	r0, r3, r1
 800cfec:	42a0      	cmp	r0, r4
 800cfee:	d10b      	bne.n	800d008 <_free_r+0x74>
 800cff0:	6820      	ldr	r0, [r4, #0]
 800cff2:	4401      	add	r1, r0
 800cff4:	1858      	adds	r0, r3, r1
 800cff6:	4282      	cmp	r2, r0
 800cff8:	6019      	str	r1, [r3, #0]
 800cffa:	d1dd      	bne.n	800cfb8 <_free_r+0x24>
 800cffc:	6810      	ldr	r0, [r2, #0]
 800cffe:	6852      	ldr	r2, [r2, #4]
 800d000:	605a      	str	r2, [r3, #4]
 800d002:	4401      	add	r1, r0
 800d004:	6019      	str	r1, [r3, #0]
 800d006:	e7d7      	b.n	800cfb8 <_free_r+0x24>
 800d008:	d902      	bls.n	800d010 <_free_r+0x7c>
 800d00a:	230c      	movs	r3, #12
 800d00c:	602b      	str	r3, [r5, #0]
 800d00e:	e7d3      	b.n	800cfb8 <_free_r+0x24>
 800d010:	6820      	ldr	r0, [r4, #0]
 800d012:	1821      	adds	r1, r4, r0
 800d014:	428a      	cmp	r2, r1
 800d016:	bf04      	itt	eq
 800d018:	6811      	ldreq	r1, [r2, #0]
 800d01a:	6852      	ldreq	r2, [r2, #4]
 800d01c:	6062      	str	r2, [r4, #4]
 800d01e:	bf04      	itt	eq
 800d020:	1809      	addeq	r1, r1, r0
 800d022:	6021      	streq	r1, [r4, #0]
 800d024:	605c      	str	r4, [r3, #4]
 800d026:	e7c7      	b.n	800cfb8 <_free_r+0x24>
 800d028:	bd38      	pop	{r3, r4, r5, pc}
 800d02a:	bf00      	nop
 800d02c:	2000039c 	.word	0x2000039c

0800d030 <_malloc_r>:
 800d030:	b570      	push	{r4, r5, r6, lr}
 800d032:	1ccd      	adds	r5, r1, #3
 800d034:	f025 0503 	bic.w	r5, r5, #3
 800d038:	3508      	adds	r5, #8
 800d03a:	2d0c      	cmp	r5, #12
 800d03c:	bf38      	it	cc
 800d03e:	250c      	movcc	r5, #12
 800d040:	2d00      	cmp	r5, #0
 800d042:	4606      	mov	r6, r0
 800d044:	db01      	blt.n	800d04a <_malloc_r+0x1a>
 800d046:	42a9      	cmp	r1, r5
 800d048:	d903      	bls.n	800d052 <_malloc_r+0x22>
 800d04a:	230c      	movs	r3, #12
 800d04c:	6033      	str	r3, [r6, #0]
 800d04e:	2000      	movs	r0, #0
 800d050:	bd70      	pop	{r4, r5, r6, pc}
 800d052:	f000 f881 	bl	800d158 <__malloc_lock>
 800d056:	4a23      	ldr	r2, [pc, #140]	; (800d0e4 <_malloc_r+0xb4>)
 800d058:	6814      	ldr	r4, [r2, #0]
 800d05a:	4621      	mov	r1, r4
 800d05c:	b991      	cbnz	r1, 800d084 <_malloc_r+0x54>
 800d05e:	4c22      	ldr	r4, [pc, #136]	; (800d0e8 <_malloc_r+0xb8>)
 800d060:	6823      	ldr	r3, [r4, #0]
 800d062:	b91b      	cbnz	r3, 800d06c <_malloc_r+0x3c>
 800d064:	4630      	mov	r0, r6
 800d066:	f000 f867 	bl	800d138 <_sbrk_r>
 800d06a:	6020      	str	r0, [r4, #0]
 800d06c:	4629      	mov	r1, r5
 800d06e:	4630      	mov	r0, r6
 800d070:	f000 f862 	bl	800d138 <_sbrk_r>
 800d074:	1c43      	adds	r3, r0, #1
 800d076:	d126      	bne.n	800d0c6 <_malloc_r+0x96>
 800d078:	230c      	movs	r3, #12
 800d07a:	6033      	str	r3, [r6, #0]
 800d07c:	4630      	mov	r0, r6
 800d07e:	f000 f86c 	bl	800d15a <__malloc_unlock>
 800d082:	e7e4      	b.n	800d04e <_malloc_r+0x1e>
 800d084:	680b      	ldr	r3, [r1, #0]
 800d086:	1b5b      	subs	r3, r3, r5
 800d088:	d41a      	bmi.n	800d0c0 <_malloc_r+0x90>
 800d08a:	2b0b      	cmp	r3, #11
 800d08c:	d90f      	bls.n	800d0ae <_malloc_r+0x7e>
 800d08e:	600b      	str	r3, [r1, #0]
 800d090:	50cd      	str	r5, [r1, r3]
 800d092:	18cc      	adds	r4, r1, r3
 800d094:	4630      	mov	r0, r6
 800d096:	f000 f860 	bl	800d15a <__malloc_unlock>
 800d09a:	f104 000b 	add.w	r0, r4, #11
 800d09e:	1d23      	adds	r3, r4, #4
 800d0a0:	f020 0007 	bic.w	r0, r0, #7
 800d0a4:	1ac3      	subs	r3, r0, r3
 800d0a6:	d01b      	beq.n	800d0e0 <_malloc_r+0xb0>
 800d0a8:	425a      	negs	r2, r3
 800d0aa:	50e2      	str	r2, [r4, r3]
 800d0ac:	bd70      	pop	{r4, r5, r6, pc}
 800d0ae:	428c      	cmp	r4, r1
 800d0b0:	bf0d      	iteet	eq
 800d0b2:	6863      	ldreq	r3, [r4, #4]
 800d0b4:	684b      	ldrne	r3, [r1, #4]
 800d0b6:	6063      	strne	r3, [r4, #4]
 800d0b8:	6013      	streq	r3, [r2, #0]
 800d0ba:	bf18      	it	ne
 800d0bc:	460c      	movne	r4, r1
 800d0be:	e7e9      	b.n	800d094 <_malloc_r+0x64>
 800d0c0:	460c      	mov	r4, r1
 800d0c2:	6849      	ldr	r1, [r1, #4]
 800d0c4:	e7ca      	b.n	800d05c <_malloc_r+0x2c>
 800d0c6:	1cc4      	adds	r4, r0, #3
 800d0c8:	f024 0403 	bic.w	r4, r4, #3
 800d0cc:	42a0      	cmp	r0, r4
 800d0ce:	d005      	beq.n	800d0dc <_malloc_r+0xac>
 800d0d0:	1a21      	subs	r1, r4, r0
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f000 f830 	bl	800d138 <_sbrk_r>
 800d0d8:	3001      	adds	r0, #1
 800d0da:	d0cd      	beq.n	800d078 <_malloc_r+0x48>
 800d0dc:	6025      	str	r5, [r4, #0]
 800d0de:	e7d9      	b.n	800d094 <_malloc_r+0x64>
 800d0e0:	bd70      	pop	{r4, r5, r6, pc}
 800d0e2:	bf00      	nop
 800d0e4:	2000039c 	.word	0x2000039c
 800d0e8:	200003a0 	.word	0x200003a0

0800d0ec <_realloc_r>:
 800d0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ee:	4607      	mov	r7, r0
 800d0f0:	4614      	mov	r4, r2
 800d0f2:	460e      	mov	r6, r1
 800d0f4:	b921      	cbnz	r1, 800d100 <_realloc_r+0x14>
 800d0f6:	4611      	mov	r1, r2
 800d0f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d0fc:	f7ff bf98 	b.w	800d030 <_malloc_r>
 800d100:	b922      	cbnz	r2, 800d10c <_realloc_r+0x20>
 800d102:	f7ff ff47 	bl	800cf94 <_free_r>
 800d106:	4625      	mov	r5, r4
 800d108:	4628      	mov	r0, r5
 800d10a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d10c:	f000 f826 	bl	800d15c <_malloc_usable_size_r>
 800d110:	4284      	cmp	r4, r0
 800d112:	d90f      	bls.n	800d134 <_realloc_r+0x48>
 800d114:	4621      	mov	r1, r4
 800d116:	4638      	mov	r0, r7
 800d118:	f7ff ff8a 	bl	800d030 <_malloc_r>
 800d11c:	4605      	mov	r5, r0
 800d11e:	2800      	cmp	r0, #0
 800d120:	d0f2      	beq.n	800d108 <_realloc_r+0x1c>
 800d122:	4631      	mov	r1, r6
 800d124:	4622      	mov	r2, r4
 800d126:	f7ff ff10 	bl	800cf4a <memcpy>
 800d12a:	4631      	mov	r1, r6
 800d12c:	4638      	mov	r0, r7
 800d12e:	f7ff ff31 	bl	800cf94 <_free_r>
 800d132:	e7e9      	b.n	800d108 <_realloc_r+0x1c>
 800d134:	4635      	mov	r5, r6
 800d136:	e7e7      	b.n	800d108 <_realloc_r+0x1c>

0800d138 <_sbrk_r>:
 800d138:	b538      	push	{r3, r4, r5, lr}
 800d13a:	4c06      	ldr	r4, [pc, #24]	; (800d154 <_sbrk_r+0x1c>)
 800d13c:	2300      	movs	r3, #0
 800d13e:	4605      	mov	r5, r0
 800d140:	4608      	mov	r0, r1
 800d142:	6023      	str	r3, [r4, #0]
 800d144:	f7fe ff5c 	bl	800c000 <_sbrk>
 800d148:	1c43      	adds	r3, r0, #1
 800d14a:	d102      	bne.n	800d152 <_sbrk_r+0x1a>
 800d14c:	6823      	ldr	r3, [r4, #0]
 800d14e:	b103      	cbz	r3, 800d152 <_sbrk_r+0x1a>
 800d150:	602b      	str	r3, [r5, #0]
 800d152:	bd38      	pop	{r3, r4, r5, pc}
 800d154:	20000848 	.word	0x20000848

0800d158 <__malloc_lock>:
 800d158:	4770      	bx	lr

0800d15a <__malloc_unlock>:
 800d15a:	4770      	bx	lr

0800d15c <_malloc_usable_size_r>:
 800d15c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800d160:	2800      	cmp	r0, #0
 800d162:	f1a0 0004 	sub.w	r0, r0, #4
 800d166:	bfbc      	itt	lt
 800d168:	580b      	ldrlt	r3, [r1, r0]
 800d16a:	18c0      	addlt	r0, r0, r3
 800d16c:	4770      	bx	lr
	...

0800d170 <_init>:
 800d170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d172:	bf00      	nop
 800d174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d176:	bc08      	pop	{r3}
 800d178:	469e      	mov	lr, r3
 800d17a:	4770      	bx	lr

0800d17c <_fini>:
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	bf00      	nop
 800d180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d182:	bc08      	pop	{r3}
 800d184:	469e      	mov	lr, r3
 800d186:	4770      	bx	lr
