{"vcs1":{"timestamp_begin":1682793274.835605701, "rt":0.49, "ut":0.24, "st":0.10}}
{"vcselab":{"timestamp_begin":1682793275.394204199, "rt":0.50, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1682793275.942556009, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682793274.503556258}
{"VCS_COMP_START_TIME": 1682793274.503556258}
{"VCS_COMP_END_TIME": 1682793276.245390134}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339036}}
{"stitch_vcselab": {"peak_mem": 238984}}
