0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sim_1/imports/help/tb_codesign.sv,1696432232,systemVerilog,,,,tb_codesign,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/network_module.sv,1696431293,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/stage_module.sv,,network_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/stage_module.sv,1696431262,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/switch_module.sv,,stage_module,,uvm,,,,,,
/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/switch_module.sv,1696409183,systemVerilog,,/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sim_1/imports/help/tb_codesign.sv,,switch_module,,uvm,,,,,,
