{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669326638320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669326638320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:20:38 2022 " "Processing started: Fri Nov 25 03:20:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669326638320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326638320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326638320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669326638675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669326638675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_SYNC-STRUCTURE " "Found design unit 1: COUNTER_SYNC-STRUCTURE" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_SYNC " "Found entity 1: COUNTER_SYNC" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_2-structure " "Found design unit 1: xor_2-structure" {  } { { "../xor_2.vhd" "" { Text "E:/xor_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "../xor_2.vhd" "" { Text "E:/xor_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xnor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /xnor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_2-Functionality " "Found design unit 1: XNOR_2-Functionality" {  } { { "../XNOR_2.vhd" "" { Text "E:/XNOR_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_2 " "Found entity 1: XNOR_2" {  } { { "../XNOR_2.vhd" "" { Text "E:/XNOR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-Functionality " "Found design unit 1: or_2-Functionality" {  } { { "../or_2.vhd" "" { Text "E:/or_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "../or_2.vhd" "" { Text "E:/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-Functionality " "Found design unit 1: not_1-Functionality" {  } { { "../not_1.vhd" "" { Text "E:/not_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "../not_1.vhd" "" { Text "E:/not_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1-STRUCTURE " "Found design unit 1: MUX_4X1-STRUCTURE" {  } { { "../MUX_4X1.vhd" "" { Text "E:/MUX_4X1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1 " "Found entity 1: MUX_4X1" {  } { { "../MUX_4X1.vhd" "" { Text "E:/MUX_4X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mux_2xi - copy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mux_2xi - copy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2XI-structure " "Found design unit 1: MUX_2XI-structure" {  } { { "../MUX_2XI - Copy.vhd" "" { Text "E:/MUX_2XI - Copy.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2XI " "Found entity 1: MUX_2XI" {  } { { "../MUX_2XI - Copy.vhd" "" { Text "E:/MUX_2XI - Copy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d_ffn - copy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /d_ffn - copy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FFN-FUNCTIONALITY " "Found design unit 1: D_FFN-FUNCTIONALITY" {  } { { "../D_FFN - Copy.vhd" "" { Text "E:/D_FFN - Copy.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FFN " "Found entity 1: D_FFN" {  } { { "../D_FFN - Copy.vhd" "" { Text "E:/D_FFN - Copy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/d_ff - copy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /d_ff - copy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-FUNCTIONALITY " "Found design unit 1: D_FF-FUNCTIONALITY" {  } { { "../D_FF - Copy.vhd" "" { Text "E:/D_FF - Copy.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../D_FF - Copy.vhd" "" { Text "E:/D_FF - Copy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/clk_dvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /clk_dvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DVD-FUNCTIONALITY " "Found design unit 1: CLK_DVD-FUNCTIONALITY" {  } { { "../CLK_DVD.vhd" "" { Text "E:/CLK_DVD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DVD " "Found entity 1: CLK_DVD" {  } { { "../CLK_DVD.vhd" "" { Text "E:/CLK_DVD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-structure " "Found design unit 1: and_3-structure" {  } { { "../and_3.vhd" "" { Text "E:/and_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "../and_3.vhd" "" { Text "E:/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-Functionality " "Found design unit 1: AND_2-Functionality" {  } { { "../AND_2.vhd" "" { Text "E:/AND_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "../AND_2.vhd" "" { Text "E:/AND_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_232.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /ee_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ee_232 " "Found design unit 1: ee_232" {  } { { "../ee_232.vhd" "" { Text "E:/ee_232.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669326645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COUNTER_SYNC " "Elaborating entity \"COUNTER_SYNC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669326645902 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R COUNTER_SYNC.vhd(18) " "VHDL Signal Declaration warning at COUNTER_SYNC.vhd(18): used implicit default value for signal \"R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669326645902 "|COUNTER_SYNC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CN_1 COUNTER_SYNC.vhd(20) " "VHDL Signal Declaration warning at COUNTER_SYNC.vhd(20): used implicit default value for signal \"CN_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669326645902 "|COUNTER_SYNC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[0\] COUNTER_SYNC.vhd(17) " "Using initial value X (don't care) for net \"C\[0\]\" at COUNTER_SYNC.vhd(17)" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326645902 "|COUNTER_SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2XI MUX_2XI:\\MUX_bank_1:1:W0 " "Elaborating entity \"MUX_2XI\" for hierarchy \"MUX_2XI:\\MUX_bank_1:1:W0\"" {  } { { "COUNTER_SYNC.vhd" "\\MUX_bank_1:1:W0" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 MUX_2XI:\\MUX_bank_1:1:W0\|AND_2:u0 " "Elaborating entity \"AND_2\" for hierarchy \"MUX_2XI:\\MUX_bank_1:1:W0\|AND_2:u0\"" {  } { { "../MUX_2XI - Copy.vhd" "u0" { Text "E:/MUX_2XI - Copy.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 MUX_2XI:\\MUX_bank_1:1:W0\|not_1:u1 " "Elaborating entity \"not_1\" for hierarchy \"MUX_2XI:\\MUX_bank_1:1:W0\|not_1:u1\"" {  } { { "../MUX_2XI - Copy.vhd" "u1" { Text "E:/MUX_2XI - Copy.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 MUX_2XI:\\MUX_bank_1:1:W0\|or_2:u4 " "Elaborating entity \"or_2\" for hierarchy \"MUX_2XI:\\MUX_bank_1:1:W0\|or_2:u4\"" {  } { { "../MUX_2XI - Copy.vhd" "u4" { Text "E:/MUX_2XI - Copy.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 xor_2:\\MUX_bank_1:1:W2 " "Elaborating entity \"xor_2\" for hierarchy \"xor_2:\\MUX_bank_1:1:W2\"" {  } { { "COUNTER_SYNC.vhd" "\\MUX_bank_1:1:W2" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:\\MUX_bank_1:1:W5 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:\\MUX_bank_1:1:W5\"" {  } { { "COUNTER_SYNC.vhd" "\\MUX_bank_1:1:W5" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326645912 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Q\[0\] " "bidirectional pin \"Q\[0\]\" has no driver" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669326646255 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669326646255 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[1\] GND pin " "The pin \"Q\[1\]\" is fed by GND" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669326646255 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[2\] GND pin " "The pin \"Q\[2\]\" is fed by GND" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669326646255 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[3\] GND pin " "The pin \"Q\[3\]\" is fed by GND" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669326646255 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[4\] GND pin " "The pin \"Q\[4\]\" is fed by GND" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669326646255 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[5\] GND pin " "The pin \"Q\[5\]\" is fed by GND" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1669326646255 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1669326646255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669326646365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669326646365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RSTN " "No output dependent on input pin \"RSTN\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|RSTN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UP_DN " "No output dependent on input pin \"UP_DN\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|UP_DN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LDN " "No output dependent on input pin \"LDN\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|LDN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E " "No output dependent on input pin \"E\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|E"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "COUNTER_SYNC.vhd" "" { Text "E:/quartus project work/COUNTER_SYNC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669326646397 "|COUNTER_SYNC|D[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669326646397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669326646397 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669326646397 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669326646397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669326646397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669326646417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:20:46 2022 " "Processing ended: Fri Nov 25 03:20:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669326646417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669326646417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669326646417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669326646417 ""}
