
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sat Sep 30 02:10:20 2023

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path /home/IC/Projects/MY_SYSTEM/RTL
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/MY_SYSTEM/RTL
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "../../Synthesis/$top_module.svf"
SVF set to '../../Synthesis/SYS_TOP.svf'.
1
####################### Read Reference tech libs ########################
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "ALU_Top.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/ALU_Top.v'
1
read_verilog -container Ref "Bin_to_Gray.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Bin_to_Gray.v'
1
read_verilog -container Ref "BIT_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/BIT_SYNC.v'
1
read_verilog -container Ref "CLK_DIV.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/CLK_DIV.v'
1
read_verilog -container Ref "CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/CLK_GATE.v'
1
read_verilog -container Ref "Data_Samoling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Data_Samoling.v'
1
read_verilog -container Ref "DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/DATA_SYNC.v'
1
read_verilog -container Ref "Deselizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Deselizer.v'
1
read_verilog -container Ref "Edge_Bit_CNTR.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Edge_Bit_CNTR.v'
1
read_verilog -container Ref "FIFO.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/FIFO.v'
1
read_verilog -container Ref "FIFO_MEM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/FIFO_MEM.v'
1
read_verilog -container Ref "FSM_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/FSM_TX.v'
1
read_verilog -container Ref "MUX_Divider.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/MUX_Divider.v'
1
read_verilog -container Ref "MUX_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/MUX_TX.v'
1
read_verilog -container Ref "Parity_Calc_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Parity_Calc_TX.v'
1
read_verilog -container Ref "Parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Parity_check.v'
1
read_verilog -container Ref "Pulse_Gen.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Pulse_Gen.v'
1
read_verilog -container Ref "Register_File.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Register_File.v'
1
read_verilog -container Ref "rptr_fifo.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/rptr_fifo.v'
1
read_verilog -container Ref "rptr_fifo_GRAYED.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/rptr_fifo_GRAYED.v'
1
read_verilog -container Ref "RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/RST_SYNC.v'
1
read_verilog -container Ref "Serilizer_Tx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Serilizer_Tx.v'
1
read_verilog -container Ref "Stop_Chck.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/Stop_Chck.v'
1
read_verilog -container Ref "STRT_CHECK.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/STRT_CHECK.v'
1
read_verilog -container Ref "SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/SYS_CTRL.v'
1
read_verilog -container Ref "SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/SYS_TOP.v'
1
read_verilog -container Ref "TOP_UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/TOP_UART_RX.v'
1
read_verilog -container Ref "TOTAL_UART.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/TOTAL_UART.v'
1
read_verilog -container Ref "UART_RX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/UART_RX_FSM.v'
1
read_verilog -container Ref "UART_Tx_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/UART_Tx_TOP.v'
1
read_verilog -container Ref "wptr_fifo.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/wptr_fifo.v'
1
read_verilog -container Ref "wptr_fifo_GRAYED.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/RTL/wptr_fifo_GRAYED.v'
1
######################## set the top Reference Design ######################## 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  BUS_WIDTH=8, NUM_STAGES=2 ...  
Information: Created design named 'DATA_SYNC_BUS_WIDTH8_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design FIFO_TOP  DATA_WIDTH=8, pointer_width=4 ...  
Information: Created design named 'FIFO_TOP_DATA_WIDTH8_pointer_width4'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEMORY   ...  
Status:   Elaborating design Wd_ptr_GREY   ...  
Status:   Elaborating design Wd_ptr   ...  
Status:   Elaborating design BINARY_TO_GRAY   ...  
Status:   Elaborating design Rd_ptr_GREY   ...  
Status:   Elaborating design Rd_ptr   ...  
Status:   Elaborating design BIT_SYNC  2, 4 ...  
Information: Created design named 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design CLK_Divider   ...  
Status:   Elaborating design CLKDIV_MUX   ...  
Status:   Elaborating design UART   ...  
Status:   Elaborating design TOP_TX_UART   ...  
Status:   Elaborating design FSM_UART_TX   ...  
Status:   Elaborating design MUX   ...  
Status:   Elaborating design PARITY_CALC   ...  
Status:   Elaborating design SERILIZER   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: P_DATA Block: /SERILIZER File: /home/IC/Projects/MY_SYSTEM/RTL/Serilizer_Tx.v Line: 30)  (FMR_ELAB-147)
Status:   Elaborating design TOP_RX_UART   ...  
Status:   Elaborating design FSM_RX_UART   ...  
Status:   Elaborating design EDGE_BIT_COUNTER   ...  
Status:   Elaborating design DATA_SAMPLING   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design start_check   ...  
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design DESERILIZER   ...  
Status:   Elaborating design System_CTRL   ...  
Status:   Elaborating design REG_FILE   ...  
Status:   Elaborating design ALU_TOP   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/SYS_TOP' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/SYS_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/SYS_TOP'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Projects/MY_SYSTEM/Backend/Synthesis/netlists/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/MY_SYSTEM/Backend/Synthesis/netlists/SYS_TOP.v'
1
####################  set the top Implementation Design ######################
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
## matching Compare points
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality4.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         31          0          0          0         31
mark                :         28          0          0          0         28
multiplier          :          8          0          0          0          8
reg_constant        :          1          0          0          0          1
replace             :          7          0          0          0          7
transformation
   map              :         49          0          0          0         49
   share            :          6          0          0          0          6
uniquify            :          2          8          0          0         10

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      ../../Synthesis/SYS_TOP.svf

SVF files produced:
  /home/IC/Projects/MY_SYSTEM/Backend/Formality/post-syn/formality4_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 352 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 352 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/SYS_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference design.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 352 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       4     347       1     352
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose syn_fm_script.tcl
1
1
fm_shell (verify)> 