Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f75973519a6b45c0afbd890a8df1e737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memoization_TB_behav xil_defaultlib.memoization_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:50]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:51]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:52]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:53]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:54]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:55]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:56]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:57]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_1/edgeDetector_1/edgeDetector_1.srcs/sources_1/new/memoization.vhd:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture memoization_beh of entity xil_defaultlib.memoization [memoization_default]
Compiling architecture memoization_tb_beh of entity xil_defaultlib.memoization_tb
Built simulation snapshot memoization_TB_behav
