Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 21:00:33 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/mlp_timing_synth.rpt
| Design       : mlp
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.185ns  (required time - arrival time)
  Source:                 bias_added_4_14_V_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.647ns (11.833%)  route 4.821ns (88.167%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71551, unset)        0.537     0.537    bias_added_4_14_V_U/ap_clk
                         FDRE                                         r  bias_added_4_14_V_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_4_14_V_U/internal_empty_n_reg/Q
                         net (fo=6, unplaced)         0.448     1.208    bias_added_12_5_V_U/bias_added_4_14_V_empty_n
                         LUT4 (Prop_lut4_I1_O)        0.123     1.331 f  bias_added_12_5_V_U/weights_L1_15_V_ce0_INST_0_i_59/O
                         net (fo=1, unplaced)         0.270     1.601    bias_added_1_25_V_U/internal_empty_n_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     1.644 f  bias_added_1_25_V_U/weights_L1_15_V_ce0_INST_0_i_17/O
                         net (fo=1, unplaced)         0.742     2.386    bias_added_4_16_V_U/internal_empty_n_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.429 f  bias_added_4_16_V_U/weights_L1_15_V_ce0_INST_0_i_5/O
                         net (fo=1, unplaced)         0.742     3.171    bias_added_6_12_V_U/internal_empty_n_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.214 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, unplaced)        0.348     3.562    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
                         LUT4 (Prop_lut4_I3_O)        0.043     3.605 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_9_V_load_11_reg_39704[17]_i_1/O
                         net (fo=818, unplaced)       0.547     4.152    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_57_reg_39509_reg[19]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.195 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_197__0/O
                         net (fo=144, unplaced)       0.851     5.046    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_CS_fsm_reg[7]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.089 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_125__5/O
                         net (fo=1, unplaced)         0.407     5.496    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_125__5_n_3
                         LUT5 (Prop_lut5_I2_O)        0.043     5.539 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_36__5/O
                         net (fo=1, unplaced)         0.466     6.005    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_36__5_n_3
                         DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71551, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 -4.185    




