

================================================================
== Vitis HLS Report for 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1'
================================================================
* Date:           Tue Jan 13 13:10:04 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%load_buf1_l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'load_buf1_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%load_buf1_l_0 = alloca i32 1"   --->   Operation 8 'alloca' 'load_buf1_l_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln81_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln81"   --->   Operation 10 'read' 'sext_ln81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln81_cast = sext i58 %sext_ln81_read"   --->   Operation 11 'sext' 'sext_ln81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_5, i32 0, i32 0, void @empty_4, i32 64, i32 4096, void @empty_1, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf1_l_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf1_l_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:81]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:81]   --->   Operation 19 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln81_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:81]   --->   Operation 20 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split2, void %.exitStub" [kernel.cpp:81]   --->   Operation 21 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%load_buf1_l_1_load = load i7 %load_buf1_l_1" [kernel.cpp:82]   --->   Operation 22 'load' 'load_buf1_l_1_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln82 = icmp_eq  i7 %load_buf1_l_1_load, i7 64" [kernel.cpp:82]   --->   Operation 23 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.37ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i7 0, i7 %load_buf1_l_1_load" [kernel.cpp:81]   --->   Operation 24 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i7 %select_ln81" [kernel.cpp:82]   --->   Operation 25 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln84 = icmp_eq  i4 %trunc_ln82, i4 0" [kernel.cpp:84]   --->   Operation 26 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln82 = add i7 %select_ln81, i7 1" [kernel.cpp:82]   --->   Operation 27 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln81 = store i13 %add_ln81_1, i13 %indvar_flatten" [kernel.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln82 = store i7 %add_ln82, i7 %load_buf1_l_1" [kernel.cpp:82]   --->   Operation 29 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln81_cast" [kernel.cpp:81]   --->   Operation 30 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [kernel.cpp:84]   --->   Operation 31 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln81 & icmp_ln84)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg" [kernel.cpp:81]   --->   Operation 32 'load' 'shiftreg_load' <Predicate = (!icmp_ln81 & !icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%load_buf1_l_0_load = load i7 %load_buf1_l_0" [kernel.cpp:81]   --->   Operation 33 'load' 'load_buf1_l_0_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln81 = add i7 %load_buf1_l_0_load, i7 1" [kernel.cpp:81]   --->   Operation 34 'add' 'add_ln81' <Predicate = (!icmp_ln81 & icmp_ln82)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 36 'speclooptripcount' 'empty_35' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i480 0, i480 %shiftreg_load" [kernel.cpp:81]   --->   Operation 37 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln81_2 = select i1 %icmp_ln82, i7 %add_ln81, i7 %load_buf1_l_0_load" [kernel.cpp:81]   --->   Operation 38 'select' 'select_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i7 %select_ln81_2" [kernel.cpp:85]   --->   Operation 39 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln85, i6 0" [kernel.cpp:82]   --->   Operation 40 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i480 %select_ln81_1" [kernel.cpp:82]   --->   Operation 41 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i7 %select_ln81" [kernel.cpp:85]   --->   Operation 42 'zext' 'zext_ln85' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%add_ln85 = add i12 %tmp_cast, i12 %zext_ln85" [kernel.cpp:85]   --->   Operation 43 'add' 'add_ln85' <Predicate = (!icmp_ln81)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i12 %add_ln85" [kernel.cpp:85]   --->   Operation 44 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v28_addr = getelementptr i32 %v28, i64 0, i64 %zext_ln85_1" [kernel.cpp:85]   --->   Operation 45 'getelementptr' 'v28_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [kernel.cpp:82]   --->   Operation 46 'specpipeline' 'specpipeline_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:82]   --->   Operation 47 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split._crit_edge, void" [kernel.cpp:84]   --->   Operation 48 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%br_ln84 = br void %.split._crit_edge" [kernel.cpp:84]   --->   Operation 49 'br' 'br_ln84' <Predicate = (!icmp_ln81 & icmp_ln84)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem1_addr_read, void, i512 %zext_ln82, void %.split2" [kernel.cpp:84]   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i512 %empty" [kernel.cpp:84]   --->   Operation 51 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v31 = bitcast i32 %trunc_ln84" [kernel.cpp:84]   --->   Operation 52 'bitcast' 'v31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [kernel.cpp:84]   --->   Operation 53 'partselect' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln85 = store i32 %v31, i12 %v28_addr" [kernel.cpp:85]   --->   Operation 54 'store' 'store_ln85' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln81 = store i7 %select_ln81_2, i7 %load_buf1_l_0" [kernel.cpp:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln84 = store i480 %trunc_ln84_1, i480 %shiftreg" [kernel.cpp:84]   --->   Operation 56 'store' 'store_ln84' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg            (alloca           ) [ 0111]
load_buf1_l_1       (alloca           ) [ 0100]
load_buf1_l_0       (alloca           ) [ 0111]
indvar_flatten      (alloca           ) [ 0100]
sext_ln81_read      (read             ) [ 0000]
sext_ln81_cast      (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln81           (icmp             ) [ 0111]
add_ln81_1          (add              ) [ 0000]
br_ln81             (br               ) [ 0000]
load_buf1_l_1_load  (load             ) [ 0000]
icmp_ln82           (icmp             ) [ 0111]
select_ln81         (select           ) [ 0111]
trunc_ln82          (trunc            ) [ 0000]
icmp_ln84           (icmp             ) [ 0111]
add_ln82            (add              ) [ 0000]
store_ln81          (store            ) [ 0000]
store_ln82          (store            ) [ 0000]
gmem1_addr          (getelementptr    ) [ 0000]
gmem1_addr_read     (read             ) [ 0101]
shiftreg_load       (load             ) [ 0000]
load_buf1_l_0_load  (load             ) [ 0000]
add_ln81            (add              ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_35            (speclooptripcount) [ 0000]
select_ln81_1       (select           ) [ 0000]
select_ln81_2       (select           ) [ 0000]
trunc_ln85          (trunc            ) [ 0000]
tmp_cast            (bitconcatenate   ) [ 0000]
zext_ln82           (zext             ) [ 0000]
zext_ln85           (zext             ) [ 0000]
add_ln85            (add              ) [ 0000]
zext_ln85_1         (zext             ) [ 0000]
v28_addr            (getelementptr    ) [ 0000]
specpipeline_ln82   (specpipeline     ) [ 0000]
specloopname_ln82   (specloopname     ) [ 0000]
br_ln84             (br               ) [ 0000]
br_ln84             (br               ) [ 0000]
empty               (phi              ) [ 0101]
trunc_ln84          (trunc            ) [ 0000]
v31                 (bitcast          ) [ 0000]
trunc_ln84_1        (partselect       ) [ 0000]
store_ln85          (store            ) [ 0000]
store_ln81          (store            ) [ 0000]
store_ln84          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln81">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v28">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="shiftreg_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="load_buf1_l_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="load_buf1_l_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="load_buf1_l_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="load_buf1_l_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln81_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="58" slack="0"/>
<pin id="88" dir="0" index="1" bw="58" slack="0"/>
<pin id="89" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln81_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="gmem1_addr_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="v28_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v28_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln85_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="empty_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="empty_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="512" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="480" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln81_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="58" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="480" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln81_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln81_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="load_buf1_l_1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="load_buf1_l_1_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln82_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln81_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln82_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln84_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln82_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln81_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln82_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem1_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="512" slack="0"/>
<pin id="203" dir="0" index="1" bw="58" slack="1"/>
<pin id="204" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="shiftreg_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="480" slack="2"/>
<pin id="209" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="load_buf1_l_0_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="2"/>
<pin id="212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="load_buf1_l_0_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln81_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln81_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="480" slack="0"/>
<pin id="223" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln81_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln85_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln82_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="480" slack="0"/>
<pin id="247" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln85_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="2"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln85_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln85_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln84_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="512" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="v31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v31/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln84_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="480" slack="0"/>
<pin id="275" dir="0" index="1" bw="512" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="10" slack="0"/>
<pin id="278" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln81_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="2"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln84_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="480" slack="0"/>
<pin id="290" dir="0" index="1" bw="480" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="shiftreg_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="480" slack="0"/>
<pin id="295" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="300" class="1005" name="load_buf1_l_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="load_buf1_l_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="load_buf1_l_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="load_buf1_l_0 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="0"/>
<pin id="316" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="321" class="1005" name="sext_ln81_cast_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_cast "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln81_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln82_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="336" class="1005" name="select_ln81_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="2"/>
<pin id="338" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln81 "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln84_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="345" class="1005" name="gmem1_addr_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="512" slack="1"/>
<pin id="347" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="58" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="122"><net_src comp="86" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="167" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="152" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="185" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="201" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="213" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="219" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="257"><net_src comp="237" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="267"><net_src comp="113" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="113" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="226" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="273" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="70" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="303"><net_src comp="74" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="310"><net_src comp="78" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="317"><net_src comp="82" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="324"><net_src comp="119" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="329"><net_src comp="146" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="161" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="339"><net_src comp="167" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="344"><net_src comp="179" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="92" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v28 | {3 }
 - Input state : 
	Port: load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 : gmem1 | {2 }
	Port: load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 : sext_ln81 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln81 : 2
		add_ln81_1 : 2
		br_ln81 : 3
		load_buf1_l_1_load : 1
		icmp_ln82 : 2
		select_ln81 : 3
		trunc_ln82 : 4
		icmp_ln84 : 5
		add_ln82 : 4
		store_ln81 : 3
		store_ln82 : 5
	State 2
		gmem1_addr_read : 1
	State 3
		add_ln81 : 1
		select_ln81_1 : 1
		select_ln81_2 : 2
		trunc_ln85 : 3
		tmp_cast : 4
		zext_ln82 : 2
		add_ln85 : 5
		zext_ln85_1 : 6
		v28_addr : 7
		empty : 3
		trunc_ln84 : 4
		v31 : 5
		trunc_ln84_1 : 4
		store_ln85 : 8
		store_ln81 : 3
		store_ln84 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln81_fu_167     |    0    |    7    |
|  select  |    select_ln81_1_fu_219    |    0    |   473   |
|          |    select_ln81_2_fu_226    |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      add_ln81_1_fu_152     |    0    |    20   |
|    add   |       add_ln82_fu_185      |    0    |    14   |
|          |       add_ln81_fu_213      |    0    |    14   |
|          |       add_ln85_fu_253      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln81_fu_146      |    0    |    12   |
|   icmp   |      icmp_ln82_fu_161      |    0    |    10   |
|          |      icmp_ln84_fu_179      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln81_read_read_fu_86 |    0    |    0    |
|          | gmem1_addr_read_read_fu_92 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln81_cast_fu_119   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln82_fu_175     |    0    |    0    |
|   trunc  |      trunc_ln85_fu_233     |    0    |    0    |
|          |      trunc_ln84_fu_264     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_cast_fu_237      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln82_fu_245      |    0    |    0    |
|   zext   |      zext_ln85_fu_250      |    0    |    0    |
|          |     zext_ln85_1_fu_259     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln84_1_fu_273    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   585   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_110     |   512  |
|gmem1_addr_read_reg_345|   512  |
|   icmp_ln81_reg_326   |    1   |
|   icmp_ln82_reg_330   |    1   |
|   icmp_ln84_reg_341   |    1   |
| indvar_flatten_reg_314|   13   |
| load_buf1_l_0_reg_307 |    7   |
| load_buf1_l_1_reg_300 |    7   |
|  select_ln81_reg_336  |    7   |
| sext_ln81_cast_reg_321|   64   |
|    shiftreg_reg_293   |   480  |
+-----------------------+--------+
|         Total         |  1605  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   585  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1605  |    -   |
+-----------+--------+--------+
|   Total   |  1605  |   585  |
+-----------+--------+--------+
