0.6
2017.4
Dec 15 2017
21:07:18
D:/Sustech/Sustect2/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/Rom_Pro/sim/Rom_Pro.v,1652871189,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/dmemory32.v,,Rom_Pro,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/IFetc32_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/Idecoder_tb.v,,IFetc32_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/Idecoder_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/cpuclk_tb.v,,Idecoder_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/MemOrIO_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/test.v,,MemOrIO_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/control32_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/IFetc32_tb.v,,control32_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/cpuclk_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/execut32_tb.v,,cpuclk_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/execut32_tb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/MemOrIO_tb.v,,execut32_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/ramTb.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/control32_tb.v,,ramTb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/test.v,1652876493,verilog,,,,test,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/RAM/sim/RAM.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,,cpuclk,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1652403881,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,1652403882,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,prgrom,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,1652403882,verilog,,D:/Sustech/Sustect2/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/Rom_Pro/sim/Rom_Pro.v,,uart_bmpg_0,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,1652403882,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v,,uart_bmpg,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v,1652403882,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,,upg,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/Ifetc32.v,1652871224,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/executs32.v,,Ifetc32,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/MemOrIO.v,1652403882,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/TopCpu.v,,MemOrIO,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/TopCpu.v,1652876430,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sim_1/new/ramTb.v,,TopCpu,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/control32.v,1652866061,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/decode32.v,,control32,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/decode32.v,1652875651,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/MemOrIO.v,,decode32,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/dmemory32.v,1652846154,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/Ifetc32.v,,dmemory32,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/executs32.v,1652403882,verilog,,D:/Sustech/Sustect2/计算机组成原理/ComputerDesignProject/CS202-MIPS32-CPU-Design/CPU.srcs/sources_1/new/control32.v,,executs32,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
