Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3a73646e48bf4adeb7109930b2ac8b27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot locator_tb_behav xil_defaultlib.locator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture beh of entity xil_defaultlib.Controller [controller_default]
Compiling architecture beh of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture beh of entity xil_defaultlib.ALU [alu_default]
Compiling architecture beh of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture beh of entity xil_defaultlib.Selector [selector_default]
Compiling architecture beh of entity xil_defaultlib.Reg [reg_default]
Compiling architecture beh of entity xil_defaultlib.ThreeStateBuff [threestatebuff_default]
Compiling architecture struct of entity xil_defaultlib.Locator_struct [locator_struct_default]
Compiling architecture behavior of entity xil_defaultlib.locator_tb
Built simulation snapshot locator_tb_behav
