

================================================================
== Vitis HLS Report for 'read_xi_to_stream'
================================================================
* Date:           Fri Mar 28 16:44:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  90.000 ns|  90.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/awq_macro.cpp:116]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 38 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i128 %p_read_1"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %empty" [src/awq_macro.cpp:118]   --->   Operation 40 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_1_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 32, i32 63"   --->   Operation 41 'partselect' 'p_0_0_1_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln118_1 = bitcast i32 %p_0_0_1_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 42 'bitcast' 'bitcast_ln118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_2_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 64, i32 95"   --->   Operation 43 'partselect' 'p_0_0_2_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln118_2 = bitcast i32 %p_0_0_2_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 44 'bitcast' 'bitcast_ln118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_3_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 96, i32 127"   --->   Operation 45 'partselect' 'p_0_0_3_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln118_3 = bitcast i32 %p_0_0_3_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 46 'bitcast' 'bitcast_ln118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 0, i5 %i" [src/awq_macro.cpp:116]   --->   Operation 47 'store' 'store_ln116' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln116 = br void %VITIS_LOOP_119_2.i" [src/awq_macro.cpp:116]   --->   Operation 48 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [src/awq_macro.cpp:121]   --->   Operation 49 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %i_1, i5 16" [src/awq_macro.cpp:116]   --->   Operation 50 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %i_1, i5 1" [src/awq_macro.cpp:116]   --->   Operation 51 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %VITIS_LOOP_119_2.split.i, void %read_xi_to_stream.exit" [src/awq_macro.cpp:116]   --->   Operation 52 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:117]   --->   Operation 53 'specpipeline' 'specpipeline_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/awq_macro.cpp:116]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/awq_macro.cpp:116]   --->   Operation 55 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %i_1" [src/awq_macro.cpp:121]   --->   Operation 56 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch120.i, void %branch124.i" [src/awq_macro.cpp:122]   --->   Operation 57 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch88.i, void %branch92.i" [src/awq_macro.cpp:123]   --->   Operation 58 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch56.i, void %branch60.i" [src/awq_macro.cpp:124]   --->   Operation 59 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch24.i, void %branch28.i" [src/awq_macro.cpp:125]   --->   Operation 60 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch113.i, void %branch117.i" [src/awq_macro.cpp:122]   --->   Operation 61 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch81.i, void %branch85.i" [src/awq_macro.cpp:123]   --->   Operation 62 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch49.i, void %branch53.i" [src/awq_macro.cpp:124]   --->   Operation 63 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch17.i, void %branch21.i" [src/awq_macro.cpp:125]   --->   Operation 64 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch106.i, void %branch110.i" [src/awq_macro.cpp:122]   --->   Operation 65 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch74.i, void %branch78.i" [src/awq_macro.cpp:123]   --->   Operation 66 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch42.i, void %branch46.i" [src/awq_macro.cpp:124]   --->   Operation 67 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch10.i, void %branch14.i" [src/awq_macro.cpp:125]   --->   Operation 68 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln121, i2 3" [src/awq_macro.cpp:122]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%icmp_ln122 = icmp_eq  i3 %or_ln, i3 3" [src/awq_macro.cpp:122]   --->   Operation 70 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %branch103.i, void %branch99.i" [src/awq_macro.cpp:122]   --->   Operation 71 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %add_ln116, i5 %i" [src/awq_macro.cpp:116]   --->   Operation 72 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln116 = br void %VITIS_LOOP_119_2.i" [src/awq_macro.cpp:116]   --->   Operation 73 'br' 'br_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 74 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:122]   --->   Operation 74 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split155.i" [src/awq_macro.cpp:122]   --->   Operation 75 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:122]   --->   Operation 76 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split155.i" [src/awq_macro.cpp:122]   --->   Operation 77 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:123]   --->   Operation 78 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split115.i" [src/awq_macro.cpp:123]   --->   Operation 79 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:123]   --->   Operation 80 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split115.i" [src/awq_macro.cpp:123]   --->   Operation 81 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:124]   --->   Operation 82 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split75.i" [src/awq_macro.cpp:124]   --->   Operation 83 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:124]   --->   Operation 84 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split75.i" [src/awq_macro.cpp:124]   --->   Operation 85 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:125]   --->   Operation 86 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split35.i" [src/awq_macro.cpp:125]   --->   Operation 87 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:125]   --->   Operation 88 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split35.i" [src/awq_macro.cpp:125]   --->   Operation 89 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:122]   --->   Operation 90 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split35145.i" [src/awq_macro.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:122]   --->   Operation 92 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split35145.i" [src/awq_macro.cpp:122]   --->   Operation 93 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:123]   --->   Operation 94 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split35105.i" [src/awq_macro.cpp:123]   --->   Operation 95 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:123]   --->   Operation 96 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split35105.i" [src/awq_macro.cpp:123]   --->   Operation 97 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:124]   --->   Operation 98 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split3565.i" [src/awq_macro.cpp:124]   --->   Operation 99 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:124]   --->   Operation 100 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split3565.i" [src/awq_macro.cpp:124]   --->   Operation 101 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:125]   --->   Operation 102 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split26.i" [src/awq_macro.cpp:125]   --->   Operation 103 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:125]   --->   Operation 104 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split26.i" [src/awq_macro.cpp:125]   --->   Operation 105 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:122]   --->   Operation 106 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split26135.i" [src/awq_macro.cpp:122]   --->   Operation 107 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:122]   --->   Operation 108 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split26135.i" [src/awq_macro.cpp:122]   --->   Operation 109 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:123]   --->   Operation 110 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split2695.i" [src/awq_macro.cpp:123]   --->   Operation 111 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:123]   --->   Operation 112 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split2695.i" [src/awq_macro.cpp:123]   --->   Operation 113 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:124]   --->   Operation 114 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split2655.i" [src/awq_macro.cpp:124]   --->   Operation 115 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:124]   --->   Operation 116 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split2655.i" [src/awq_macro.cpp:124]   --->   Operation 117 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:125]   --->   Operation 118 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split17.i" [src/awq_macro.cpp:125]   --->   Operation 119 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:125]   --->   Operation 120 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split17.i" [src/awq_macro.cpp:125]   --->   Operation 121 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:122]   --->   Operation 122 'write' 'write_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:123]   --->   Operation 123 'write' 'write_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 124 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:124]   --->   Operation 124 'write' 'write_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:125]   --->   Operation 125 'write' 'write_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split8.i" [src/awq_macro.cpp:125]   --->   Operation 126 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:122]   --->   Operation 127 'write' 'write_ln122' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 128 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:123]   --->   Operation 128 'write' 'write_ln123' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:124]   --->   Operation 129 'write' 'write_ln124' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:125]   --->   Operation 130 'write' 'write_ln125' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split8.i" [src/awq_macro.cpp:125]   --->   Operation 131 'br' 'br_ln125' <Predicate = (icmp_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.643ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln116', src/awq_macro.cpp:116) of constant 0 on local variable 'i', src/awq_macro.cpp:116 [76]  (0.427 ns)
	'load' operation 5 bit ('i', src/awq_macro.cpp:121) on local variable 'i', src/awq_macro.cpp:116 [79]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln116', src/awq_macro.cpp:116) [80]  (0.789 ns)
	'store' operation 0 bit ('store_ln116', src/awq_macro.cpp:116) of variable 'add_ln116', src/awq_macro.cpp:116 on local variable 'i', src/awq_macro.cpp:116 [200]  (0.427 ns)

 <State 2>: 1.825ns
The critical path consists of the following:
	fifo write operation ('write_ln122', src/awq_macro.cpp:122) on port 'xi0_s_M_elems_V_1' (src/awq_macro.cpp:122) [122]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
