{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652625021767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652625021771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 17:30:21 2022 " "Processing started: Sun May 15 17:30:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652625021771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625021771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625021771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652625022061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "E:/quartus_projects/intel_comp/calculator/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "E:/quartus_projects/intel_comp/calculator/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_substractor.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder_substractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_substractor " "Found entity 1: four_bit_adder_substractor" {  } { { "four_bit_adder_substractor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_multiplier " "Found entity 1: four_bit_multiplier" {  } { { "four_bit_multiplier.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder_substractor.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder_substractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder_substractor " "Found entity 1: eight_bit_adder_substractor" {  } { { "eight_bit_adder_substractor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/eight_bit_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_divisor " "Found entity 1: four_bit_divisor" {  } { { "four_bit_divisor.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_modulus.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_modulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_modulus " "Found entity 1: four_bit_modulus" {  } { { "four_bit_modulus.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_modulus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_shifter " "Found entity 1: four_bit_full_shifter" {  } { { "four_bit_full_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shifter " "Found entity 1: four_bit_shifter" {  } { { "four_bit_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_comparator " "Found entity 1: four_bit_comparator" {  } { { "four_bit_comparator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_cascading_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_cascading_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_cascading_comparator " "Found entity 1: four_bit_cascading_comparator" {  } { { "four_bit_cascading_comparator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_cascading_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_arithmetical_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_arithmetical_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_arithmetical_shifter " "Found entity 1: four_bit_arithmetical_shifter" {  } { { "four_bit_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_arithmetical_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_rotator " "Found entity 1: four_bit_rotator" {  } { { "four_bit_rotator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_arithmetical_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_arithmetical_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_arithmetical_shifter " "Found entity 1: four_bit_full_arithmetical_shifter" {  } { { "four_bit_full_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_arithmetical_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_full_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_full_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_full_rotator " "Found entity 1: four_bit_full_rotator" {  } { { "four_bit_full_rotator.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0S hex0s DE10_LITE_Golden_Top.v(9) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(9): object \"HEX0S\" differs only in case from object \"hex0s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1S hex1s DE10_LITE_Golden_Top.v(10) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(10): object \"HEX1S\" differs only in case from object \"hex1s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2S hex2s DE10_LITE_Golden_Top.v(11) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(11): object \"HEX2S\" differs only in case from object \"hex2s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3S hex3s DE10_LITE_Golden_Top.v(12) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(12): object \"HEX3S\" differs only in case from object \"hex3s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4S hex4s DE10_LITE_Golden_Top.v(13) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(13): object \"HEX4S\" differs only in case from object \"hex4s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5S hex5s DE10_LITE_Golden_Top.v(14) " "Verilog HDL Declaration information at DE10_LITE_Golden_Top.v(14): object \"HEX5S\" differs only in case from object \"hex5s\" in the same scope" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "E:/quartus_projects/intel_comp/calculator/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652625029704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625029704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652625029731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(197) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(197): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029734 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(198) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(198): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029734 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(199) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(199): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(200) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(200): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(201) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(201): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DE10_LITE_Golden_Top.v(202) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(202): truncated value with size 8 to match size of target (7)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029735 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder_substractor four_bit_adder_substractor:add_sub " "Elaborating entity \"four_bit_adder_substractor\" for hierarchy \"four_bit_adder_substractor:add_sub\"" {  } { { "DE10_LITE_Golden_Top.v" "add_sub" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_adder_substractor:add_sub\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"four_bit_adder_substractor:add_sub\|full_adder:fa1\"" {  } { { "four_bit_adder_substractor.v" "fa1" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_adder_substractor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder four_bit_adder_substractor:add_sub\|full_adder:fa1\|half_adder:ha " "Elaborating entity \"half_adder\" for hierarchy \"four_bit_adder_substractor:add_sub\|full_adder:fa1\|half_adder:ha\"" {  } { { "full_adder.v" "ha" { Text "E:/quartus_projects/intel_comp/calculator/full_adder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_multiplier four_bit_multiplier:mul " "Elaborating entity \"four_bit_multiplier\" for hierarchy \"four_bit_multiplier:mul\"" {  } { { "DE10_LITE_Golden_Top.v" "mul" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder_substractor four_bit_multiplier:mul\|eight_bit_adder_substractor:fac3 " "Elaborating entity \"eight_bit_adder_substractor\" for hierarchy \"four_bit_multiplier:mul\|eight_bit_adder_substractor:fac3\"" {  } { { "four_bit_multiplier.v" "fac3" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_multiplier.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_divisor four_bit_divisor:div " "Elaborating entity \"four_bit_divisor\" for hierarchy \"four_bit_divisor:div\"" {  } { { "DE10_LITE_Golden_Top.v" "div" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_modulus four_bit_modulus:mod " "Elaborating entity \"four_bit_modulus\" for hierarchy \"four_bit_modulus:mod\"" {  } { { "DE10_LITE_Golden_Top.v" "mod" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_shifter four_bit_shifter:sh " "Elaborating entity \"four_bit_shifter\" for hierarchy \"four_bit_shifter:sh\"" {  } { { "DE10_LITE_Golden_Top.v" "sh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_shifter four_bit_full_shifter:fsh " "Elaborating entity \"four_bit_full_shifter\" for hierarchy \"four_bit_full_shifter:fsh\"" {  } { { "DE10_LITE_Golden_Top.v" "fsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_comparator four_bit_comparator:cmp " "Elaborating entity \"four_bit_comparator\" for hierarchy \"four_bit_comparator:cmp\"" {  } { { "DE10_LITE_Golden_Top.v" "cmp" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_cascading_comparator four_bit_cascading_comparator:ccpm " "Elaborating entity \"four_bit_cascading_comparator\" for hierarchy \"four_bit_cascading_comparator:ccpm\"" {  } { { "DE10_LITE_Golden_Top.v" "ccpm" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_arithmetical_shifter four_bit_arithmetical_shifter:ash " "Elaborating entity \"four_bit_arithmetical_shifter\" for hierarchy \"four_bit_arithmetical_shifter:ash\"" {  } { { "DE10_LITE_Golden_Top.v" "ash" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_arithmetical_shifter four_bit_full_arithmetical_shifter:fash " "Elaborating entity \"four_bit_full_arithmetical_shifter\" for hierarchy \"four_bit_full_arithmetical_shifter:fash\"" {  } { { "DE10_LITE_Golden_Top.v" "fash" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_rotator four_bit_rotator:rsh " "Elaborating entity \"four_bit_rotator\" for hierarchy \"four_bit_rotator:rsh\"" {  } { { "DE10_LITE_Golden_Top.v" "rsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_full_rotator four_bit_full_rotator:frsh " "Elaborating entity \"four_bit_full_rotator\" for hierarchy \"four_bit_full_rotator:frsh\"" {  } { { "DE10_LITE_Golden_Top.v" "frsh" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDRV HEXDRV:hex0s " "Elaborating entity \"HEXDRV\" for hierarchy \"HEXDRV:hex0s\"" {  } { { "DE10_LITE_Golden_Top.v" "hex0s" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:db1 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:db1\"" {  } { { "DE10_LITE_Golden_Top.v" "db1" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625029818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 button_debouncer.v(42) " "Verilog HDL assignment warning at button_debouncer.v(42): truncated value with size 32 to match size of target (4)" {  } { { "button_debouncer.v" "" { Text "E:/quartus_projects/intel_comp/calculator/button_debouncer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652625029818 "|button_debouncer"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652625030504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "four_bit_full_arithmetical_shifter.v" "" { Text "E:/quartus_projects/intel_comp/calculator/four_bit_full_arithmetical_shifter.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652625030509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652625030509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[1\] GND " "Pin \"HEX3S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[2\] GND " "Pin \"HEX3S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3S\[6\] GND " "Pin \"HEX3S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX3S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[0\] VCC " "Pin \"HEX4S\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[1\] GND " "Pin \"HEX4S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[2\] GND " "Pin \"HEX4S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[3\] GND " "Pin \"HEX4S\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[4\] GND " "Pin \"HEX4S\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[5\] GND " "Pin \"HEX4S\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4S\[6\] GND " "Pin \"HEX4S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX4S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[0\] VCC " "Pin \"HEX5S\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[1\] GND " "Pin \"HEX5S\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[2\] GND " "Pin \"HEX5S\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[3\] GND " "Pin \"HEX5S\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[4\] GND " "Pin \"HEX5S\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[5\] GND " "Pin \"HEX5S\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5S\[6\] GND " "Pin \"HEX5S\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEX5S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[0\] VCC " "Pin \"HEXdp\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[1\] VCC " "Pin \"HEXdp\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[3\] VCC " "Pin \"HEXdp\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[4\] VCC " "Pin \"HEXdp\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXdp\[5\] VCC " "Pin \"HEXdp\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|HEXdp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652625030827 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652625030827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652625030875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_projects/intel_comp/calculator/output_files/calculator.map.smsg " "Generated suppressed messages file E:/quartus_projects/intel_comp/calculator/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625031351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652625031446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652625031446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "E:/quartus_projects/intel_comp/calculator/DE10_LITE_Golden_Top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652625031478 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652625031478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652625031478 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652625031478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652625031478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652625031478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 17:30:31 2022 " "Processing ended: Sun May 15 17:30:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652625031492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652625031492 ""}
