// Seed: 2028916989
module module_0;
  integer id_1;
  ;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9
);
  logic id_11;
  parameter id_12 = 1 | 1 > 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout tri id_0,
    input supply0 id_1
    , id_4#(
        .id_5(-1),
        .id_6(-1)
    ),
    output wire id_2
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
