Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 29 17:32:58 2025
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_ROM_M_timing_summary_routed.rpt -pb Sistema_ROM_M_timing_summary_routed.pb -rpx Sistema_ROM_M_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema_ROM_M
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.448ns  (logic 3.840ns (30.847%)  route 8.608ns (69.153%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    V7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  address_IBUF[2]_inst/O
                         net (fo=8, routed)           3.835     4.800    address_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.124     4.924 r  g0_b0/O
                         net (fo=4, routed)           1.007     5.931    rom_data_out[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.055 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.766     9.821    data_out_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         2.626    12.448 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.448    data_out[2]
    V8                                                                r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.089ns  (logic 4.864ns (40.232%)  route 7.226ns (59.768%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    V7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  address_IBUF[2]_inst/O
                         net (fo=8, routed)           3.835     4.800    address_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.124     4.924 r  g0_b0/O
                         net (fo=4, routed)           0.824     5.749    rom_data_out[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I3_O)        0.124     5.873 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.852     6.725    RCA_M/cout_int_1
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     6.849 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.563    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.527    12.089 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.089    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.738ns (40.813%)  route 6.871ns (59.187%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    V7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  address_IBUF[2]_inst/O
                         net (fo=8, routed)           3.835     4.800    address_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.124     4.924 r  g0_b0/O
                         net (fo=4, routed)           0.682     5.606    rom_data_out[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.355     8.085    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.525    11.609 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.609    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 4.959ns (42.979%)  route 6.578ns (57.021%))
  Logic Levels:           4  (IBUF=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    V7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  address_IBUF[2]_inst/O
                         net (fo=8, routed)           3.835     4.800    address_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.124     4.924 r  g0_b0/O
                         net (fo=4, routed)           0.824     5.749    rom_data_out[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I3_O)        0.152     5.901 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.919     7.820    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.717    11.537 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.537    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.617ns (63.885%)  route 0.914ns (36.115%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           0.410     0.645    address_IBUF[3]
    SLICE_X0Y28          LUT4 (Prop_lut4_I3_O)        0.048     0.693 r  g0_b7/O
                         net (fo=1, routed)           0.147     0.839    rom_data_out[7]
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.107     0.946 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.304    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     2.532 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.532    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.602ns (58.216%)  route 1.150ns (41.784%))
  Logic Levels:           4  (IBUF=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           0.410     0.645    address_IBUF[3]
    SLICE_X0Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.690 r  g0_b0/O
                         net (fo=4, routed)           0.293     0.983    rom_data_out[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I3_O)        0.044     1.027 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.474    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.278     2.752 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.752    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[3]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.551ns (55.573%)  route 1.240ns (44.427%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  address[3] (IN)
                         net (fo=0)                   0.000     0.000    address[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  address_IBUF[3]_inst/O
                         net (fo=2, routed)           0.410     0.645    address_IBUF[3]
    SLICE_X0Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.690 r  g0_b0/O
                         net (fo=4, routed)           0.234     0.923    rom_data_out[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     0.968 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.565    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.226     2.791 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.791    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.458ns (40.873%)  route 2.109ns (59.127%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  address_IBUF[0]_inst/O
                         net (fo=8, routed)           0.691     0.916    address_IBUF[0]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.961 r  g0_b2/O
                         net (fo=2, routed)           0.063     1.024    rom_data_out[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.069 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.355     2.423    data_out_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         1.143     3.567 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.567    data_out[2]
    V8                                                                r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





