

================================================================
== Vitis HLS Report for 'insert_checksum_512_s'
================================================================
* Date:           Tue Jul 19 06:13:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.833 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln1533 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1533]   --->   Operation 15 'specpipeline' 'specpipeline_ln1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_load = load i2 %state_V"   --->   Operation 16 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%switch_ln1543 = switch i2 %state_V_load, void %._crit_edge2.i, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1543]   --->   Operation 17 'switch' 'switch_ln1543' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_40_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_40_i' <Predicate = (state_V_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln1588 = br i1 %tmp_40_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1588]   --->   Operation 19 'br' 'br_ln1588' <Predicate = (state_V_load == 2)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'txEng_tcpPkgBuffer4_read' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer4_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'tmp_last_V_8' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln1592 = br i1 %tmp_last_V_8, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1592]   --->   Operation 22 'br' 'br_ln1592' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln1594 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1594]   --->   Operation 23 'store' 'store_ln1594' <Predicate = (state_V_load == 2 & tmp_40_i & tmp_last_V_8)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln1595 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1595]   --->   Operation 24 'br' 'br_ln1595' <Predicate = (state_V_load == 2 & tmp_40_i & tmp_last_V_8)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_285 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng_tcpChecksumFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_285' <Predicate = (state_V_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln1560 = br i1 %tmp_i_285, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 26 'br' 'br_ln1560' <Predicate = (state_V_load == 1)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_41_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_41_i' <Predicate = (state_V_load == 1 & tmp_i_285)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln1560 = br i1 %tmp_41_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1560]   --->   Operation 28 'br' 'br_ln1560' <Predicate = (state_V_load == 1 & tmp_i_285)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%checksum_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng_tcpChecksumFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'checksum_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer4_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'txEng_tcpPkgBuffer4_read_1' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i1024 %txEng_tcpPkgBuffer4_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'trunc' 'tmp_data_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer4_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitselect' 'tmp_last_V' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %checksum_V, i32 8, i32 15"   --->   Operation 33 'partselect' 'p_Result_i' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 34 'partset' 'p_Result_s' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %checksum_V"   --->   Operation 35 'trunc' 'trunc_ln674' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_213 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_s, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 36 'partset' 'p_Result_213' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_214 = partset i512 @llvm.part.set.i512.i16, i512 %tmp_data_V, i16 %p_Result_213, i32 128, i32 143"   --->   Operation 37 'partset' 'p_Result_214' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer4_read_1, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'partselect' 'tmp' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1581 = select i1 %tmp_last_V, i2 1, i2 2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 39 'select' 'select_ln1581' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln1581 = store i2 %select_ln1581, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1581]   --->   Operation 40 'store' 'store_ln1581' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln1585 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1585]   --->   Operation 41 'br' 'br_ln1585' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 42 'nbreadreq' 'tmp_i' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln1546 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1546]   --->   Operation 43 'br' 'br_ln1546' <Predicate = (state_V_load == 0)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (1.16ns)   --->   "%tmp_306 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_306' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i3 %wordCount_V"   --->   Operation 45 'load' 'wordCount_V_load' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %wordCount_V_load, i3 1"   --->   Operation 46 'add' 'add_ln691' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %add_ln691, i3 0"   --->   Operation 47 'icmp' 'icmp_ln870' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln1551 = br i1 %icmp_ln870, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1551]   --->   Operation 48 'br' 'br_ln1551' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln1554 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1554]   --->   Operation 49 'store' 'store_ln1554' <Predicate = (state_V_load == 0 & tmp_i & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln1555 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1555]   --->   Operation 50 'br' 'br_ln1555' <Predicate = (state_V_load == 0 & tmp_i & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%wordCount_V_flag_0_i = phi i1 0, void %entry, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 0, void"   --->   Operation 51 'phi' 'wordCount_V_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wordCount_V_new_0_i = phi i3 0, void %entry, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 0, void, i3 %add_ln691, void, i3 0, void"   --->   Operation 52 'phi' 'wordCount_V_new_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wordCount_V_flag_0_i, void %insert_checksum<512>.exit, void %mergeST.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln691 = store i3 %wordCount_V_new_0_i, i3 %wordCount_V"   --->   Operation 54 'store' 'store_ln691' <Predicate = (wordCount_V_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insert_checksum<512>.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (wordCount_V_flag_0_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 56 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %txEng_tcpPkgBuffer4_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = (state_V_load == 2 & tmp_40_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %p_Result_214" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'zext' 'zext_ln174' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (state_V_load == 1 & tmp_i_285 & tmp_41_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer5, i1024 %tmp_306" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (state_V_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpPkgBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpChecksumFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specinterface_ln0          (specinterface ) [ 000]
specpipeline_ln1533        (specpipeline  ) [ 000]
state_V_load               (load          ) [ 011]
switch_ln1543              (switch        ) [ 000]
tmp_40_i                   (nbreadreq     ) [ 011]
br_ln1588                  (br            ) [ 000]
txEng_tcpPkgBuffer4_read   (read          ) [ 011]
tmp_last_V_8               (bitselect     ) [ 010]
br_ln1592                  (br            ) [ 000]
store_ln1594               (store         ) [ 000]
br_ln1595                  (br            ) [ 000]
tmp_i_285                  (nbreadreq     ) [ 011]
br_ln1560                  (br            ) [ 000]
tmp_41_i                   (nbreadreq     ) [ 011]
br_ln1560                  (br            ) [ 000]
checksum_V                 (read          ) [ 000]
txEng_tcpPkgBuffer4_read_1 (read          ) [ 000]
tmp_data_V                 (trunc         ) [ 000]
tmp_last_V                 (bitselect     ) [ 000]
p_Result_i                 (partselect    ) [ 000]
p_Result_s                 (partset       ) [ 000]
trunc_ln674                (trunc         ) [ 000]
p_Result_213               (partset       ) [ 000]
p_Result_214               (partset       ) [ 011]
tmp                        (partselect    ) [ 011]
select_ln1581              (select        ) [ 000]
store_ln1581               (store         ) [ 000]
br_ln1585                  (br            ) [ 000]
tmp_i                      (nbreadreq     ) [ 011]
br_ln1546                  (br            ) [ 000]
tmp_306                    (read          ) [ 011]
wordCount_V_load           (load          ) [ 000]
add_ln691                  (add           ) [ 000]
icmp_ln870                 (icmp          ) [ 010]
br_ln1551                  (br            ) [ 000]
store_ln1554               (store         ) [ 000]
br_ln1555                  (br            ) [ 000]
wordCount_V_flag_0_i       (phi           ) [ 010]
wordCount_V_new_0_i        (phi           ) [ 000]
br_ln0                     (br            ) [ 000]
store_ln691                (store         ) [ 000]
br_ln0                     (br            ) [ 000]
write_ln174                (write         ) [ 000]
tmp_s                      (bitconcatenate) [ 000]
zext_ln174                 (zext          ) [ 000]
write_ln174                (write         ) [ 000]
write_ln174                (write         ) [ 000]
ret_ln0                    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEng_tcpPkgBuffer4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txEng_tcpPkgBuffer5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wordCount_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng_tcpChecksumFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpChecksumFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1024" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_40_i/1 tmp_41_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1024" slack="0"/>
<pin id="86" dir="0" index="1" bw="1024" slack="0"/>
<pin id="87" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer4_read/1 txEng_tcpPkgBuffer4_read_1/1 tmp_306/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_i_285_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_285/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="checksum_V_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checksum_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1024" slack="0"/>
<pin id="107" dir="0" index="2" bw="1024" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="wordCount_V_flag_0_i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCount_V_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="wordCount_V_flag_0_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="8" bw="1" slack="0"/>
<pin id="124" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="10" bw="1" slack="0"/>
<pin id="126" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="12" bw="1" slack="0"/>
<pin id="128" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="14" bw="1" slack="0"/>
<pin id="130" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="16" bw="1" slack="0"/>
<pin id="132" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="18" bw="1" slack="0"/>
<pin id="134" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="20" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCount_V_flag_0_i/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="wordCount_V_new_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="wordCount_V_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="wordCount_V_new_0_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="1" slack="0"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="1" slack="0"/>
<pin id="157" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="8" bw="1" slack="0"/>
<pin id="159" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="10" bw="1" slack="0"/>
<pin id="161" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="12" bw="1" slack="0"/>
<pin id="163" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="14" bw="1" slack="0"/>
<pin id="165" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="16" bw="3" slack="0"/>
<pin id="167" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="18" bw="1" slack="0"/>
<pin id="169" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="20" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wordCount_V_new_0_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1024" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_8/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1594/1 store_ln1554/1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1024" slack="1"/>
<pin id="196" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="txEng_tcpPkgBuffer4_read tmp_306 "/>
</bind>
</comp>

<comp id="199" class="1004" name="state_V_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1024" slack="0"/>
<pin id="205" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_Result_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="0" index="4" bw="4" slack="0"/>
<pin id="223" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln674_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_213_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="0" index="4" bw="5" slack="0"/>
<pin id="239" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_213/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_214_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="0"/>
<pin id="247" dir="0" index="1" bw="512" slack="0"/>
<pin id="248" dir="0" index="2" bw="16" slack="0"/>
<pin id="249" dir="0" index="3" bw="9" slack="0"/>
<pin id="250" dir="0" index="4" bw="9" slack="0"/>
<pin id="251" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_214/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="65" slack="0"/>
<pin id="259" dir="0" index="1" bw="1024" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="0" index="3" bw="11" slack="0"/>
<pin id="262" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln1581_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="2" slack="0"/>
<pin id="271" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1581/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln1581_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1581/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="wordCount_V_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wordCount_V_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln691_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln870_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln691_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="577" slack="0"/>
<pin id="306" dir="0" index="1" bw="65" slack="1"/>
<pin id="307" dir="0" index="2" bw="512" slack="1"/>
<pin id="308" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln174_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="577" slack="0"/>
<pin id="312" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="state_V_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="1"/>
<pin id="317" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_40_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_40_i "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_i_285_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_285 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_41_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_41_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_Result_214_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="512" slack="1"/>
<pin id="336" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_214 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="65" slack="1"/>
<pin id="341" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="114" pin=10"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="114" pin=12"/></net>

<net id="143"><net_src comp="68" pin="0"/><net_sink comp="114" pin=14"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="114" pin=16"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="114" pin=18"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="149" pin=6"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="149" pin=8"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="149" pin=10"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="149" pin=12"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="149" pin=14"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="149" pin=18"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="84" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="84" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="84" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="98" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="207" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="232"><net_src comp="98" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="217" pin="5"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="203" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="233" pin="5"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="84" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="272"><net_src comp="180" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="2"/><net_sink comp="149" pin=16"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="149" pin="20"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="304" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="318"><net_src comp="199" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="76" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="90" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="76" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="245" pin="5"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="342"><net_src comp="257" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="347"><net_src comp="76" pin="3"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {1 }
	Port: txEng_tcpPkgBuffer5 | {2 }
	Port: wordCount_V | {1 }
 - Input state : 
	Port: insert_checksum<512> : state_V | {1 }
	Port: insert_checksum<512> : txEng_tcpPkgBuffer4 | {1 }
	Port: insert_checksum<512> : wordCount_V | {1 }
	Port: insert_checksum<512> : txEng_tcpChecksumFifo | {1 }
  - Chain level:
	State 1
		switch_ln1543 : 1
		br_ln1592 : 1
		p_Result_s : 1
		p_Result_213 : 2
		p_Result_214 : 3
		select_ln1581 : 1
		store_ln1581 : 2
		add_ln691 : 1
		icmp_ln870 : 2
		br_ln1551 : 3
		wordCount_V_flag_0_i : 4
		wordCount_V_new_0_i : 4
		br_ln0 : 5
		store_ln691 : 5
	State 2
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln691_fu_285     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln870_fu_292     |    0    |    8    |
|----------|---------------------------|---------|---------|
|  select  |    select_ln1581_fu_267   |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq|    grp_nbreadreq_fu_76    |    0    |    0    |
|          | tmp_i_285_nbreadreq_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |       grp_read_fu_84      |    0    |    0    |
|          |   checksum_V_read_fu_98   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_104     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         grp_fu_180        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     tmp_data_V_fu_203     |    0    |    0    |
|          |     trunc_ln674_fu_229    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|     p_Result_i_fu_207     |    0    |    0    |
|          |         tmp_fu_257        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_Result_s_fu_217     |    0    |    0    |
|  partset |    p_Result_213_fu_233    |    0    |    0    |
|          |    p_Result_214_fu_245    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_304       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln174_fu_310     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    20   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    p_Result_214_reg_334    |   512  |
|           reg_194          |  1024  |
|    state_V_load_reg_315    |    2   |
|      tmp_40_i_reg_319      |    1   |
|      tmp_41_i_reg_330      |    1   |
|      tmp_i_285_reg_326     |    1   |
|        tmp_i_reg_344       |    1   |
|         tmp_reg_339        |   65   |
|wordCount_V_flag_0_i_reg_111|    1   |
| wordCount_V_new_0_i_reg_146|    3   |
+----------------------------+--------+
|            Total           |  1611  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  | 1024 |  2048  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2048  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1611  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1611  |   29   |
+-----------+--------+--------+--------+
