###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:41 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.219
  Arrival Time                  1.234
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                     |       |               |            |       |  Time   |   Time   | 
     |---------------------+-------+---------------+------------+-------+---------+----------| 
     | In[0]               |   v   | In[0]         |            |       |   0.000 |   -0.015 | 
     | FE_PHC2_In_0_/A     |   v   | In[0]         | DLY1_5VX1  | 0.001 |   0.001 |   -0.014 | 
     | FE_PHC2_In_0_/Q     |   v   | FE_PHN2_In_0_ | DLY1_5VX1  | 1.233 |   1.234 |    1.219 | 
     | Delay_out1_reg[0]/D |   v   | FE_PHN2_In_0_ | DFRRQ_5VX1 | 0.000 |   1.234 |    1.219 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.015 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.015 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.482 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.486 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.015 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.018 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[1]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.213
  Arrival Time                  1.290
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                     |       |               |            |       |  Time   |   Time   | 
     |---------------------+-------+---------------+------------+-------+---------+----------| 
     | In[1]               |   v   | In[1]         |            |       |   0.000 |   -0.077 | 
     | FE_PHC1_In_1_/A     |   v   | In[1]         | DLY1_5VX1  | 0.001 |   0.001 |   -0.076 | 
     | FE_PHC1_In_1_/Q     |   v   | FE_PHN1_In_1_ | DLY1_5VX1  | 1.289 |   1.290 |    1.213 | 
     | Delay_out1_reg[1]/D |   v   | FE_PHN1_In_1_ | DFRRQ_5VX1 | 0.000 |   1.290 |    1.213 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.077 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.078 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.545 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.549 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.078 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.082 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.244
  Arrival Time                  1.360
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   v   | In[0]                          |            |       |   0.000 |   -0.116 | 
     | csa_tree_add_110_31_groupi/g7556/A |   v   | In[0]                          | IN_5VX1    | 0.002 |   0.002 |   -0.114 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   ^   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.389 |   0.391 |    0.275 | 
     | csa_tree_add_110_31_groupi/g506/B  |   ^   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.001 |   0.392 |    0.276 | 
     | csa_tree_add_110_31_groupi/g506/S  |   ^   | Sum1_add_cast[0]               | HA_5VX1    | 0.422 |   0.814 |    0.698 | 
     | add_123_40/g537/B                  |   ^   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   0.814 |    0.698 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    | 0.546 |   1.360 |    1.244 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   1.360 |    1.244 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.116 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.117 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.584 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.588 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.125 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.131 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.253
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.180 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.180 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.067 | 
     | Delay2_reg_reg[0][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.006 |   1.253 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.181 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.648 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.652 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.181 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.254
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.181 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.181 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.066 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.007 |   1.254 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.182 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.649 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.653 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.182 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.188 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.258
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.185 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.185 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.062 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.010 |   1.258 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.185 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.186 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.653 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.657 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.186 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.191 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.271
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.190 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.190 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.058 | 
     | Delay2_reg_reg[0][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.023 |   1.271 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.658 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.661 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.199 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.204 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.271
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.190 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.190 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.058 | 
     | Delay2_reg_reg[1][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.023 |   1.271 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.658 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.661 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.199 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.204 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.263
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.191 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.191 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.057 | 
     | Delay2_reg_reg[0][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.263 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.191 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.658 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.662 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.191 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.197 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.275
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.194 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.194 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.054 | 
     | Delay2_reg_reg[0][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.275 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.194 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.195 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.662 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.665 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.203 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.208 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.276
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.194 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.194 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.053 | 
     | Delay2_reg_reg[0][1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.276 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.194 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.195 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.662 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.666 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.204 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.209 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.268
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.195 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.195 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.052 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.020 |   1.268 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.195 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.196 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.663 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.667 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.196 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.201 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.277
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.195 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.195 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.052 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.277 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.195 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.196 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.663 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.667 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.205 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.210 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.277
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.195 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.195 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.052 | 
     | Delay2_reg_reg[1][3]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.277 |    1.081 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.195 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.196 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.663 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.667 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.205 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.015 |    1.210 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.269
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.196 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.196 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.051 | 
     | Delay2_reg_reg[0][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.269 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.196 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.197 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.664 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.668 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.197 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.202 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.270
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.197 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.197 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.050 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.023 |   1.270 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.197 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.198 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.665 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.669 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.198 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.203 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.271
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.048 | 
     | Delay2_reg_reg[0][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.024 |   1.271 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.671 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.200 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.204 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.271
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.048 | 
     | Delay2_reg_reg[1][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.024 |   1.271 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.671 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.200 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.205 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.273
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.048 | 
     | Delay2_reg_reg[0][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.026 |   1.273 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.671 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.200 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.206 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.273
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.048 | 
     | Delay2_reg_reg[1][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.026 |   1.273 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.671 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.200 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.007 |    1.206 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.073
  Arrival Time                  1.273
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.048 | 
     | Delay2_reg_reg[0][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.025 |   1.273 |    1.073 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.672 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.201 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.206 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.282
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.200 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.200 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.047 | 
     | Delay1_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.035 |   1.282 |    1.082 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.200 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.201 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.668 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.673 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.209 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.215 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.283
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.202 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.202 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.046 | 
     | Delay_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.036 |   1.283 |    1.082 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.202 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.203 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.670 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.674 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.211 | 
     | Delay_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.217 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.284
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.202 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.202 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.046 | 
     | Delay1_out1_reg[20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.036 |   1.284 |    1.082 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.202 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.203 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.670 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.674 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.211 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.217 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.273
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.202 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.202 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.045 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.026 |   1.273 |    1.071 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.202 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.203 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.670 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.674 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.203 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.207 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.273
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   -0.202 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.202 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.045 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.026 |   1.273 |    1.071 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.203 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.203 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.670 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.674 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.001 |    1.203 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.207 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.285
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.203 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.203 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.045 | 
     | Delay1_out1_reg[19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.037 |   1.285 |    1.082 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.203 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.204 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.671 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.675 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.212 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.218 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.285
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.203 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.203 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.044 | 
     | Delay_out1_reg[20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.037 |   1.285 |    1.082 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.203 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.204 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.671 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.675 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.212 | 
     | Delay_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.218 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.082
  Arrival Time                  1.285
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.203 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.203 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.044 | 
     | Delay_out1_reg[19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.037 |   1.285 |    1.082 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.203 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.204 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.671 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.675 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.212 | 
     | Delay_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.015 |    1.218 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.285
  Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.204 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.204 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.043 | 
     | Delay_out1_reg[15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.038 |   1.285 |    1.081 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.204 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.205 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.672 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.677 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.213 | 
     | Delay_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.218 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.275
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.205 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.205 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.043 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.275 |    1.071 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.205 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.205 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.672 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.676 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.205 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.209 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.285
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.205 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.205 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.043 | 
     | Delay1_out1_reg[16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.038 |   1.285 |    1.081 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.205 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.206 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.673 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.677 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.214 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.219 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.081
  Arrival Time                  1.286
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   -0.205 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.205 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.043 | 
     | Delay_out1_reg[17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.038 |   1.286 |    1.081 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.205 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.206 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.673 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.677 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.214 | 
     | Delay_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.219 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.080
  Arrival Time                  1.286
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   -0.205 | 
     | g62/A                  |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.205 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.042 | 
     | Delay1_out1_reg[17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.038 |   1.286 |    1.080 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.205 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.206 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.673 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.677 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.009 |    1.214 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.219 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.070
  Arrival Time                  1.276
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.205 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.205 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.042 | 
     | Delay2_reg_reg[0][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.276 |    1.070 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.205 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.206 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.673 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.677 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.206 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.004 |    1.209 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.278
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   -0.207 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.207 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.040 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.030 |   1.278 |    1.071 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.207 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.208 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.675 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.679 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.208 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.211 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.278
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.040 | 
     | Delay2_reg_reg[1][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.031 |   1.278 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.679 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.208 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.067
  Arrival Time                  1.275
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.040 | 
     | Delay2_reg_reg[1][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.027 |   1.275 |    1.067 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.681 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.206 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.208 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.279
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[0][13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.031 |   1.279 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.679 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.208 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.070
  Arrival Time                  1.278
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[0][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.031 |   1.278 |    1.070 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.280
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][10]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.280 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.279
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[0][12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.279 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.067
  Arrival Time                  1.275
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.275 |    1.067 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.681 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.207 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.209 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.279
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.279 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.280
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.208 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.208 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.280 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.208 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.280
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.209 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.209 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[0][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.280 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.209 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.213 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.071
  Arrival Time                  1.279
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.209 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.209 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.032 |   1.279 |    1.071 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.209 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.070
  Arrival Time                  1.279
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   -0.209 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.209 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.039 | 
     | Delay2_reg_reg[1][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.031 |   1.279 |    1.070 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.209 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.209 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.676 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.680 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.209 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.067
  Arrival Time                  1.276
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.209 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.209 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.038 | 
     | Delay2_reg_reg[1][2]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.028 |   1.276 |    1.067 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.209 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.210 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.677 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.682 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.208 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.209 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.067
  Arrival Time                  1.276
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   -0.209 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |   -0.209 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.247 |   1.247 |    1.038 | 
     | Delay2_reg_reg[0][2]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.029 |   1.276 |    1.067 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.209 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.210 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.468 |    0.677 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.473 |    0.683 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.999 |    1.208 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.210 | 
     +---------------------------------------------------------------------------------------+ 

