/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  reg [4:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [25:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [17:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_10z | celloutsig_0_19z);
  assign celloutsig_0_39z = ~(celloutsig_0_28z | celloutsig_0_3z[4]);
  assign celloutsig_0_28z = ~(celloutsig_0_11z | celloutsig_0_25z);
  assign celloutsig_1_2z = ~((in_data[191] | in_data[167]) & in_data[144]);
  assign celloutsig_1_4z = ~((in_data[172] | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[2] | celloutsig_0_0z) & in_data[50]);
  assign celloutsig_0_17z = ~((_00_ | celloutsig_0_6z) & celloutsig_0_10z);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_17z) & celloutsig_0_18z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_1_19z = in_data[179] | ~(celloutsig_1_7z[4]);
  assign celloutsig_0_35z = ~(_01_ ^ celloutsig_0_22z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z ^ celloutsig_0_4z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  reg [6:0] _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 7'h00;
    else _20_ <= { celloutsig_0_3z[8:3], celloutsig_0_5z };
  assign { _04_[6:5], _00_, _04_[3], _01_, _04_[1:0] } = _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_27z[8:2], celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_25z = { _03_, _03_, celloutsig_0_10z, celloutsig_0_17z } >= in_data[64:53];
  assign celloutsig_0_43z = celloutsig_0_29z[7:3] <= { celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_2z[15:12] <= { celloutsig_0_41z[2:0], celloutsig_0_6z };
  assign celloutsig_0_10z = _03_[4:2] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[43:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[87:81], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_3z[8:0], celloutsig_0_3z, celloutsig_0_0z } <= { celloutsig_0_2z[11:0], _04_[6:5], _00_, _04_[3], _01_, _04_[1:0], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_8z = { celloutsig_1_7z[5:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } && { in_data[124:119], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_5z } || celloutsig_0_2z[17:11];
  assign celloutsig_0_38z = { in_data[39:32], celloutsig_0_36z, celloutsig_0_10z } < { celloutsig_0_33z[4:0], celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_59z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_0z } < { celloutsig_0_48z[2], celloutsig_0_38z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_35z };
  assign celloutsig_0_19z = celloutsig_0_15z[8:4] < { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_24z = { _00_, _04_[3], _01_, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, _04_[6:5], _00_, _04_[3], _01_, _04_[1:0], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_17z } < { celloutsig_0_2z[24:7], celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_12z[4] & ~(celloutsig_0_20z);
  assign celloutsig_1_0z = in_data[119] & ~(in_data[185]);
  assign celloutsig_0_33z = celloutsig_0_12z[4] ? { _03_[3], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_19z } : { celloutsig_0_29z[7:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_37z = celloutsig_0_20z ? { in_data[42], _04_[6:5], _00_, _04_[3], _01_, _04_[1:0] } : { _03_[4], celloutsig_0_0z, celloutsig_0_9z, 1'h0, celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_22z };
  assign celloutsig_0_41z = celloutsig_0_20z ? celloutsig_0_15z[11:6] : in_data[62:57];
  assign { celloutsig_0_48z[3:2], celloutsig_0_48z[0] } = celloutsig_0_42z[12] ? { _03_[0], celloutsig_0_31z, celloutsig_0_38z } : { celloutsig_0_46z, celloutsig_0_36z, celloutsig_0_5z };
  assign celloutsig_0_57z = celloutsig_0_23z ? celloutsig_0_29z[5:1] : { _02_[2], celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_1_7z = in_data[122] ? { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } : in_data[155:149];
  assign celloutsig_1_18z = celloutsig_1_17z ? { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z } : { celloutsig_1_9z[8:4], celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_4z ? { in_data[84], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z } : { celloutsig_0_2z[9:6], 1'h0, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z ? { celloutsig_0_2z[11:2], 1'h1 } : in_data[94:84];
  assign celloutsig_0_36z = { in_data[48:43], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_35z } != { celloutsig_0_15z[10:3], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[20:15], celloutsig_0_0z } != celloutsig_0_2z[7:1];
  assign celloutsig_1_1z = in_data[175:173] != { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_15z[13:5] != { in_data[89:83], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_42z = - { celloutsig_0_3z[7:2], celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_20z };
  assign celloutsig_0_53z = - { celloutsig_0_2z[25:9], celloutsig_0_20z };
  assign celloutsig_0_56z = - celloutsig_0_37z[3:0];
  assign celloutsig_0_7z = - { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_88z = - { celloutsig_0_48z[3:2], celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[25:21] !== in_data[93:89];
  assign celloutsig_0_2z = ~ in_data[74:49];
  assign celloutsig_0_26z = ~ { _03_[1], celloutsig_0_7z };
  assign celloutsig_0_49z = & celloutsig_0_33z[8:1];
  assign celloutsig_1_17z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_16z = & { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_0_89z = ~^ { celloutsig_0_63z[11:9], celloutsig_0_5z, celloutsig_0_59z, celloutsig_0_51z };
  assign celloutsig_0_51z = ^ { celloutsig_0_26z[2], celloutsig_0_49z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_21z = ^ { celloutsig_0_3z[4:3], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_63z = { celloutsig_0_12z[4:2], celloutsig_0_46z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_56z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_59z } <<< { celloutsig_0_53z[7:2], celloutsig_0_57z, celloutsig_0_39z, celloutsig_0_19z };
  assign celloutsig_0_15z = { celloutsig_0_2z[22:7], celloutsig_0_5z } <<< { _04_[5], _00_, _04_[3], _01_, _04_[1:0], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_15z[15:14], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_15z } <<< { in_data[58:46], celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_29z = { celloutsig_0_7z[2], celloutsig_0_28z, celloutsig_0_0z, _03_ } <<< { celloutsig_0_9z, _04_[6:5], _00_, _04_[3], _01_, _04_[1:0] };
  assign celloutsig_1_9z = { in_data[174:162], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >>> in_data[189:174];
  assign celloutsig_0_32z = ~((_02_[2] & celloutsig_0_20z) | (celloutsig_0_25z & celloutsig_0_2z[13]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_3z[4]) | (celloutsig_0_3z[3] & celloutsig_0_1z));
  assign { _04_[4], _04_[2] } = { _00_, _01_ };
  assign celloutsig_0_48z[1] = celloutsig_0_38z;
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
