# Reading B:/Program Files/modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile {D:/term 7/Archi Lab/help/ARM.v} 
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Adder.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ALU
# ** Warning: D:/term 7/Archi Lab/help/ALU.v(7): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ALU
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ARM.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ARM
# 
# Top level modules:
# 	ARM
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ConditionCheck.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ControlUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ControlUnit
# ** Error: D:/term 7/Archi Lab/help/ControlUnit.v(65): (vlog-2730) Undefined variable: 'mem_read'.
# 
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Data_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage
# 
# Top level modules:
# 	EXE_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage_Reg
# 
# Top level modules:
# 	EXE_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/HazardDetectionUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module HazardDetectionUnit
# 
# Top level modules:
# 	HazardDetectionUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage
# 
# Top level modules:
# 	ID_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage_Reg
# 
# Top level modules:
# 	ID_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage
# 
# Top level modules:
# 	IF_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage_Reg
# 
# Top level modules:
# 	IF_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Instruction_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/MEM_reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module MEM_reg
# 
# Top level modules:
# 	MEM_reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Mux.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/PC_Handler.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module PC_Handler
# 
# Top level modules:
# 	PC_Handler
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/RegisterFile.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Shifter.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/StatusRegister.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module StatusRegister
# 
# Top level modules:
# 	StatusRegister
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/TB.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TB
# 
# Top level modules:
# 	TB
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/WB_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module WB_Stage
# 
# Top level modules:
# 	WB_Stage
vsim -gui work.TB
# vsim -gui work.TB 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(52): Port 'mem_read_w' not found in module (5th connection).
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(52): Port 'mem_write_w' not found in module (6th connection).
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(52): Port 'enable_wb' not found in module (7th connection).
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(52): Port 'Rn_valid' not found in module (10th connection).
# Optimization failed
# Error loading design
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Adder.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ALU
# ** Warning: D:/term 7/Archi Lab/help/ALU.v(7): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ALU
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ARM.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ARM
# 
# Top level modules:
# 	ARM
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ConditionCheck.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ControlUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ControlUnit
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ControlUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Data_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage
# 
# Top level modules:
# 	EXE_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage_Reg
# 
# Top level modules:
# 	EXE_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/HazardDetectionUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module HazardDetectionUnit
# 
# Top level modules:
# 	HazardDetectionUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage
# 
# Top level modules:
# 	ID_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage_Reg
# 
# Top level modules:
# 	ID_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage
# 
# Top level modules:
# 	IF_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage_Reg
# 
# Top level modules:
# 	IF_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Instruction_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/MEM_reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module MEM_reg
# 
# Top level modules:
# 	MEM_reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Mux.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/PC_Handler.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module PC_Handler
# 
# Top level modules:
# 	PC_Handler
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/RegisterFile.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Shifter.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/StatusRegister.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module StatusRegister
# 
# Top level modules:
# 	StatusRegister
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/TB.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TB
# 
# Top level modules:
# 	TB
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/WB_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module WB_Stage
# 
# Top level modules:
# 	WB_Stage
vsim -gui work.TB
# vsim -gui work.TB 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.TB(fast)
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Adder.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ALU
# ** Warning: D:/term 7/Archi Lab/help/ALU.v(7): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ALU
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ARM.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ARM
# 
# Top level modules:
# 	ARM
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ConditionCheck.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ControlUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ControlUnit
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ControlUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Data_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage
# 
# Top level modules:
# 	EXE_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage_Reg
# 
# Top level modules:
# 	EXE_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/HazardDetectionUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module HazardDetectionUnit
# 
# Top level modules:
# 	HazardDetectionUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage
# 
# Top level modules:
# 	ID_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage_Reg
# 
# Top level modules:
# 	ID_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage
# 
# Top level modules:
# 	IF_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage_Reg
# 
# Top level modules:
# 	IF_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Instruction_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/MEM_reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module MEM_reg
# 
# Top level modules:
# 	MEM_reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Mux.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/PC_Handler.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module PC_Handler
# 
# Top level modules:
# 	PC_Handler
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/RegisterFile.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Shifter.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/StatusRegister.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module StatusRegister
# 
# Top level modules:
# 	StatusRegister
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/TB.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TB
# 
# Top level modules:
# 	TB
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/WB_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module WB_Stage
# 
# Top level modules:
# 	WB_Stage
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.TB(fast)
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /TB/cut/if_stage/instruction_memory
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(17)
#    Time: 10 ns  Iteration: 1  Instance: /TB/cut/if_stage
run -all
quit -sim
vsim -gui -novopt work.TB
# vsim -gui -novopt work.TB 
# Refreshing D:/term 7/Archi Lab/help/work.TB
# Loading work.TB
# Refreshing D:/term 7/Archi Lab/help/work.ARM
# Loading work.ARM
# Refreshing D:/term 7/Archi Lab/help/work.IF_Stage
# Loading work.IF_Stage
# Refreshing D:/term 7/Archi Lab/help/work.Instruction_Memory
# Loading work.Instruction_Memory
# Refreshing D:/term 7/Archi Lab/help/work.PC_Handler
# Loading work.PC_Handler
# Refreshing D:/term 7/Archi Lab/help/work.Adder
# Loading work.Adder
# Refreshing D:/term 7/Archi Lab/help/work.IF_Stage_Reg
# Loading work.IF_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.ID_Stage
# Loading work.ID_Stage
# Refreshing D:/term 7/Archi Lab/help/work.RegisterFile
# Loading work.RegisterFile
# Refreshing D:/term 7/Archi Lab/help/work.ControlUnit
# Loading work.ControlUnit
# Refreshing D:/term 7/Archi Lab/help/work.ConditionCheck
# Loading work.ConditionCheck
# Refreshing D:/term 7/Archi Lab/help/work.Mux
# Loading work.Mux
# Refreshing D:/term 7/Archi Lab/help/work.ID_Stage_Reg
# Loading work.ID_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.EXE_Stage
# Loading work.EXE_Stage
# Refreshing D:/term 7/Archi Lab/help/work.ALU
# Loading work.ALU
# Refreshing D:/term 7/Archi Lab/help/work.Shifter
# Loading work.Shifter
# Refreshing D:/term 7/Archi Lab/help/work.EXE_Stage_Reg
# Loading work.EXE_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.Memory
# Loading work.Memory
# Refreshing D:/term 7/Archi Lab/help/work.Data_Memory
# Loading work.Data_Memory
# Refreshing D:/term 7/Archi Lab/help/work.MEM_reg
# Loading work.MEM_reg
# Refreshing D:/term 7/Archi Lab/help/work.WB_Stage
# Loading work.WB_Stage
# Refreshing D:/term 7/Archi Lab/help/work.HazardDetectionUnit
# Loading work.HazardDetectionUnit
# Refreshing D:/term 7/Archi Lab/help/work.StatusRegister
# Loading work.StatusRegister
add wave -position insertpoint sim:/TB/*
add wave -position end  sim:/TB/cut/id_stage/register_file/registers
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /TB/cut/memory/data_memory
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(17)
#    Time: 10 ns  Iteration: 1  Instance: /TB/cut/memory/data_memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Adder.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ALU
# ** Warning: D:/term 7/Archi Lab/help/ALU.v(7): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ALU
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ARM.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ARM
# 
# Top level modules:
# 	ARM
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ConditionCheck.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ControlUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ControlUnit
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: D:/term 7/Archi Lab/help/ControlUnit.v(120): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	ControlUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Data_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage
# 
# Top level modules:
# 	EXE_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/EXE_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module EXE_Stage_Reg
# 
# Top level modules:
# 	EXE_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/HazardDetectionUnit.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module HazardDetectionUnit
# 
# Top level modules:
# 	HazardDetectionUnit
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(57): (vlog-2730) Undefined variable: 'aInstruction'.
# 
# ** Error: D:/term 7/Archi Lab/help/ID_Stage.v(57): near "[": syntax error, unexpected '[', expecting ')'
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/ID_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module ID_Stage_Reg
# 
# Top level modules:
# 	ID_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage
# 
# Top level modules:
# 	IF_Stage
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/IF_Stage_Reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module IF_Stage_Reg
# 
# Top level modules:
# 	IF_Stage_Reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Instruction_Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/MEM_reg.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module MEM_reg
# 
# Top level modules:
# 	MEM_reg
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Memory.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Mux.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/PC_Handler.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module PC_Handler
# 
# Top level modules:
# 	PC_Handler
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/RegisterFile.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/Shifter.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/StatusRegister.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module StatusRegister
# 
# Top level modules:
# 	StatusRegister
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/TB.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TB
# 
# Top level modules:
# 	TB
vlog -reportprogress 300 -work work {D:/term 7/Archi Lab/help/WB_Stage.v}
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module WB_Stage
# 
# Top level modules:
# 	WB_Stage
restart -f
# Refreshing D:/term 7/Archi Lab/help/work.TB
# Loading work.TB
# Refreshing D:/term 7/Archi Lab/help/work.ARM
# Loading work.ARM
# Refreshing D:/term 7/Archi Lab/help/work.IF_Stage
# Loading work.IF_Stage
# Refreshing D:/term 7/Archi Lab/help/work.Instruction_Memory
# Loading work.Instruction_Memory
# Refreshing D:/term 7/Archi Lab/help/work.PC_Handler
# Loading work.PC_Handler
# Refreshing D:/term 7/Archi Lab/help/work.Adder
# Loading work.Adder
# Refreshing D:/term 7/Archi Lab/help/work.IF_Stage_Reg
# Loading work.IF_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.RegisterFile
# Loading work.RegisterFile
# Refreshing D:/term 7/Archi Lab/help/work.ControlUnit
# Loading work.ControlUnit
# Refreshing D:/term 7/Archi Lab/help/work.ConditionCheck
# Loading work.ConditionCheck
# Refreshing D:/term 7/Archi Lab/help/work.Mux
# Loading work.Mux
# Refreshing D:/term 7/Archi Lab/help/work.ID_Stage_Reg
# Loading work.ID_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.EXE_Stage
# Loading work.EXE_Stage
# Refreshing D:/term 7/Archi Lab/help/work.ALU
# Loading work.ALU
# Refreshing D:/term 7/Archi Lab/help/work.Shifter
# Loading work.Shifter
# Refreshing D:/term 7/Archi Lab/help/work.EXE_Stage_Reg
# Loading work.EXE_Stage_Reg
# Refreshing D:/term 7/Archi Lab/help/work.Memory
# Loading work.Memory
# Refreshing D:/term 7/Archi Lab/help/work.Data_Memory
# Loading work.Data_Memory
# Refreshing D:/term 7/Archi Lab/help/work.MEM_reg
# Loading work.MEM_reg
# Refreshing D:/term 7/Archi Lab/help/work.WB_Stage
# Loading work.WB_Stage
# Refreshing D:/term 7/Archi Lab/help/work.HazardDetectionUnit
# Loading work.HazardDetectionUnit
# Refreshing D:/term 7/Archi Lab/help/work.StatusRegister
# Loading work.StatusRegister
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /TB/cut/memory/data_memory
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "memory_file.data". (Current address [64], address range [0:63])    : D:/term 7/Archi Lab/help/Data_Memory.v(17)
#    Time: 10 ns  Iteration: 1  Instance: /TB/cut/memory/data_memory
