<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///D:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>top.rpt</ascFile><devFile>D:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-27-2020" design="top" device="XC9572XL" eqnType="1" pkg="CS48" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time=" 11:03PM" version="1.0"/><inputs id="Addr4_SPECSIG" userloc="B7"/><inputs id="WR_N" userloc="E2"/><inputs id="Addr3_SPECSIG" userloc="A7"/><inputs id="MREQ_N" userloc="E1"/><inputs id="RD_N" userloc="F1"/><inputs id="Addr0_SPECSIG" userloc="A3"/><inputs id="Addr1_SPECSIG" userloc="A4"/><inputs id="Addr2_SPECSIG" userloc="A6"/><pin id="FB1_MC2_PIND7" pinnum="D7"/><pin id="FB1_MC3_PIND4" pinnum="D4"/><pin id="FB1_MC5_PIND6" pinnum="D6"/><pin id="FB1_MC6_PINC7" pinnum="C7" signal="led1" use="O"/><pin id="FB1_MC8_PINC6" pinnum="C6"/><pin id="FB1_MC9_PINB7" pinnum="B7" signal="Addr4_SPECSIG" use="I"/><pin id="FB1_MC11_PINB6" pinnum="B6"/><pin id="FB1_MC14_PINA7" pinnum="A7" signal="Addr3_SPECSIG" use="I"/><pin id="FB1_MC15_PINA6" pinnum="A6" signal="Addr2_SPECSIG" use="I"/><pin id="FB1_MC17_PINC5" pinnum="C5"/><pin id="FB2_MC2_PINF4" pinnum="F4" signal="RAM_OE_N" use="O"/><pin id="FB2_MC5_PING5" pinnum="G5" signal="RAM_CS_N" use="O"/><pin id="FB2_MC6_PINF5" pinnum="F5"/><pin id="FB2_MC8_PING6" pinnum="G6"/><pin id="FB2_MC9_PING7" pinnum="G7" signal="RAM_WE_N" use="O"/><pin id="FB2_MC11_PINF6" pinnum="F6"/><pin id="FB2_MC14_PINE6" pinnum="E6"/><pin id="FB2_MC15_PINE7" pinnum="E7" signal="led2" use="O"/><pin id="FB2_MC17_PINE5" pinnum="E5"/><pin id="FB3_MC2_PINB5" pinnum="B5"/><pin id="FB3_MC3_PINC4" pinnum="C4"/><pin id="FB3_MC5_PINA4" pinnum="A4" signal="Addr1_SPECSIG" use="I"/><pin id="FB3_MC8_PINB4" pinnum="B4"/><pin id="FB3_MC9_PINA3" pinnum="A3" signal="Addr0_SPECSIG" use="I"/><pin id="FB3_MC10_PIND3" pinnum="D3"/><pin id="FB3_MC11_PINB2" pinnum="B2"/><pin id="FB3_MC14_PINB1" pinnum="B1"/><pin id="FB3_MC15_PINC2" pinnum="C2"/><pin id="FB3_MC16_PIND2" pinnum="D2"/><pin id="FB3_MC17_PINC3" pinnum="C3"/><pin id="FB4_MC2_PINE1" pinnum="E1" signal="MREQ_N" use="I"/><pin id="FB4_MC5_PINE2" pinnum="E2" signal="WR_N" use="I"/><pin id="FB4_MC6_PINE4" pinnum="E4"/><pin id="FB4_MC8_PINF1" pinnum="F1" signal="RD_N" use="I"/><pin id="FB4_MC11_PING1" pinnum="G1"/><pin id="FB4_MC14_PINF2" pinnum="F2"/><pin id="FB4_MC15_PINE3" pinnum="E3"/><pin id="FB4_MC17_PING4" pinnum="G4"/><fblock id="FB1" inputUse="8" pinUse="4"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIND7"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIND4"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIND6"/><macrocell id="FB1_MC6" pin="FB1_MC6_PINC7" sigUse="8" signal="led1"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PINC6"/><macrocell id="FB1_MC9" pin="FB1_MC9_PINB7"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PINB6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PINA7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PINA6"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PINC5"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="Addr0_SPECSIG"/><fbinput id="FB1_I2" signal="Addr1_SPECSIG"/><fbinput id="FB1_I3" signal="Addr2_SPECSIG"/><fbinput id="FB1_I4" signal="Addr3_SPECSIG"/><fbinput id="FB1_I5" signal="Addr4_SPECSIG"/><fbinput id="FB1_I6" signal="MREQ_N"/><fbinput id="FB1_I7" signal="RD_N"/><fbinput id="FB1_I8" signal="WR_N"/><pterm id="FB1_6_1"><signal id="Addr4_SPECSIG"/><signal id="WR_N"/><signal id="Addr3_SPECSIG"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB1_6_2"><signal id="Addr4_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="Addr3_SPECSIG"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB1_6_4"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><equation id="led1" userloc="C7"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/><eq_pterm ptindx="FB1_6_4"/></d2></equation></fblock><fblock id="FB2" inputUse="8" pinUse="4"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PINF4" sigUse="8" signal="RAM_OE_N"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PING5" sigUse="8" signal="RAM_CS_N"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3" pt4="FB2_5_4"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PINF5"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PING6"/><macrocell id="FB2_MC9" pin="FB2_MC9_PING7" sigUse="8" signal="RAM_WE_N"><pterms pt1="FB2_9_1" pt2="FB2_9_2"/></macrocell><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PINF6"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PINE6"/><macrocell id="FB2_MC15" pin="FB2_MC15_PINE7" sigUse="8" signal="led2"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PINE5"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="Addr0_SPECSIG"/><fbinput id="FB2_I2" signal="Addr1_SPECSIG"/><fbinput id="FB2_I3" signal="Addr2_SPECSIG"/><fbinput id="FB2_I4" signal="Addr3_SPECSIG"/><fbinput id="FB2_I5" signal="Addr4_SPECSIG"/><fbinput id="FB2_I6" signal="MREQ_N"/><fbinput id="FB2_I7" signal="RD_N"/><fbinput id="FB2_I8" signal="WR_N"/><pterm id="FB2_2_1"><signal id="Addr4_SPECSIG"/><signal id="WR_N"/><signal id="Addr3_SPECSIG"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_2_2"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="Addr4_SPECSIG"/><signal id="WR_N"/><signal id="Addr3_SPECSIG"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="Addr4_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="Addr3_SPECSIG"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_5_3"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N"/><signal id="RD_N" negated="ON"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_5_4"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_9_1"><signal id="Addr4_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="Addr3_SPECSIG"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_9_2"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="Addr4_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="Addr3_SPECSIG"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><pterm id="FB2_15_2"><signal id="Addr4_SPECSIG"/><signal id="Addr2_SPECSIG"/><signal id="Addr1_SPECSIG"/><signal id="Addr0_SPECSIG"/><signal id="WR_N" negated="ON"/><signal id="RD_N"/><signal id="MREQ_N" negated="ON"/></pterm><equation id="RAM_OE_N" negated="ON" userloc="F4"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/></d2></equation><equation id="RAM_CS_N" negated="ON" userloc="G5"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/><eq_pterm ptindx="FB2_5_3"/><eq_pterm ptindx="FB2_5_4"/></d2></equation><equation id="RAM_WE_N" negated="ON" userloc="G7"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/></d2></equation><equation id="led2" userloc="E7"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/></d2></equation></fblock><fblock id="FB3" inputUse="0" pinUse="2"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PINB5"/><macrocell id="FB3_MC3" pin="FB3_MC3_PINC4"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PINA4"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PINB4"/><macrocell id="FB3_MC9" pin="FB3_MC9_PINA3"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIND3"/><macrocell id="FB3_MC11" pin="FB3_MC11_PINB2"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PINB1"/><macrocell id="FB3_MC15" pin="FB3_MC15_PINC2"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIND2"/><macrocell id="FB3_MC17" pin="FB3_MC17_PINC3"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="0" pinUse="3"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PINE1"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PINE2"/><macrocell id="FB4_MC6" pin="FB4_MC6_PINE4"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PINF1"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PING1"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PINF2"/><macrocell id="FB4_MC15" pin="FB4_MC15_PINE3"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PING4"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'Addr&lt;3&gt;' based upon the LOC   constraint 'A7'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'Addr&lt;4&gt;' based upon the LOC   constraint 'B7'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_4_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_3_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-CS48" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Addr4_SPECSIG" value="Addr&lt;4&gt;"/><specSig signal="Addr3_SPECSIG" value="Addr&lt;3&gt;"/><specSig signal="Addr0_SPECSIG" value="Addr&lt;0&gt;"/><specSig signal="Addr1_SPECSIG" value="Addr&lt;1&gt;"/><specSig signal="Addr2_SPECSIG" value="Addr&lt;2&gt;"/></document>
