{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736006467225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736006467225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 21:31:07 2025 " "Processing started: Sat Jan 04 21:31:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736006467225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1736006467225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp -c fp --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp -c fp --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1736006467241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1736006467541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1736006467541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floating_point_adder.sv(16) " "Verilog HDL information at floating_point_adder.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/floating_point_adder.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1736006475637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file floating_point_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_adder " "Found entity 1: floating_point_adder" {  } { { "floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/floating_point_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736006475650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736006475650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_floating_point_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_floating_point_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_floating_point_adder " "Found entity 1: tb_floating_point_adder" {  } { { "tb_floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/tb_floating_point_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736006475650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736006475650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floating_point_adder " "Elaborating entity \"floating_point_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1736006475682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floating_point_adder.sv(54) " "Verilog HDL assignment warning at floating_point_adder.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/floating_point_adder.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736006475701 "|floating_point_adder"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fp.map.smsg " "Generated suppressed messages file C:/SJ/Sem 7/EN3021_Digital System Design/fp/fp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1736006475822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736006475838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 21:31:15 2025 " "Processing ended: Sat Jan 04 21:31:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736006475838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736006475838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736006475838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1736006475838 ""}
