// SPDX-License-Identifier: GPL-2.0+
/*
 * dts file for Xilinx ZynqMP
 *
 * (C) Copyright 2014-2022 Xilinx, Inc.
 * (C) Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 * Michal Simek <michal.simek@amd.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */
#include "include/dt-bindings/dma/xlnx-zynqmp-dpdma.h"
#include "include/dt-bindings/gpio/gpio.h"
#include "include/dt-bindings/interrupt-controller/arm-gic.h"
#include "include/dt-bindings/interrupt-controller/irq.h"
#include "include/dt-bindings/power/xlnx-zynqmp-power.h"
#include "include/dt-bindings/reset/xlnx-zynqmp-resets.h"
#include "include/dt-bindings/thermal/thermal.h"

/ {
	compatible = "xlnx,zynqmp";
	#address-cells = <2>;
	#size-cells = <2>;
	model = "Xilinx ZynqMP";

	options {
		u-boot {
			compatible = "u-boot,config";
			bootscr-address = /bits/ 64 <0x20000000>;
		};
	};

	cpus_a53: cpus-a53@0 {
		#address-cells = <1>;
		#size-cells = <0>;

		psu_cortexa53_0: cpu@0 {
			#cooling-cells = <2>;
			compatible = "arm,cortex-a53";
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&cpu_opp_table>;
			reg = <0x0>;
			cpu-idle-states = <&CPU_SLEEP_0>;
			next-level-cache = <&L2>;
		};

		psu_cortexa53_1: cpu@1 {
			#cooling-cells = <2>;
			compatible = "arm,cortex-a53";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x1>;
			operating-points-v2 = <&cpu_opp_table>;
			cpu-idle-states = <&CPU_SLEEP_0>;
			next-level-cache = <&L2>;
		};

		psu_cortexa53_2: cpu@2 {
			#cooling-cells = <2>;
			compatible = "arm,cortex-a53";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x2>;
			operating-points-v2 = <&cpu_opp_table>;
			cpu-idle-states = <&CPU_SLEEP_0>;
			next-level-cache = <&L2>;
		};

		psu_cortexa53_3: cpu@3 {
			#cooling-cells = <2>;
			compatible = "arm,cortex-a53";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x3>;
			operating-points-v2 = <&cpu_opp_table>;
			cpu-idle-states = <&CPU_SLEEP_0>;
			next-level-cache = <&L2>;
		};

		L2: l2-cache {
			compatible = "cache";
			cache-level = <2>;
			cache-unified;
		};

		idle-states {
			entry-method = "psci";

			CPU_SLEEP_0: cpu-sleep-0 {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x40000000>;
				local-timer-stop;
				entry-latency-us = <300>;
				exit-latency-us = <600>;
				min-residency-us = <10000>;
			};
		};
	};

	cpus_r5_0: cpus-r5@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		psu_cortexr5_0: cpu@0 {
			compatible = "arm,cortex-r5", "arm,armv8";
			device_type = "cpu";
			reg = <0x0>;
			power-domains = <&zynqmp_firmware PD_RPU_0>;
		};
	};

	cpus_r5_1: cpus-r5@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		psu_cortexr5_1: cpu@1 {
			compatible = "arm,cortex-r5", "arm,armv8";
			device_type = "cpu";
			reg = <0x1>;
			power-domains = <&zynqmp_firmware PD_RPU_1>;
		};
	};

	cpus_microblaze_0: cpus_microblaze@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		psu_pmu_0: cpu@0 {
			compatible = "pmu-microblaze";
			device_type = "cpu";
			reg = <0x0>;
			operating-points-v2 = <&cpu_opp_table>;
		};
	};

	cpu_opp_table: opp-table-cpu {
		compatible = "operating-points-v2";
		opp-shared;
		opp00 {
			opp-hz = /bits/ 64 <1199999988>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};
		opp01 {
			opp-hz = /bits/ 64 <599999994>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};
		opp02 {
			opp-hz = /bits/ 64 <399999996>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};
		opp03 {
			opp-hz = /bits/ 64 <299999997>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};
	};

	zynqmp_ipi: zynqmp-ipi {
		bootph-all;
		compatible = "xlnx,zynqmp-ipi-mailbox";
		interrupt-parent = <&imux>;
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
		xlnx,ipi-id = <0>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ipi_mailbox_pmu1: mailbox@ff9905c0 {
			bootph-all;
			compatible = "xlnx,zynqmp-ipi-dest-mailbox";
			reg = <0x0 0xff9905c0 0x0 0x20>,
			      <0x0 0xff9905e0 0x0 0x20>,
			      <0x0 0xff990e80 0x0 0x20>,
			      <0x0 0xff990ea0 0x0 0x20>;
			reg-names = "local_request_region",
				    "local_response_region",
				    "remote_request_region",
				    "remote_response_region";
			#mbox-cells = <1>;
			xlnx,ipi-id = <4>;
		};
	};

	dcc: dcc {
		compatible = "arm,dcc";
		status = "disabled";
		bootph-all;
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupt-parent = <&imux>;
		interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-affinity = <&psu_cortexa53_0>,
				     <&psu_cortexa53_1>,
				     <&psu_cortexa53_2>,
				     <&psu_cortexa53_3>;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	 firmware {
		zynqmp_firmware: zynqmp-firmware {
			compatible = "xlnx,zynqmp-firmware";
			#power-domain-cells = <1>;
			method = "smc";
			bootph-all;

			zynqmp_power: power-management {
				bootph-all;
				compatible = "xlnx,zynqmp-power";
				interrupt-parent = <&imux>;
				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
				mboxes = <&ipi_mailbox_pmu1 0>, <&ipi_mailbox_pmu1 1>;
				mbox-names = "tx", "rx";
			};

			soc-nvmem {
				compatible = "xlnx,zynqmp-nvmem-fw";
				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					soc_revision: soc-revision@0 {
						reg = <0x0 0x4>;
					};
					/* efuse access */
					efuse_dna: efuse-dna@c {
						reg = <0xc 0xc>;
					};
					efuse_usr0: efuse-usr0@20 {
						reg = <0x20 0x4>;
					};
					efuse_usr1: efuse-usr1@24 {
						reg = <0x24 0x4>;
					};
					efuse_usr2: efuse-usr2@28 {
						reg = <0x28 0x4>;
					};
					efuse_usr3: efuse-usr3@2c {
						reg = <0x2c 0x4>;
					};
					efuse_usr4: efuse-usr4@30 {
						reg = <0x30 0x4>;
					};
					efuse_usr5: efuse-usr5@34 {
						reg = <0x34 0x4>;
					};
					efuse_usr6: efuse-usr6@38 {
						reg = <0x38 0x4>;
					};
					efuse_usr7: efuse-usr7@3c {
						reg = <0x3c 0x4>;
					};
					efuse_miscusr: efuse-miscusr@40 {
						reg = <0x40 0x4>;
					};
					efuse_chash: efuse-chash@50 {
						reg = <0x50 0x4>;
					};
					efuse_pufmisc: efuse-pufmisc@54 {
						reg = <0x54 0x4>;
					};
					efuse_sec: efuse-sec@58 {
						reg = <0x58 0x4>;
					};
					efuse_spkid: efuse-spkid@5c {
						reg = <0x5c 0x4>;
					};
					efuse_aeskey: efuse-aeskey@60 {
						reg = <0x60 0x20>;
					};
					efuse_ppk0hash: efuse-ppk0hash@a0 {
						reg = <0xa0 0x30>;
					};
					efuse_ppk1hash: efuse-ppk1hash@d0 {
						reg = <0xd0 0x30>;
					};
					efuse_pufuser: efuse-pufuser@100 {
						reg = <0x100 0x7F>;
					};
				};
			};

			zynqmp_pcap: pcap {
				compatible = "xlnx,zynqmp-pcap-fpga";
			};

			zynqmp_reset: reset-controller {
				compatible = "xlnx,zynqmp-reset";
				#reset-cells = <1>;
			};

			pinctrl0: pinctrl {
				compatible = "xlnx,zynqmp-pinctrl";
				status = "disabled";
			};

			modepin_gpio: gpio {
				compatible = "xlnx,zynqmp-gpio-modepin";
				gpio-controller;
				#gpio-cells = <2>;
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&imux>;
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	fpga_full: fpga-region {
		compatible = "fpga-region";
		fpga-mgr = <&zynqmp_pcap>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	ams {
		compatible = "iio-hwmon";
		io-channels = <&xilinx_ams 0>, <&xilinx_ams 1>, <&xilinx_ams 2>,
			<&xilinx_ams 3>, <&xilinx_ams 4>, <&xilinx_ams 5>,
			<&xilinx_ams 6>, <&xilinx_ams 7>, <&xilinx_ams 8>,
			<&xilinx_ams 9>, <&xilinx_ams 10>, <&xilinx_ams 11>,
			<&xilinx_ams 12>, <&xilinx_ams 13>, <&xilinx_ams 14>,
			<&xilinx_ams 15>, <&xilinx_ams 16>, <&xilinx_ams 17>,
			<&xilinx_ams 18>, <&xilinx_ams 19>, <&xilinx_ams 20>,
			<&xilinx_ams 21>, <&xilinx_ams 22>, <&xilinx_ams 23>,
			<&xilinx_ams 24>, <&xilinx_ams 25>, <&xilinx_ams 26>,
			<&xilinx_ams 27>, <&xilinx_ams 28>, <&xilinx_ams 29>;
	};


	tsens_apu: thermal-sensor-apu {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&xilinx_ams 7>;
		io-channel-names = "sensor-channel";
	};

	tsens_rpu: thermal-sensor-rpu {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&xilinx_ams 8>;
		io-channel-names = "sensor-channel";
	};

	tsens_pl: thermal-sensor-pl {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&xilinx_ams 20>;
		io-channel-names = "sensor-channel";
	};

	thermal-zones {
		apu-thermal {
			polling-delay-passive = <1000>;
			polling-delay = <5000>;
			thermal-sensors = <&tsens_apu>;

			trips {
				apu_passive: passive {
					temperature = <93000>;
					hysteresis = <3500>;
					type = "passive";
				};

				apu_critical: critical {
					temperature = <96500>;
					hysteresis = <3500>;
					type = "critical";
				};
			};

			cooling-maps {
				map {
					trip = <&apu_passive>;
					cooling-device =
						<&psu_cortexa53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&psu_cortexa53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&psu_cortexa53_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&psu_cortexa53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};

		rpu-thermal {
			polling-delay = <10000>;
			thermal-sensors = <&tsens_rpu>;

			trips {
				critical {
					temperature = <96500>;
					hysteresis = <3500>;
					type = "critical";
				};
			};
		};

		pl-thermal {
			polling-delay = <10000>;
			thermal-sensors = <&tsens_pl>;

			trips {
				critical {
					temperature = <96500>;
					hysteresis = <3500>;
					type = "critical";
				};
			};
		};
	};

	amba_apu: apu-bus {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gic_a53: interrupt-controller@f9010000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			reg = <0x0 0xf9010000 0x0 0x10000>,
			      <0x0 0xf9020000 0x0 0x20000>,
			      <0x0 0xf9040000 0x0 0x20000>,
			      <0x0 0xf9060000 0x0 0x20000>;
			interrupt-controller;
			interrupt-parent = <&gic_a53>;
			interrupts = <1 9 0xf04>;
			status = "disabled";
		};
	};

	amba_rpu: rpu-bus {
		compatible = "indirect-bus";
		#address-cells = <2>;
		#size-cells = <1>;
		gic_r5: interrupt-controller@f9000000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			reg = <0x0 0xf9000000 0x10000>,
			      <0x0 0xf9001000 0x10000>;
			interrupt-controller;
			interrupt-parent = <&gic_r5>;
			interrupts = <1 9 0xf04>;
			status = "disabled";
		};
	};

	amba: axi {
		compatible = "simple-bus";
		bootph-all;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		interrupt-parent = <&imux>;

		/* Proxy Interrupt Controller */
		imux: interrupt-multiplex {
			compatible = "interrupt-multiplex";
			#address-cells = <0x0>;
			#interrupt-cells = <3>;
			interrupt-controller;
			interrupt-parent = <&gic_a53>, <&gic_r5>;
			/* mask for address cells, mask for interrupt cells of the children */
			interrupt-map-mask = <0x0 0xffff 0x0>;
			/* 1:1 mapping of all interrupts to gic_a53 and gic_r5 */
			/* child address cells, child interrupt cells, parent, parent interrupt cells */
			interrupt-map = <0x0 0x17 0x0 &gic_a53 0x0 0x17 0x1>,
				<0x0 0x18 0x0 &gic_a53 0x0 0x18 0x1>,
				<0x0 0x7b 0x0 &gic_a53 0x0 0x7b 0x4>,
				<0x0 0x56 0x0 &gic_a53 0x0 0x56 0x4>,
				<0x0 0x7c 0x0 &gic_a53 0x0 0x7c 0x4>,
				<0x0 0x7d 0x0 &gic_a53 0x0 0x7d 0x4>,
				<0x0 0x7e 0x0 &gic_a53 0x0 0x8e 0x4>,
				<0x0 0x7f 0x0 &gic_a53 0x0 0x7f 0x4>,
				<0x0 0x80 0x0 &gic_a53 0x0 0x80 0x4>,
				<0x0 0x81 0x0 &gic_a53 0x0 0x81 0x4>,
				<0x0 0x82 0x0 &gic_a53 0x0 0x82 0x4>,
				<0x0 0x83 0x0 &gic_a53 0x0 0x83 0x4>,
				<0x0 0x84 0x0 &gic_a53 0x0 0x84 0x4>,
				<0x0 0x4d 0x0 &gic_a53 0x0 0x4d 0x4>,
				<0x0 0x4e 0x0 &gic_a53 0x0 0x4e 0x4>,
				<0x0 0x4f 0x0 &gic_a53 0x0 0x4f 0x4>,
				<0x0 0x50 0x0 &gic_a53 0x0 0x50 0x4>,
				<0x0 0x51 0x0 &gic_a53 0x0 0x51 0x4>,
				<0x0 0x52 0x0 &gic_a53 0x0 0x52 0x4>,
				<0x0 0x53 0x0 &gic_a53 0x0 0x53 0x4>,
				<0x0 0x54 0x0 &gic_a53 0x0 0x54 0x4>,
				<0x0 0x70 0x0 &gic_a53 0x0 0x70 0x4>,
				<0x0 0xe 0x0 &gic_a53 0x0 0xe 0x4>,
				<0x0 0x39 0x0 &gic_a53 0x0 0x39 0x4>,
				<0x0 0x3b 0x0 &gic_a53 0x0 0x3b 0x4>,
				<0x0 0x3d 0x0 &gic_a53 0x0 0x3d 0x4>,
				<0x0 0x3f 0x0 &gic_a53 0x0 0x3f 0x4>,
				<0x0 0x10 0x0 &gic_a53 0x0 0x10 0x4>,
				<0x0 0x11 0x0 &gic_a53 0x0 0x11 0x4>,
				<0x0 0x12 0x0 &gic_a53 0x0 0x12 0x4>,
				<0x0 0xa 0x0 &gic_a53 0x0 0xa 0x4>,
				<0x0 0x72 0x0 &gic_a53 0x0 0x72 0x4>,
				<0x0 0x73 0x0 &gic_a53 0x0 0x73 0x4>,
				<0x0 0x74 0x0 &gic_a53 0x0 0x74 0x1>,
				<0x0 0x75 0x0 &gic_a53 0x0 0x75 0x1>,
				<0x0 0x76 0x0 &gic_a53 0x0 0x76 0x4>,
				<0x0 0xf 0x0 &gic_a53 0x0 0xf 0x4>,
				<0x0 0x1a 0x0 &gic_a53 0x0 0x1a 0x4>,
				<0x0 0x1b 0x0 &gic_a53 0x0 0x1b 0x4>,
				<0x0 0x85 0x0 &gic_a53 0x0 0x85 0x4>,
				<0x0 0x30 0x0 &gic_a53 0x0 0x30 0x4>,
				<0x0 0x31 0x0 &gic_a53 0x0 0x31 0x4>,
				<0x0 0x13 0x0 &gic_a53 0x0 0x13 0x4>,
				<0x0 0x14 0x0 &gic_a53 0x0 0x14 0x4>,
				<0x0 0x24 0x0 &gic_a53 0x0 0x24 0x4>,
				<0x0 0x25 0x0 &gic_a53 0x0 0x25 0x4>,
				<0x0 0x26 0x0 &gic_a53 0x0 0x26 0x4>,
				<0x0 0x27 0x0 &gic_a53 0x0 0x27 0x4>,
				<0x0 0x28 0x0 &gic_a53 0x0 0x28 0x4>,
				<0x0 0x29 0x0 &gic_a53 0x0 0x29 0x4>,
				<0x0 0x2a 0x0 &gic_a53 0x0 0x2a 0x4>,
				<0x0 0x2b 0x0 &gic_a53 0x0 0x2b 0x4>,
				<0x0 0x2c 0x0 &gic_a53 0x0 0x2c 0x4>,
				<0x0 0x2d 0x0 &gic_a53 0x0 0x2d 0x4>,
				<0x0 0x2e 0x0 &gic_a53 0x0 0x2e 0x4>,
				<0x0 0x2f 0x0 &gic_a53 0x0 0x2f 0x4>,
				<0x0 0x15 0x0 &gic_a53 0x0 0x15 0x4>,
				<0x0 0x16 0x0 &gic_a53 0x0 0x16 0x4>,
				<0x0 0x41 0x0 &gic_a53 0x0 0x41 0x4>,
				<0x0 0x45 0x0 &gic_a53 0x0 0x45 0x4>,
				<0x0 0x4b 0x0 &gic_a53 0x0 0x4b 0x4>,
				<0x0 0x46 0x0 &gic_a53 0x0 0x46 0x4>,
				<0x0 0x4a 0x0 &gic_a53 0x0 0x4a 0x4>,
				<0x0 0x4c 0x0 &gic_a53 0x0 0x4c 0x4>,
				<0x0 0x35 0x0 &gic_a53 0x0 0x35 0x4>,
				<0x0 0x71 0x0 &gic_a53 0x0 0x71 0x4>,
				<0x0 0x77 0x0 &gic_a53 0x0 0x77 0x4>,
				<0x0 0x1d 0x0 &gic_a53 0x0 0x1d 0x4>,
				<0x0 0x1e 0x0 &gic_a53 0x0 0x1e 0x4>,
				<0x0 0x1f 0x0 &gic_a53 0x0 0x1f 0x4>,
				<0x0 0x20 0x0 &gic_a53 0x0 0x20 0x4>,
				<0x0 0x21 0x0 &gic_a53 0x0 0x21 0x4>,
				<0x0 0x22 0x0 &gic_a53 0x0 0x22 0x4>,
				<0x0 0x23 0x0 &gic_a53 0x0 0x23 0x4>,
				<0x0 0x7a 0x0 &gic_a53 0x0 0x7a 0x4>,
				<0x0 0x17 0x0 &gic_r5 0x0 0x17 0x1>,
				<0x0 0x18 0x0 &gic_r5 0x0 0x18 0x1>,
				<0x0 0x7b 0x0 &gic_r5 0x0 0x7b 0x4>,
				<0x0 0x56 0x0 &gic_r5 0x0 0x56 0x4>,
				<0x0 0x7c 0x0 &gic_r5 0x0 0x7c 0x4>,
				<0x0 0x7d 0x0 &gic_r5 0x0 0x7d 0x4>,
				<0x0 0x7e 0x0 &gic_r5 0x0 0x8e 0x4>,
				<0x0 0x7f 0x0 &gic_r5 0x0 0x7f 0x4>,
				<0x0 0x80 0x0 &gic_r5 0x0 0x80 0x4>,
				<0x0 0x81 0x0 &gic_r5 0x0 0x81 0x4>,
				<0x0 0x82 0x0 &gic_r5 0x0 0x82 0x4>,
				<0x0 0x83 0x0 &gic_r5 0x0 0x83 0x4>,
				<0x0 0x84 0x0 &gic_r5 0x0 0x84 0x4>,
				<0x0 0x4d 0x0 &gic_r5 0x0 0x4d 0x4>,
				<0x0 0x4e 0x0 &gic_r5 0x0 0x4e 0x4>,
				<0x0 0x4f 0x0 &gic_r5 0x0 0x4f 0x4>,
				<0x0 0x50 0x0 &gic_r5 0x0 0x50 0x4>,
				<0x0 0x51 0x0 &gic_r5 0x0 0x51 0x4>,
				<0x0 0x52 0x0 &gic_r5 0x0 0x52 0x4>,
				<0x0 0x53 0x0 &gic_r5 0x0 0x53 0x4>,
				<0x0 0x54 0x0 &gic_r5 0x0 0x54 0x4>,
				<0x0 0x70 0x0 &gic_r5 0x0 0x70 0x4>,
				<0x0 0xe 0x0 &gic_r5 0x0 0xe 0x4>,
				<0x0 0x39 0x0 &gic_r5 0x0 0x39 0x4>,
				<0x0 0x3b 0x0 &gic_r5 0x0 0x3b 0x4>,
				<0x0 0x3d 0x0 &gic_r5 0x0 0x3d 0x4>,
				<0x0 0x3f 0x0 &gic_r5 0x0 0x3f 0x4>,
				<0x0 0x10 0x0 &gic_r5 0x0 0x10 0x4>,
				<0x0 0x11 0x0 &gic_r5 0x0 0x11 0x4>,
				<0x0 0x12 0x0 &gic_r5 0x0 0x12 0x4>,
				<0x0 0xa 0x0 &gic_r5 0x0 0xa 0x4>,
				<0x0 0x72 0x0 &gic_r5 0x0 0x72 0x4>,
				<0x0 0x73 0x0 &gic_r5 0x0 0x73 0x4>,
				<0x0 0x74 0x0 &gic_r5 0x0 0x74 0x1>,
				<0x0 0x75 0x0 &gic_r5 0x0 0x75 0x1>,
				<0x0 0x76 0x0 &gic_r5 0x0 0x76 0x4>,
				<0x0 0xf 0x0 &gic_r5 0x0 0xf 0x4>,
				<0x0 0x1a 0x0 &gic_r5 0x0 0x1a 0x4>,
				<0x0 0x1b 0x0 &gic_r5 0x0 0x1b 0x4>,
				<0x0 0x85 0x0 &gic_r5 0x0 0x85 0x4>,
				<0x0 0x30 0x0 &gic_r5 0x0 0x30 0x4>,
				<0x0 0x31 0x0 &gic_r5 0x0 0x31 0x4>,
				<0x0 0x13 0x0 &gic_r5 0x0 0x13 0x4>,
				<0x0 0x14 0x0 &gic_r5 0x0 0x14 0x4>,
				<0x0 0x24 0x0 &gic_r5 0x0 0x24 0x4>,
				<0x0 0x25 0x0 &gic_r5 0x0 0x25 0x4>,
				<0x0 0x26 0x0 &gic_r5 0x0 0x26 0x4>,
				<0x0 0x27 0x0 &gic_r5 0x0 0x27 0x4>,
				<0x0 0x28 0x0 &gic_r5 0x0 0x28 0x4>,
				<0x0 0x29 0x0 &gic_r5 0x0 0x29 0x4>,
				<0x0 0x2a 0x0 &gic_r5 0x0 0x2a 0x4>,
				<0x0 0x2b 0x0 &gic_r5 0x0 0x2b 0x4>,
				<0x0 0x2c 0x0 &gic_r5 0x0 0x2c 0x4>,
				<0x0 0x2d 0x0 &gic_r5 0x0 0x2d 0x4>,
				<0x0 0x2e 0x0 &gic_r5 0x0 0x2e 0x4>,
				<0x0 0x2f 0x0 &gic_r5 0x0 0x2f 0x4>,
				<0x0 0x15 0x0 &gic_r5 0x0 0x15 0x4>,
				<0x0 0x16 0x0 &gic_r5 0x0 0x16 0x4>,
				<0x0 0x41 0x0 &gic_r5 0x0 0x41 0x4>,
				<0x0 0x45 0x0 &gic_r5 0x0 0x45 0x4>,
				<0x0 0x4b 0x0 &gic_r5 0x0 0x4b 0x4>,
				<0x0 0x46 0x0 &gic_r5 0x0 0x46 0x4>,
				<0x0 0x4a 0x0 &gic_r5 0x0 0x4a 0x4>,
				<0x0 0x4c 0x0 &gic_r5 0x0 0x4c 0x4>,
				<0x0 0x35 0x0 &gic_r5 0x0 0x35 0x4>,
				<0x0 0x71 0x0 &gic_r5 0x0 0x71 0x4>,
				<0x0 0x77 0x0 &gic_r5 0x0 0x77 0x4>,
				<0x0 0x1d 0x0 &gic_r5 0x0 0x1d 0x4>,
				<0x0 0x1e 0x0 &gic_r5 0x0 0x1e 0x4>,
				<0x0 0x1f 0x0 &gic_r5 0x0 0x1f 0x4>,
				<0x0 0x20 0x0 &gic_r5 0x0 0x20 0x4>,
				<0x0 0x21 0x0 &gic_r5 0x0 0x21 0x4>,
				<0x0 0x22 0x0 &gic_r5 0x0 0x22 0x4>,
				<0x0 0x23 0x0 &gic_r5 0x0 0x23 0x4>,
				<0x0 0x7a 0x0 &gic_r5 0x0 0x7a 0x4>;
		};

		can0: can@ff060000 {
			compatible = "xlnx,zynq-can-1.0";
			status = "disabled";
			clock-names = "can_clk", "pclk";
			reg = <0x0 0xff060000 0x0 0x1000>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			tx-fifo-depth = <0x40>;
			rx-fifo-depth = <0x40>;
			resets = <&zynqmp_reset ZYNQMP_RESET_CAN0>;
			power-domains = <&zynqmp_firmware PD_CAN_0>;
		};

		can1: can@ff070000 {
			compatible = "xlnx,zynq-can-1.0";
			status = "disabled";
			clock-names = "can_clk", "pclk";
			reg = <0x0 0xff070000 0x0 0x1000>;
			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			tx-fifo-depth = <0x40>;
			rx-fifo-depth = <0x40>;
			resets = <&zynqmp_reset ZYNQMP_RESET_CAN1>;
			power-domains = <&zynqmp_firmware PD_CAN_1>;
		};

		cci: cci@fd6e0000 {
			compatible = "arm,cci-400";
			status = "disabled";
			reg = <0x0 0xfd6e0000 0x0 0x9000>;
			ranges = <0x0 0x0 0xfd6e0000 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;

			pmu@9000 {
				compatible = "arm,cci-400-pmu,r1";
				reg = <0x9000 0x5000>;
				interrupt-parent = <&imux>;
				interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		psu_cortexa53_0_debug: debug@fec10000 {
                       compatible = "arm,coresight-cpu-debug", "arm,primecell";
                       reg = <0x0 0xfec10000 0x0 0x1000>;
                       clock-names = "apb_pclk";
                       cpu = <&psu_cortexa53_0>;
               };

               psu_cortexa53_1_debug: debug@fed10000 {
                       compatible = "arm,coresight-cpu-debug", "arm,primecell";
                       reg = <0x0 0xfed10000 0x0 0x1000>;
                       clock-names = "apb_pclk";
                       cpu = <&psu_cortexa53_1>;
               };

               psu_cortexa53_2_debug: debug@fee10000 {
                       compatible = "arm,coresight-cpu-debug", "arm,primecell";
                       reg = <0x0 0xfee10000 0x0 0x1000>;
                       clock-names = "apb_pclk";
                       cpu = <&psu_cortexa53_2>;
               };

               psu_cortexa53_3_debug: debug@fef10000 {
                       compatible = "arm,coresight-cpu-debug", "arm,primecell";
                       reg = <0x0 0xfef10000 0x0 0x1000>;
                       clock-names = "apb_pclk";
                       cpu = <&psu_cortexa53_3>;
               };

		/* GDMA */
		fpd_dma_chan1: dma-controller@fd500000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd500000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14e8>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan2: dma-controller@fd510000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd510000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14e9>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan3: dma-controller@fd520000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd520000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14ea>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan4: dma-controller@fd530000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd530000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14eb>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan5: dma-controller@fd540000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd540000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14ec>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan6: dma-controller@fd550000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd550000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14ed>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan7: dma-controller@fd560000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd560000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14ee>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		fpd_dma_chan8: dma-controller@fd570000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xfd570000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <128>;
			/* iommus = <&smmu 0x14ef>; */
			power-domains = <&zynqmp_firmware PD_GDMA>;
		};

		gpu: gpu@fd4b0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-mali", "arm,mali-400";
			reg = <0x0 0xfd4b0000 0x0 0x10000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "gp", "gpmmu", "pp0", "ppmmu0", "pp1", "ppmmu1";
			clock-names = "bus", "core";
			power-domains = <&zynqmp_firmware PD_GPU>;
		};

		/* LPDDMA default allows only secured access. inorder to enable
		 * These dma channels, Users should ensure that these dma
		 * Channels are allowed for non secure access.
		 */
		lpd_dma_chan1: dma-controller@ffa80000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffa80000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x868>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan2: dma-controller@ffa90000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffa90000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x869>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan3: dma-controller@ffaa0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffaa0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86a>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan4: dma-controller@ffab0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffab0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86b>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan5: dma-controller@ffac0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffac0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86c>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan6: dma-controller@ffad0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffad0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86d>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan7: dma-controller@ffae0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffae0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86e>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		lpd_dma_chan8: dma-controller@ffaf0000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-dma-1.0";
			reg = <0x0 0xffaf0000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_main", "clk_apb";
			#dma-cells = <1>;
			xlnx,bus-width = <64>;
			/* iommus = <&smmu 0x86f>; */
			power-domains = <&zynqmp_firmware PD_ADMA>;
		};

		mc: memory-controller@fd070000 {
			compatible = "xlnx,zynqmp-ddrc-2.40a";
			reg = <0x0 0xfd070000 0x0 0x30000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		};

		nand0: nand-controller@ff100000 {
			compatible = "xlnx,zynqmp-nand-controller", "arasan,nfc-v3p10";
			status = "disabled";
			reg = <0x0 0xff100000 0x0 0x1000>;
			clock-names = "controller", "bus";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			/* iommus = <&smmu 0x872>; */
			power-domains = <&zynqmp_firmware PD_NAND>;
		};

		gem0: ethernet@ff0b0000 {
			compatible = "xlnx,zynqmp-gem", "cdns,gem";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff0b0000 0x0 0x1000>;
			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
			/* iommus = <&smmu 0x874>; */
			power-domains = <&zynqmp_firmware PD_ETH_0>;
			resets = <&zynqmp_reset ZYNQMP_RESET_GEM0>;
			reset-names = "gem0_rst";
		};

		gem1: ethernet@ff0c0000 {
			compatible = "xlnx,zynqmp-gem", "cdns,gem";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff0c0000 0x0 0x1000>;
			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
			/* iommus = <&smmu 0x875>; */
			power-domains = <&zynqmp_firmware PD_ETH_1>;
			resets = <&zynqmp_reset ZYNQMP_RESET_GEM1>;
			reset-names = "gem1_rst";
		};

		gem2: ethernet@ff0d0000 {
			compatible = "xlnx,zynqmp-gem", "cdns,gem";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff0d0000 0x0 0x1000>;
			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
			/* iommus = <&smmu 0x876>; */
			power-domains = <&zynqmp_firmware PD_ETH_2>;
			resets = <&zynqmp_reset ZYNQMP_RESET_GEM2>;
			reset-names = "gem2_rst";
		};

		gem3: ethernet@ff0e0000 {
			compatible = "xlnx,zynqmp-gem", "cdns,gem";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff0e0000 0x0 0x1000>;
			clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
			/* iommus = <&smmu 0x877>; */
			power-domains = <&zynqmp_firmware PD_ETH_3>;
			resets = <&zynqmp_reset ZYNQMP_RESET_GEM3>;
			reset-names = "gem3_rst";
		};

		gpio: gpio@ff0a0000 {
			compatible = "xlnx,zynqmp-gpio-1.0";
			status = "disabled";
			#gpio-cells = <0x2>;
			gpio-controller;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <2>;
			reg = <0x0 0xff0a0000 0x0 0x1000>;
			power-domains = <&zynqmp_firmware PD_GPIO>;
		};

		i2c0: i2c@ff020000 {
			compatible = "cdns,i2c-r1p14";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			reg = <0x0 0xff020000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			power-domains = <&zynqmp_firmware PD_I2C_0>;
		};

		i2c1: i2c@ff030000 {
			compatible = "cdns,i2c-r1p14";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <400000>;
			reg = <0x0 0xff030000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			power-domains = <&zynqmp_firmware PD_I2C_1>;
		};

		ocm: memory-controller@ff960000 {
			compatible = "xlnx,zynqmp-ocmc-1.0";
			reg = <0x0 0xff960000 0x0 0x1000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
		};

		perf_monitor_ocm: perf-monitor@ffa00000 {
			compatible = "xlnx,axi-perf-monitor";
			reg = <0x0 0xffa00000 0x0 0x10000>;
			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			xlnx,enable-profile = <0>;
			xlnx,enable-trace = <0>;
			xlnx,num-monitor-slots = <1>;
			xlnx,enable-event-count = <1>;
			xlnx,enable-event-log = <1>;
			xlnx,have-sampled-metric-cnt = <1>;
			xlnx,num-of-counters = <8>;
			xlnx,metric-count-width = <32>;
			xlnx,metrics-sample-count-width = <32>;
			xlnx,global-count-width = <32>;
			xlnx,metric-count-scale = <1>;
		};

		perf_monitor_ddr: perf-monitor@fd0b0000 {
			compatible = "xlnx,axi-perf-monitor";
			reg = <0x0 0xfd0b0000 0x0 0x10000>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			xlnx,enable-profile = <0>;
			xlnx,enable-trace = <0>;
			xlnx,num-monitor-slots = <6>;
			xlnx,enable-event-count = <1>;
			xlnx,enable-event-log = <0>;
			xlnx,have-sampled-metric-cnt = <1>;
			xlnx,num-of-counters = <10>;
			xlnx,metric-count-width = <32>;
			xlnx,metrics-sample-count-width = <32>;
			xlnx,global-count-width = <32>;
			xlnx,metric-count-scale = <1>;
		};

		perf_monitor_cci: perf-monitor@fd490000 {
			compatible = "xlnx,axi-perf-monitor";
			reg = <0x0 0xfd490000 0x0 0x10000>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			xlnx,enable-profile = <0>;
			xlnx,enable-trace = <0>;
			xlnx,num-monitor-slots = <1>;
			xlnx,enable-event-count = <1>;
			xlnx,enable-event-log = <0>;
			xlnx,have-sampled-metric-cnt = <1>;
			xlnx,num-of-counters = <8>;
			xlnx,metric-count-width = <32>;
			xlnx,metrics-sample-count-width = <32>;
			xlnx,global-count-width = <32>;
			xlnx,metric-count-scale = <1>;
		};

		perf_monitor_lpd: perf-monitor@ffa10000 {
			compatible = "xlnx,axi-perf-monitor";
			reg = <0x0 0xffa10000 0x0 0x10000>;
			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			xlnx,enable-profile = <0>;
			xlnx,enable-trace = <0>;
			xlnx,num-monitor-slots = <1>;
			xlnx,enable-event-count = <1>;
			xlnx,enable-event-log = <1>;
			xlnx,have-sampled-metric-cnt = <1>;
			xlnx,num-of-counters = <8>;
			xlnx,metric-count-width = <32>;
			xlnx,metrics-sample-count-width = <32>;
			xlnx,global-count-width = <32>;
			xlnx,metric-count-scale = <1>;
		};

		pcie: pcie@fd0e0000 {
			compatible = "xlnx,nwl-pcie-2.11";
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <2>;
			#interrupt-cells = <1>;
			msi-controller;
			device_type = "pci";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,	/* MSI_1 [63...32] */
				     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;	/* MSI_0 [31...0] */
			interrupt-names = "misc", "dummy", "intx",
					  "msi1", "msi0";
			msi-parent = <&pcie>;
			reg = <0x0 0xfd0e0000 0x0 0x1000>,
			      <0x0 0xfd480000 0x0 0x1000>,
			      <0x80 0x00000000 0x0 0x10000000>;
			reg-names = "breg", "pcireg", "cfg";
			ranges = <0x02000000 0x00000000 0xe0000000 0x00000000 0xe0000000 0x00000000 0x10000000>,/* non-prefetchable memory */
				  <0x43000000 0x00000006 0x00000000 0x00000006 0x00000000 0x00000002 0x00000000>;/* prefetchable memory */
			bus-range = <0x00 0xff>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc 0x1>,
					<0x0 0x0 0x0 0x2 &pcie_intc 0x2>,
					<0x0 0x0 0x0 0x3 &pcie_intc 0x3>,
					<0x0 0x0 0x0 0x4 &pcie_intc 0x4>;
			/* iommus = <&smmu 0x4d0>; */
			power-domains = <&zynqmp_firmware PD_PCIE>;
			pcie_intc: legacy-interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		qspi: spi@ff0f0000 {
			bootph-all;
			compatible = "xlnx,zynqmp-qspi-1.0";
			status = "disabled";
			clock-names = "ref_clk", "pclk";
			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			num-cs = <1>;
			reg = <0x0 0xff0f0000 0x0 0x1000>,
			      <0x0 0xc0000000 0x0 0x8000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			/* iommus = <&smmu 0x873>; */
			power-domains = <&zynqmp_firmware PD_QSPI>;
		};

		psgtr: phy@fd400000 {
			compatible = "xlnx,zynqmp-psgtr-v1.1";
			status = "disabled";
			reg = <0x0 0xfd400000 0x0 0x40000>,
			      <0x0 0xfd3d0000 0x0 0x1000>;
			reg-names = "serdes", "siou";
			#phy-cells = <4>;
		};

		rtc: rtc@ffa60000 {
			compatible = "xlnx,zynqmp-rtc";
			status = "disabled";
			reg = <0x0 0xffa60000 0x0 0x100>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "alarm", "sec";
			calibration = <0x7FFF>;
		};

		sata: ahci@fd0c0000 {
			compatible = "ceva,ahci-1v84";
			status = "disabled";
			reg = <0x0 0xfd0c0000 0x0 0x2000>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
			power-domains = <&zynqmp_firmware PD_SATA>;
			resets = <&zynqmp_reset ZYNQMP_RESET_SATA>;
			/* iommus = <&smmu 0x4c0>, <&smmu 0x4c1>, <&smmu 0x4c2>, <&smmu 0x4c3>; */
		};

		sdhci0: mmc@ff160000 {
			bootph-all;
			compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff160000 0x0 0x1000>;
			clock-names = "clk_xin", "clk_ahb";
			/* iommus = <&smmu 0x870>; */
			#clock-cells = <1>;
			clock-output-names = "clk_out_sd0", "clk_in_sd0";
			power-domains = <&zynqmp_firmware PD_SD_0>;
			resets = <&zynqmp_reset ZYNQMP_RESET_SDIO0>;
		};

		sdhci1: mmc@ff170000 {
			bootph-all;
			compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff170000 0x0 0x1000>;
			clock-names = "clk_xin", "clk_ahb";
			/* iommus = <&smmu 0x871>; */
			#clock-cells = <1>;
			clock-output-names = "clk_out_sd1", "clk_in_sd1";
			power-domains = <&zynqmp_firmware PD_SD_1>;
			resets = <&zynqmp_reset ZYNQMP_RESET_SDIO1>;
		};

		smmu: iommu@fd800000 {
			compatible = "arm,mmu-500";
			reg = <0x0 0xfd800000 0x0 0x20000>;
			#iommu-cells = <1>;
			status = "disabled";
			#global-interrupts = <1>;
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
		};

		spi0: spi@ff040000 {
			compatible = "cdns,spi-r1p6";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff040000 0x0 0x1000>;
			clock-names = "ref_clk", "pclk";
			#address-cells = <1>;
			#size-cells = <0>;
			power-domains = <&zynqmp_firmware PD_SPI_0>;
		};

		spi1: spi@ff050000 {
			compatible = "cdns,spi-r1p6";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff050000 0x0 0x1000>;
			clock-names = "ref_clk", "pclk";
			#address-cells = <1>;
			#size-cells = <0>;
			power-domains = <&zynqmp_firmware PD_SPI_1>;
		};

		ttc0: timer@ff110000 {
			compatible = "cdns,ttc";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff110000 0x0 0x1000>;
			timer-width = <32>;
			power-domains = <&zynqmp_firmware PD_TTC_0>;
		};

		ttc1: timer@ff120000 {
			compatible = "cdns,ttc";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff120000 0x0 0x1000>;
			timer-width = <32>;
			power-domains = <&zynqmp_firmware PD_TTC_1>;
		};

		ttc2: timer@ff130000 {
			compatible = "cdns,ttc";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff130000 0x0 0x1000>;
			timer-width = <32>;
			power-domains = <&zynqmp_firmware PD_TTC_2>;
		};

		ttc3: timer@ff140000 {
			compatible = "cdns,ttc";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff140000 0x0 0x1000>;
			timer-width = <32>;
			power-domains = <&zynqmp_firmware PD_TTC_3>;
		};

		uart0: serial@ff000000 {
			bootph-all;
			compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff000000 0x0 0x1000>;
			clock-names = "uart_clk", "pclk";
			power-domains = <&zynqmp_firmware PD_UART_0>;
			resets = <&zynqmp_reset ZYNQMP_RESET_UART0>;
		};

		uart1: serial@ff010000 {
			bootph-all;
			compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xff010000 0x0 0x1000>;
			clock-names = "uart_clk", "pclk";
			power-domains = <&zynqmp_firmware PD_UART_1>;
			resets = <&zynqmp_reset ZYNQMP_RESET_UART1>;
		};

		usb0: usb@ff9d0000 {
			#address-cells = <2>;
			#size-cells = <2>;
			status = "disabled";
			compatible = "xlnx,zynqmp-dwc3";
			reg = <0x0 0xff9d0000 0x0 0x100>;
			clock-names = "bus_clk", "ref_clk";
			power-domains = <&zynqmp_firmware PD_USB_0>;
			resets = <&zynqmp_reset ZYNQMP_RESET_USB0_CORERESET>,
				 <&zynqmp_reset ZYNQMP_RESET_USB0_HIBERRESET>,
				 <&zynqmp_reset ZYNQMP_RESET_USB0_APB>;
			reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";
			reset-gpios = <&modepin_gpio 1 GPIO_ACTIVE_LOW>;
			ranges;

			dwc3_0: usb@fe200000 {
				compatible = "snps,dwc3";
				status = "disabled";
				reg = <0x0 0xfe200000 0x0 0x40000>;
				interrupt-parent = <&imux>;
				interrupt-names = "host", "peripheral", "otg", "wakeup";
				interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "ref";
				/* iommus = <&smmu 0x860>; */
				snps,quirk-frame-length-adjustment = <0x20>;
				snps,resume-hs-terminations;
				/* dma-coherent; */
			};
		};

		usb1: usb@ff9e0000 {
			#address-cells = <2>;
			#size-cells = <2>;
			status = "disabled";
			compatible = "xlnx,zynqmp-dwc3";
			reg = <0x0 0xff9e0000 0x0 0x100>;
			clock-names = "bus_clk", "ref_clk";
			power-domains = <&zynqmp_firmware PD_USB_1>;
			resets = <&zynqmp_reset ZYNQMP_RESET_USB1_CORERESET>,
				 <&zynqmp_reset ZYNQMP_RESET_USB1_HIBERRESET>,
				 <&zynqmp_reset ZYNQMP_RESET_USB1_APB>;
			reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";

			ranges;

			dwc3_1: usb@fe300000 {
				compatible = "snps,dwc3";
				status = "disabled";
				reg = <0x0 0xfe300000 0x0 0x40000>;
				interrupt-parent = <&imux>;
				interrupt-names = "host", "peripheral", "otg", "wakeup";
				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "ref";
				/* iommus = <&smmu 0x861>; */
				snps,quirk-frame-length-adjustment = <0x20>;
				snps,resume-hs-terminations;
				/* dma-coherent; */
			};
		};

		watchdog0: watchdog@fd4d0000 {
			compatible = "cdns,wdt-r1p2";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_EDGE_RISING>;
			reg = <0x0 0xfd4d0000 0x0 0x1000>;
			timeout-sec = <60>;
			reset-on-timeout;
		};

		lpd_watchdog: watchdog@ff150000 {
			compatible = "cdns,wdt-r1p2";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>;
			reg = <0x0 0xff150000 0x0 0x1000>;
			timeout-sec = <10>;
		};

		xilinx_ams: ams@ffa50000 {
			compatible = "xlnx,zynqmp-ams";
			interrupt-parent = <&imux>;
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x0 0xffa50000 0x0 0x800>;
			#address-cells = <1>;
			#size-cells = <1>;
			#io-channel-cells = <1>;
			ranges = <0 0 0xffa50800 0x800>;

			ams_ps: ams-ps@0 {
				compatible = "xlnx,zynqmp-ams-ps";
				status = "disabled";
				reg = <0x0 0x400>;
			};

			ams_pl: ams-pl@400 {
				compatible = "xlnx,zynqmp-ams-pl";
				status = "disabled";
				reg = <0x400 0x400>;
			};
		};

		zynqmp_dpdma: dma-controller@fd4c0000 {
			compatible = "xlnx,zynqmp-dpdma";
			status = "disabled";
			reg = <0x0 0xfd4c0000 0x0 0x1000>;
			interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			clock-names = "axi_clk";
			power-domains = <&zynqmp_firmware PD_DP>;
			dma-channels = <6>;
			/* iommus = <&smmu 0xce4>; */
			#dma-cells = <1>;
		};

		zynqmp_dpsub: display@fd4a0000 {
			bootph-all;
			compatible = "xlnx,zynqmp-dpsub-1.7";
			status = "disabled";
			reg = <0x0 0xfd4a0000 0x0 0x1000>,
			      <0x0 0xfd4aa000 0x0 0x1000>,
			      <0x0 0xfd4ab000 0x0 0x1000>,
			      <0x0 0xfd4ac000 0x0 0x1000>;
			reg-names = "dp", "blend", "av_buf", "aud";
			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&imux>;
			/* iommus = <&smmu 0xce3>; */
			clock-names = "dp_apb_clk", "dp_aud_clk",
				      "dp_vtc_pixel_clk_in";
			power-domains = <&zynqmp_firmware PD_DP>;
			resets = <&zynqmp_reset ZYNQMP_RESET_DP>;
			dma-names = "vid0", "vid1", "vid2", "gfx0",
				    "aud0", "aud1";
			dmas = <&zynqmp_dpdma ZYNQMP_DPDMA_VIDEO0>,
				<&zynqmp_dpdma ZYNQMP_DPDMA_VIDEO1>,
				<&zynqmp_dpdma ZYNQMP_DPDMA_VIDEO2>,
				<&zynqmp_dpdma ZYNQMP_DPDMA_GRAPHICS>,
				<&zynqmp_dpdma ZYNQMP_DPDMA_AUDIO0>,
				<&zynqmp_dpdma ZYNQMP_DPDMA_AUDIO1>;
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				live_video: port@0 {
					reg = <0>;
				};
				live_gfx: port@1 {
					reg = <1>;
				};
				live_audio: port@2 {
					reg = <2>;
				};
				out_video: port@3 {
					reg = <3>;
				};
				out_audio: port@4 {
					reg = <4>;
				};
				out_dp: port@5 {
					reg = <5>;
				};
			};
		};

		csuwdt_0: watchdog@ffcb0000 {
			compatible = "cdns,wdt-r1p2";
			status = "disabled";
			interrupt-parent = <&imux>;
			interrupts = <0 53 1>;
			reg = <0x0 0xffcb0000 0x0 0x1000>;
			timeout-sec = <60>;
			reset-on-timeout;
			xlnx,clock-freq = <99990005>;
		};

		coresight_0: coresight@fe800000 {
			compatible = "xlnx,coresight-1.0";
			status = "disabled";
			reg = <0x0 0xfe800000 0x0 0x10000>;
		};

		/* CSU DMA */
		csudma_0: dma@ffc80000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-csudma-1.0";
			interrupt-parent = <&imux>;
			interrupts = <0 86 4>;
			reg = <0x0 0xffc80000 0x0 0x40000>;
		};

		ipi0: ipi@ff300000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 35 4>;
			reg = <0x0 0xff300000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x1>;
			xlnx,ipi-id = <0>;
			xlnx,ipi-buf-index = <2>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi1: ipi@ff310000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 33 4>;
			reg = <0x0 0xff310000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x100>;
			xlnx,ipi-id = <1>;
			xlnx,ipi-buf-index = <0>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi2: ipi@ff320000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 34 4>;
			reg = <0x0 0xff320000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x200>;
			xlnx,ipi-id = <2>;
			xlnx,ipi-buf-index = <1>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi3: ipi@ff330000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			reg = <0x0 0xff330000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x10000>;
			xlnx,ipi-id = <3>;
			xlnx,ipi-buf-index = <7>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi4: ipi@ff331000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			reg = <0x0 0xff331000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x20000U>;
			xlnx,ipi-id = <4>;
			xlnx,ipi-buf-index = <7>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi5: ipi@ff332000 {
			compatible = "xlnx,zynqmp-ipi-mailbox";
			status = "disabled";
			reg = <0x0 0xff332000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x40000>;
			xlnx,ipi-id = <5>;
			xlnx,ipi-buf-index = <7>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi6: ipi@ff333000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			reg = <0x0 0xff333000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x80000>;
			xlnx,ipi-id = <6>;
			xlnx,ipi-buf-index = <7>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi7: ipi@ff340000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 29 4>;
			reg = <0x0 0xff340000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x1000000>;
			xlnx,ipi-id = <7>;
			xlnx,ipi-buf-index = <3>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;
		};

		ipi8: ipi@ff350000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 30 4>;
			reg = <0x0 0xff350000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x2000000>;
			xlnx,ipi-id = <8>;
			xlnx,ipi-buf-index = <4>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;

		};

		ipi9: ipi@ff360000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 31 4>;
			reg = <0x0 0xff360000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x4000000>;
			xlnx,ipi-id = <9>;
			xlnx,ipi-buf-index = <5>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;

		};

		ipi10: ipi@ff370000 {
			status = "disabled";
			compatible = "xlnx,zynqmp-ipi-mailbox";
			interrupt-parent = <&imux>;
			interrupts = <0 32 4>;
			reg = <0x0 0xff370000 0x0 0x20>;
			xlnx,ipi-bitmask = <0x8000000>;
			xlnx,ipi-id = <10>;
			xlnx,ipi-buf-index = <5>;
			#address-cells = <2>;
			#size-cells = <2>;
			bootph-all;
			ranges;

		};
	};

	amba_xppu: indirect-bus@1 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                lpd_xppu: xppu@ff980000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff980000 0x0 0x1000>;
                        status = "disabled";
                };
	};
};
