

================================================================
== Vivado HLS Report for 'secure_enclave_key_store_aes_gcm_cipher'
================================================================
* Date:           Sun Jan  8 14:28:36 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_key_store
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  618497|  618497|  618497|  618497|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  618496|  618496|       151|          -|          -|  4096|    no    |
        | + Loop 1.1  |     128|     128|         1|          -|          -|   128|    no    |
        | + Loop 1.2  |     128|     128|         1|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!encrypt_read)
	25  / (encrypt_read)
24 --> 
	2  / (exitcond_i_i7)
	24  / (!exitcond_i_i7)
25 --> 
	2  / (exitcond_i_i)
	25  / (!exitcond_i_i)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: encrypt_read [1/1] 0.00ns
:0  %encrypt_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %encrypt)

ST_1: hash_key_V_read [1/1] 0.00ns
:1  %hash_key_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %hash_key_V)

ST_1: counter_V_read [1/1] 0.00ns
:2  %counter_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %counter_V)

ST_1: key_V_read [1/1] 0.00ns
:3  %key_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %key_V)

ST_1: stg_30 [1/1] 1.57ns
:4  br label %ghash_iteration.exit


 <State 2>: 2.18ns
ST_2: p_Val2_s [1/1] 0.00ns
ghash_iteration.exit:0  %p_Val2_s = phi i128 [ %counter_V_read, %0 ], [ %agg_result_V_i, %5 ], [ %agg_result_V_i, %3 ]

ST_2: lhs_V_3 [1/1] 0.00ns
ghash_iteration.exit:1  %lhs_V_3 = phi i128 [ 0, %0 ], [ %agg_result_V_i_i3, %5 ], [ %agg_result_V_i_i, %3 ]

ST_2: encrypt_iterations [1/1] 0.00ns
ghash_iteration.exit:2  %encrypt_iterations = phi i13 [ 0, %0 ], [ %encrypt_iterations_1, %5 ], [ %encrypt_iterations_1, %3 ]

ST_2: exitcond [1/1] 2.18ns
ghash_iteration.exit:3  %exitcond = icmp eq i13 %encrypt_iterations, -4096

ST_2: empty [1/1] 0.00ns
ghash_iteration.exit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_2: encrypt_iterations_1 [1/1] 1.96ns
ghash_iteration.exit:5  %encrypt_iterations_1 = add i13 %encrypt_iterations, 1

ST_2: stg_37 [1/1] 0.00ns
ghash_iteration.exit:6  br i1 %exitcond, label %6, label %1

ST_2: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = trunc i128 %p_Val2_s to i1

ST_2: stg_39 [1/1] 0.00ns
:0  ret i128 %lhs_V_3


 <State 3>: 3.78ns
ST_3: tmp_i_cast [1/1] 0.00ns
:1  %tmp_i_cast = zext i1 %tmp_6 to i6

ST_3: r_V_14 [1/1] 1.37ns
:2  %r_V_14 = xor i6 %tmp_i_cast, -31

ST_3: agg_result_V_i [1/1] 0.00ns
:3  %agg_result_V_i = zext i6 %r_V_14 to i128

ST_3: encrypted_counter_out_V [20/20] 2.41ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 4>: 7.87ns
ST_4: encrypted_counter_out_V [19/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 5>: 7.87ns
ST_5: encrypted_counter_out_V [18/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 6>: 7.87ns
ST_6: encrypted_counter_out_V [17/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 7>: 7.87ns
ST_7: encrypted_counter_out_V [16/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 8>: 7.87ns
ST_8: encrypted_counter_out_V [15/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 9>: 7.87ns
ST_9: encrypted_counter_out_V [14/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 10>: 7.87ns
ST_10: encrypted_counter_out_V [13/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 11>: 7.87ns
ST_11: encrypted_counter_out_V [12/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 12>: 7.87ns
ST_12: encrypted_counter_out_V [11/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 13>: 7.87ns
ST_13: encrypted_counter_out_V [10/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 14>: 7.87ns
ST_14: encrypted_counter_out_V [9/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 15>: 7.87ns
ST_15: encrypted_counter_out_V [8/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 16>: 7.87ns
ST_16: encrypted_counter_out_V [7/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 17>: 7.87ns
ST_17: encrypted_counter_out_V [6/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 18>: 7.87ns
ST_18: encrypted_counter_out_V [5/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 19>: 7.87ns
ST_19: encrypted_counter_out_V [4/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 20>: 7.87ns
ST_20: encrypted_counter_out_V [3/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 21>: 7.87ns
ST_21: encrypted_counter_out_V [2/20] 7.87ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)


 <State 22>: 6.50ns
ST_22: encrypted_counter_out_V [1/20] 6.50ns
:4  %encrypted_counter_out_V = call fastcc i128 @secure_enclave_key_store_aes(i128 %agg_result_V_i, i128 %key_V_read)

ST_22: tmp [1/1] 0.00ns
:5  %tmp = zext i13 %encrypt_iterations to i64

ST_22: data_in_V_addr [1/1] 0.00ns
:6  %data_in_V_addr = getelementptr [256 x i128]* %data_in_V, i64 0, i64 %tmp

ST_22: rhs_V [2/2] 2.71ns
:7  %rhs_V = load i128* %data_in_V_addr, align 8


 <State 23>: 7.02ns
ST_23: rhs_V [1/2] 2.71ns
:7  %rhs_V = load i128* %data_in_V_addr, align 8

ST_23: r_V_15 [1/1] 1.37ns
:8  %r_V_15 = xor i128 %rhs_V, %encrypted_counter_out_V

ST_23: data_out_V_addr [1/1] 0.00ns
:9  %data_out_V_addr = getelementptr [256 x i128]* %data_out_V, i64 0, i64 %tmp

ST_23: stg_69 [1/1] 2.71ns
:10  store i128 %r_V_15, i128* %data_out_V_addr, align 16

ST_23: stg_70 [1/1] 0.00ns
:11  br i1 %encrypt_read, label %2, label %4

ST_23: r_V [1/1] 1.37ns
:0  %r_V = xor i128 %rhs_V, %lhs_V_3

ST_23: stg_72 [1/1] 1.57ns
:1  br label %5

ST_23: r_V_16 [1/1] 1.37ns
:0  %r_V_16 = xor i128 %r_V_15, %lhs_V_3

ST_23: stg_74 [1/1] 1.57ns
:1  br label %3


 <State 24>: 2.74ns
ST_24: agg_result_V_i_i3 [1/1] 0.00ns
:0  %agg_result_V_i_i3 = phi i128 [ 0, %4 ], [ %agg_result_V_0_r_V_i_i1, %._crit_edge.i.i16 ]

ST_24: lhs_V_5 [1/1] 0.00ns
:1  %lhs_V_5 = phi i128 [ 0, %4 ], [ %lhs_V_r_V_i_i1, %._crit_edge.i.i16 ]

ST_24: rhs_V_4 [1/1] 0.00ns
:2  %rhs_V_4 = phi i128 [ %r_V, %4 ], [ %r_V_13, %._crit_edge.i.i16 ]

ST_24: i_assign_1 [1/1] 0.00ns
:3  %i_assign_1 = phi i8 [ 0, %4 ], [ %i_4, %._crit_edge.i.i16 ]

ST_24: i_assign_1_cast1 [1/1] 0.00ns
:4  %i_assign_1_cast1 = zext i8 %i_assign_1 to i32

ST_24: exitcond_i_i7 [1/1] 2.00ns
:5  %exitcond_i_i7 = icmp eq i8 %i_assign_1, -128

ST_24: empty_10 [1/1] 0.00ns
:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_24: i_4 [1/1] 1.72ns
:7  %i_4 = add i8 %i_assign_1, 1

ST_24: stg_83 [1/1] 0.00ns
:8  br i1 %exitcond_i_i7, label %ghash_iteration.exit, label %._crit_edge.i.i16

ST_24: tmp_8 [1/1] 0.00ns
._crit_edge.i.i16:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %hash_key_V_read, i32 %i_assign_1_cast1)

ST_24: z_V_1 [1/1] 1.37ns
._crit_edge.i.i16:1  %z_V_1 = xor i128 %lhs_V_5, %rhs_V_4

ST_24: agg_result_V_0_r_V_i_i1 [1/1] 1.37ns
._crit_edge.i.i16:2  %agg_result_V_0_r_V_i_i1 = select i1 %tmp_8, i128 %z_V_1, i128 %agg_result_V_i_i3

ST_24: lhs_V_r_V_i_i1 [1/1] 1.37ns
._crit_edge.i.i16:3  %lhs_V_r_V_i_i1 = select i1 %tmp_8, i128 %z_V_1, i128 %lhs_V_5

ST_24: r_V_8 [1/1] 0.00ns
._crit_edge.i.i16:4  %r_V_8 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V_4, i32 1, i32 127)

ST_24: r_V_13 [1/1] 0.00ns
._crit_edge.i.i16:5  %r_V_13 = zext i127 %r_V_8 to i128

ST_24: stg_90 [1/1] 0.00ns
._crit_edge.i.i16:6  br label %5


 <State 25>: 2.74ns
ST_25: agg_result_V_i_i [1/1] 0.00ns
:0  %agg_result_V_i_i = phi i128 [ 0, %2 ], [ %agg_result_V_0_r_V_i_i, %._crit_edge.i.i ]

ST_25: lhs_V_4 [1/1] 0.00ns
:1  %lhs_V_4 = phi i128 [ 0, %2 ], [ %lhs_V_r_V_i_i, %._crit_edge.i.i ]

ST_25: rhs_V_3 [1/1] 0.00ns
:2  %rhs_V_3 = phi i128 [ %r_V_16, %2 ], [ %r_V_11, %._crit_edge.i.i ]

ST_25: i_assign [1/1] 0.00ns
:3  %i_assign = phi i8 [ 0, %2 ], [ %i, %._crit_edge.i.i ]

ST_25: i_assign_cast2 [1/1] 0.00ns
:4  %i_assign_cast2 = zext i8 %i_assign to i32

ST_25: exitcond_i_i [1/1] 2.00ns
:5  %exitcond_i_i = icmp eq i8 %i_assign, -128

ST_25: empty_9 [1/1] 0.00ns
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_25: i [1/1] 1.72ns
:7  %i = add i8 %i_assign, 1

ST_25: stg_99 [1/1] 0.00ns
:8  br i1 %exitcond_i_i, label %ghash_iteration.exit, label %._crit_edge.i.i

ST_25: tmp_7 [1/1] 0.00ns
._crit_edge.i.i:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %hash_key_V_read, i32 %i_assign_cast2)

ST_25: z_V [1/1] 1.37ns
._crit_edge.i.i:1  %z_V = xor i128 %lhs_V_4, %rhs_V_3

ST_25: agg_result_V_0_r_V_i_i [1/1] 1.37ns
._crit_edge.i.i:2  %agg_result_V_0_r_V_i_i = select i1 %tmp_7, i128 %z_V, i128 %agg_result_V_i_i

ST_25: lhs_V_r_V_i_i [1/1] 1.37ns
._crit_edge.i.i:3  %lhs_V_r_V_i_i = select i1 %tmp_7, i128 %z_V, i128 %lhs_V_4

ST_25: r_V_6 [1/1] 0.00ns
._crit_edge.i.i:4  %r_V_6 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V_3, i32 1, i32 127)

ST_25: r_V_11 [1/1] 0.00ns
._crit_edge.i.i:5  %r_V_11 = zext i127 %r_V_6 to i128

ST_25: stg_106 [1/1] 0.00ns
._crit_edge.i.i:6  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ counter_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash_key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ encrypt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sboxes_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ sboxes_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
encrypt_read            (read             ) [ 00111111111111111111111111]
hash_key_V_read         (read             ) [ 00111111111111111111111111]
counter_V_read          (read             ) [ 01111111111111111111111111]
key_V_read              (read             ) [ 00111111111111111111111111]
stg_30                  (br               ) [ 01111111111111111111111111]
p_Val2_s                (phi              ) [ 00100000000000000000000000]
lhs_V_3                 (phi              ) [ 00111111111111111111111100]
encrypt_iterations      (phi              ) [ 00111111111111111111111000]
exitcond                (icmp             ) [ 00111111111111111111111111]
empty                   (speclooptripcount) [ 00000000000000000000000000]
encrypt_iterations_1    (add              ) [ 01111111111111111111111111]
stg_37                  (br               ) [ 00000000000000000000000000]
tmp_6                   (trunc            ) [ 00010000000000000000000000]
stg_39                  (ret              ) [ 00000000000000000000000000]
tmp_i_cast              (zext             ) [ 00000000000000000000000000]
r_V_14                  (xor              ) [ 00000000000000000000000000]
agg_result_V_i          (zext             ) [ 01101111111111111111111111]
encrypted_counter_out_V (call             ) [ 00000000000000000000000100]
tmp                     (zext             ) [ 00000000000000000000000100]
data_in_V_addr          (getelementptr    ) [ 00000000000000000000000100]
rhs_V                   (load             ) [ 00000000000000000000000000]
r_V_15                  (xor              ) [ 00000000000000000000000000]
data_out_V_addr         (getelementptr    ) [ 00000000000000000000000000]
stg_69                  (store            ) [ 00000000000000000000000000]
stg_70                  (br               ) [ 00000000000000000000000000]
r_V                     (xor              ) [ 00111111111111111111111111]
stg_72                  (br               ) [ 00111111111111111111111111]
r_V_16                  (xor              ) [ 00111111111111111111111111]
stg_74                  (br               ) [ 00111111111111111111111111]
agg_result_V_i_i3       (phi              ) [ 01100000000000000000000011]
lhs_V_5                 (phi              ) [ 00000000000000000000000010]
rhs_V_4                 (phi              ) [ 00000000000000000000000010]
i_assign_1              (phi              ) [ 00000000000000000000000010]
i_assign_1_cast1        (zext             ) [ 00000000000000000000000000]
exitcond_i_i7           (icmp             ) [ 00111111111111111111111111]
empty_10                (speclooptripcount) [ 00000000000000000000000000]
i_4                     (add              ) [ 00111111111111111111111111]
stg_83                  (br               ) [ 01111111111111111111111111]
tmp_8                   (bitselect        ) [ 00000000000000000000000000]
z_V_1                   (xor              ) [ 00000000000000000000000000]
agg_result_V_0_r_V_i_i1 (select           ) [ 00111111111111111111111111]
lhs_V_r_V_i_i1          (select           ) [ 00111111111111111111111111]
r_V_8                   (partselect       ) [ 00000000000000000000000000]
r_V_13                  (zext             ) [ 00111111111111111111111111]
stg_90                  (br               ) [ 00111111111111111111111111]
agg_result_V_i_i        (phi              ) [ 01100000000000000000000011]
lhs_V_4                 (phi              ) [ 00000000000000000000000001]
rhs_V_3                 (phi              ) [ 00000000000000000000000001]
i_assign                (phi              ) [ 00000000000000000000000001]
i_assign_cast2          (zext             ) [ 00000000000000000000000000]
exitcond_i_i            (icmp             ) [ 00111111111111111111111111]
empty_9                 (speclooptripcount) [ 00000000000000000000000000]
i                       (add              ) [ 00111111111111111111111111]
stg_99                  (br               ) [ 01111111111111111111111111]
tmp_7                   (bitselect        ) [ 00000000000000000000000000]
z_V                     (xor              ) [ 00000000000000000000000000]
agg_result_V_0_r_V_i_i  (select           ) [ 00111111111111111111111111]
lhs_V_r_V_i_i           (select           ) [ 00111111111111111111111111]
r_V_6                   (partselect       ) [ 00000000000000000000000000]
r_V_11                  (zext             ) [ 00111111111111111111111111]
stg_106                 (br               ) [ 00111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hash_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="encrypt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sboxes_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sboxes_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sboxes_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_2"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sboxes_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sboxes_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_4"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sboxes_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_5"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sboxes_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_6"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sboxes_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_7"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sboxes_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_8"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sboxes_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_9"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sboxes_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_10"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sboxes_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_11"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sboxes_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_12"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sboxes_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_13"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sboxes_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_14"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sboxes_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_15"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sboxes_16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_16"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sboxes_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_17"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sboxes_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_18"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sboxes_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes_19"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_enclave_key_store_aes"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="encrypt_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="encrypt_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hash_key_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hash_key_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="counter_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="key_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_in_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_V_addr/22 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/22 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_out_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="1"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_V_addr/23 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stg_69_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="128" slack="0"/>
<pin id="136" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_69/23 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_Val2_s_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_s_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="6" slack="1"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="lhs_V_3_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="128" slack="1"/>
<pin id="151" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="lhs_V_3_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="128" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="128" slack="1"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="6" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="encrypt_iterations_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="1"/>
<pin id="165" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="encrypt_iterations (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="encrypt_iterations_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="13" slack="0"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="encrypt_iterations/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="agg_result_V_i_i3_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="1"/>
<pin id="179" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i_i3 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="agg_result_V_i_i3_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="128" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i_i3/24 "/>
</bind>
</comp>

<comp id="190" class="1005" name="lhs_V_5_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="1"/>
<pin id="192" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_5 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="lhs_V_5_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="128" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_5/24 "/>
</bind>
</comp>

<comp id="201" class="1005" name="rhs_V_4_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs_V_4 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="rhs_V_4_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="127" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_4/24 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_assign_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_assign_1_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign_1/24 "/>
</bind>
</comp>

<comp id="221" class="1005" name="agg_result_V_i_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="1"/>
<pin id="223" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="agg_result_V_i_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="128" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i_i/25 "/>
</bind>
</comp>

<comp id="234" class="1005" name="lhs_V_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="1"/>
<pin id="236" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_4 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="lhs_V_4_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="128" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_4/25 "/>
</bind>
</comp>

<comp id="245" class="1005" name="rhs_V_3_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs_V_3 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="rhs_V_3_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="127" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_3/25 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_assign_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_assign_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/25 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_secure_enclave_key_store_aes_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="128" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="0" index="2" bw="128" slack="2"/>
<pin id="269" dir="0" index="3" bw="8" slack="0"/>
<pin id="270" dir="0" index="4" bw="8" slack="0"/>
<pin id="271" dir="0" index="5" bw="8" slack="0"/>
<pin id="272" dir="0" index="6" bw="8" slack="0"/>
<pin id="273" dir="0" index="7" bw="8" slack="0"/>
<pin id="274" dir="0" index="8" bw="8" slack="0"/>
<pin id="275" dir="0" index="9" bw="8" slack="0"/>
<pin id="276" dir="0" index="10" bw="8" slack="0"/>
<pin id="277" dir="0" index="11" bw="8" slack="0"/>
<pin id="278" dir="0" index="12" bw="8" slack="0"/>
<pin id="279" dir="0" index="13" bw="8" slack="0"/>
<pin id="280" dir="0" index="14" bw="8" slack="0"/>
<pin id="281" dir="0" index="15" bw="8" slack="0"/>
<pin id="282" dir="0" index="16" bw="8" slack="0"/>
<pin id="283" dir="0" index="17" bw="8" slack="0"/>
<pin id="284" dir="0" index="18" bw="8" slack="0"/>
<pin id="285" dir="0" index="19" bw="8" slack="0"/>
<pin id="286" dir="0" index="20" bw="8" slack="0"/>
<pin id="287" dir="0" index="21" bw="8" slack="0"/>
<pin id="288" dir="0" index="22" bw="8" slack="0"/>
<pin id="289" dir="1" index="23" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="encrypted_counter_out_V/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exitcond_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="0" index="1" bw="13" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="encrypt_iterations_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="encrypt_iterations_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="0"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_i_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="r_V_14_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_14/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="agg_result_V_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="20"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_V_15_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="0" index="1" bw="128" slack="1"/>
<pin id="349" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_15/23 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="128" slack="0"/>
<pin id="354" dir="0" index="1" bw="128" slack="21"/>
<pin id="355" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/23 "/>
</bind>
</comp>

<comp id="358" class="1004" name="r_V_16_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="128" slack="0"/>
<pin id="360" dir="0" index="1" bw="128" slack="21"/>
<pin id="361" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_16/23 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_assign_1_cast1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_1_cast1/24 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond_i_i7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i7/24 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/24 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="128" slack="23"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/24 "/>
</bind>
</comp>

<comp id="387" class="1004" name="z_V_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="128" slack="0"/>
<pin id="389" dir="0" index="1" bw="128" slack="0"/>
<pin id="390" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_V_1/24 "/>
</bind>
</comp>

<comp id="393" class="1004" name="agg_result_V_0_r_V_i_i1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="128" slack="0"/>
<pin id="396" dir="0" index="2" bw="128" slack="0"/>
<pin id="397" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_r_V_i_i1/24 "/>
</bind>
</comp>

<comp id="401" class="1004" name="lhs_V_r_V_i_i1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="128" slack="0"/>
<pin id="404" dir="0" index="2" bw="128" slack="0"/>
<pin id="405" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_r_V_i_i1/24 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="127" slack="0"/>
<pin id="411" dir="0" index="1" bw="128" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="0" index="3" bw="8" slack="0"/>
<pin id="414" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/24 "/>
</bind>
</comp>

<comp id="419" class="1004" name="r_V_13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="127" slack="0"/>
<pin id="421" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_13/24 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_assign_cast2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast2/25 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond_i_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/25 "/>
</bind>
</comp>

<comp id="433" class="1004" name="i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/25 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="128" slack="23"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/25 "/>
</bind>
</comp>

<comp id="446" class="1004" name="z_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="128" slack="0"/>
<pin id="448" dir="0" index="1" bw="128" slack="0"/>
<pin id="449" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_V/25 "/>
</bind>
</comp>

<comp id="452" class="1004" name="agg_result_V_0_r_V_i_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="128" slack="0"/>
<pin id="455" dir="0" index="2" bw="128" slack="0"/>
<pin id="456" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_r_V_i_i/25 "/>
</bind>
</comp>

<comp id="460" class="1004" name="lhs_V_r_V_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="128" slack="0"/>
<pin id="463" dir="0" index="2" bw="128" slack="0"/>
<pin id="464" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_r_V_i_i/25 "/>
</bind>
</comp>

<comp id="468" class="1004" name="r_V_6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="127" slack="0"/>
<pin id="470" dir="0" index="1" bw="128" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/25 "/>
</bind>
</comp>

<comp id="478" class="1004" name="r_V_11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="127" slack="0"/>
<pin id="480" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/25 "/>
</bind>
</comp>

<comp id="482" class="1005" name="encrypt_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="22"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="encrypt_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="hash_key_V_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="128" slack="23"/>
<pin id="488" dir="1" index="1" bw="128" slack="23"/>
</pin_list>
<bind>
<opset="hash_key_V_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="counter_V_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="128" slack="1"/>
<pin id="494" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="counter_V_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="key_V_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="128" slack="2"/>
<pin id="499" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="key_V_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="encrypt_iterations_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="encrypt_iterations_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_6_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="agg_result_V_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="1"/>
<pin id="518" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i "/>
</bind>
</comp>

<comp id="523" class="1005" name="encrypted_counter_out_V_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="1"/>
<pin id="525" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="encrypted_counter_out_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="533" class="1005" name="data_in_V_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_V_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="r_V_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="1"/>
<pin id="540" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="r_V_16_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="128" slack="1"/>
<pin id="545" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="agg_result_V_0_r_V_i_i1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="128" slack="0"/>
<pin id="558" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_V_0_r_V_i_i1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="lhs_V_r_V_i_i1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="128" slack="0"/>
<pin id="563" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_r_V_i_i1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="r_V_13_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="128" slack="0"/>
<pin id="568" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="574" class="1005" name="i_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="579" class="1005" name="agg_result_V_0_r_V_i_i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="128" slack="0"/>
<pin id="581" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_V_0_r_V_i_i "/>
</bind>
</comp>

<comp id="584" class="1005" name="lhs_V_r_V_i_i_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="128" slack="0"/>
<pin id="586" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_r_V_i_i "/>
</bind>
</comp>

<comp id="589" class="1005" name="r_V_11_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="128" slack="0"/>
<pin id="591" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="153" pin="6"/><net_sink comp="149" pin=0"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="167" pin="6"/><net_sink comp="163" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="265" pin=8"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="265" pin=10"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="265" pin=11"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="265" pin=12"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="265" pin=13"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="265" pin=14"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="265" pin=15"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="265" pin=16"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="265" pin=17"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="265" pin=18"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="265" pin=19"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="265" pin=20"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="265" pin=21"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="265" pin=22"/></net>

<net id="315"><net_src comp="167" pin="6"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="167" pin="6"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="141" pin="6"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="344"><net_src comp="163" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="350"><net_src comp="121" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="346" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="356"><net_src comp="121" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="149" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="149" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="214" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="214" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="214" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="80" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="364" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="194" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="204" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="380" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="182" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="380" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="387" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="194" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="204" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="409" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="258" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="258" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="258" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="423" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="238" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="248" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="439" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="226" pin="4"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="439" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="238" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="248" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="481"><net_src comp="468" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="90" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="96" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="495"><net_src comp="102" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="500"><net_src comp="108" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="508"><net_src comp="317" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="514"><net_src comp="323" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="519"><net_src comp="336" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="526"><net_src comp="265" pin="23"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="531"><net_src comp="341" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="536"><net_src comp="114" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="541"><net_src comp="352" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="546"><net_src comp="358" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="554"><net_src comp="374" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="559"><net_src comp="393" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="564"><net_src comp="401" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="569"><net_src comp="419" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="577"><net_src comp="433" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="582"><net_src comp="452" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="587"><net_src comp="460" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="592"><net_src comp="478" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="248" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {23 }
 - Input state : 
	Port: secure_enclave_key_store_aes_gcm_cipher : key_V | {1 }
	Port: secure_enclave_key_store_aes_gcm_cipher : data_in_V | {22 23 }
	Port: secure_enclave_key_store_aes_gcm_cipher : counter_V | {1 }
	Port: secure_enclave_key_store_aes_gcm_cipher : hash_key_V | {1 }
	Port: secure_enclave_key_store_aes_gcm_cipher : encrypt | {1 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_1 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_2 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_3 | {4 5 6 7 8 10 11 12 14 15 16 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_4 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_5 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_6 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_7 | {4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_8 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_9 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_10 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_11 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_12 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_13 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_14 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_15 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_16 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_17 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_18 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: secure_enclave_key_store_aes_gcm_cipher : sboxes_19 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		encrypt_iterations_1 : 1
		stg_37 : 2
		tmp_6 : 1
		stg_39 : 1
	State 3
		r_V_14 : 1
		agg_result_V_i : 1
		encrypted_counter_out_V : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		data_in_V_addr : 1
		rhs_V : 2
	State 23
		r_V_15 : 1
		stg_69 : 1
		r_V : 1
		r_V_16 : 1
	State 24
		i_assign_1_cast1 : 1
		exitcond_i_i7 : 1
		i_4 : 1
		stg_83 : 2
		tmp_8 : 2
		z_V_1 : 1
		agg_result_V_0_r_V_i_i1 : 3
		lhs_V_r_V_i_i1 : 3
		r_V_8 : 1
		r_V_13 : 2
	State 25
		i_assign_cast2 : 1
		exitcond_i_i : 1
		i : 1
		stg_99 : 2
		tmp_7 : 2
		z_V : 1
		agg_result_V_0_r_V_i_i : 3
		lhs_V_r_V_i_i : 3
		r_V_6 : 1
		r_V_11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   | grp_secure_enclave_key_store_aes_fu_265 |  314.2  |   3600  |  10416  |
|----------|-----------------------------------------|---------|---------|---------|
|          |              r_V_14_fu_330              |    0    |    0    |    8    |
|          |              r_V_15_fu_346              |    0    |    0    |   188   |
|    xor   |                r_V_fu_352               |    0    |    0    |   188   |
|          |              r_V_16_fu_358              |    0    |    0    |   188   |
|          |               z_V_1_fu_387              |    0    |    0    |   188   |
|          |                z_V_fu_446               |    0    |    0    |   188   |
|----------|-----------------------------------------|---------|---------|---------|
|          |      agg_result_V_0_r_V_i_i1_fu_393     |    0    |    0    |   128   |
|  select  |          lhs_V_r_V_i_i1_fu_401          |    0    |    0    |   128   |
|          |      agg_result_V_0_r_V_i_i_fu_452      |    0    |    0    |   128   |
|          |           lhs_V_r_V_i_i_fu_460          |    0    |    0    |   128   |
|----------|-----------------------------------------|---------|---------|---------|
|          |       encrypt_iterations_1_fu_317       |    0    |    0    |    13   |
|    add   |                i_4_fu_374               |    0    |    0    |    8    |
|          |                 i_fu_433                |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             exitcond_fu_311             |    0    |    0    |    5    |
|   icmp   |           exitcond_i_i7_fu_368          |    0    |    0    |    3    |
|          |           exitcond_i_i_fu_427           |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         encrypt_read_read_fu_90         |    0    |    0    |    0    |
|   read   |        hash_key_V_read_read_fu_96       |    0    |    0    |    0    |
|          |        counter_V_read_read_fu_102       |    0    |    0    |    0    |
|          |          key_V_read_read_fu_108         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |               tmp_6_fu_323              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            tmp_i_cast_fu_327            |    0    |    0    |    0    |
|          |          agg_result_V_i_fu_336          |    0    |    0    |    0    |
|          |                tmp_fu_341               |    0    |    0    |    0    |
|   zext   |         i_assign_1_cast1_fu_364         |    0    |    0    |    0    |
|          |              r_V_13_fu_419              |    0    |    0    |    0    |
|          |          i_assign_cast2_fu_423          |    0    |    0    |    0    |
|          |              r_V_11_fu_478              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_8_fu_380              |    0    |    0    |    0    |
|          |               tmp_7_fu_439              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|               r_V_8_fu_409              |    0    |    0    |    0    |
|          |               r_V_6_fu_468              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |  314.2  |   3600  |  11916  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|agg_result_V_0_r_V_i_i1_reg_556|   128  |
| agg_result_V_0_r_V_i_i_reg_579|   128  |
|   agg_result_V_i_i3_reg_177   |   128  |
|    agg_result_V_i_i_reg_221   |   128  |
|     agg_result_V_i_reg_516    |   128  |
|     counter_V_read_reg_492    |   128  |
|     data_in_V_addr_reg_533    |    8   |
|  encrypt_iterations_1_reg_505 |   13   |
|   encrypt_iterations_reg_163  |   13   |
|      encrypt_read_reg_482     |    1   |
|encrypted_counter_out_V_reg_523|   128  |
|    hash_key_V_read_reg_486    |   128  |
|          i_4_reg_551          |    8   |
|       i_assign_1_reg_210      |    8   |
|        i_assign_reg_254       |    8   |
|           i_reg_574           |    8   |
|       key_V_read_reg_497      |   128  |
|        lhs_V_3_reg_149        |   128  |
|        lhs_V_4_reg_234        |   128  |
|        lhs_V_5_reg_190        |   128  |
|     lhs_V_r_V_i_i1_reg_561    |   128  |
|     lhs_V_r_V_i_i_reg_584     |   128  |
|        p_Val2_s_reg_138       |   128  |
|         r_V_11_reg_589        |   128  |
|         r_V_13_reg_566        |   128  |
|         r_V_16_reg_543        |   128  |
|          r_V_reg_538          |   128  |
|        rhs_V_3_reg_245        |   128  |
|        rhs_V_4_reg_201        |   128  |
|         tmp_6_reg_511         |    1   |
|          tmp_reg_528          |   64   |
+-------------------------------+--------+
|             Total             |  2820  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_121            |  p0  |   2  |   8  |   16   ||    8    |
|             lhs_V_3_reg_149             |  p0  |   2  |  128 |   256  ||   128   |
|        encrypt_iterations_reg_163       |  p0  |   2  |  13  |   26   ||    13   |
|        agg_result_V_i_i3_reg_177        |  p0  |   2  |  128 |   256  ||   128   |
|         agg_result_V_i_i_reg_221        |  p0  |   2  |  128 |   256  ||   128   |
| grp_secure_enclave_key_store_aes_fu_265 |  p1  |   2  |   6  |   12   ||    6    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   822  ||  9.426  ||   411   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   314  |  3600  |  11916 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   411  |
|  Register |    -   |  2820  |    -   |
+-----------+--------+--------+--------+
|   Total   |   323  |  6420  |  12327 |
+-----------+--------+--------+--------+
