{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530130620529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530130620529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 14:17:00 2018 " "Processing started: Wed Jun 27 14:17:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530130620529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530130620529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530130620529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530130620976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch_ROM " "Found design unit 1: ROM-arch_ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530130621859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-arch_ALU_8 " "Found design unit 1: ALU_8-arch_ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530130621869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch_RAM " "Found design unit 1: RAM-arch_RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621879 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530130621879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530130621879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530130621919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valueOutput ALU_CTRL.vhd(8) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(8): used implicit default value for signal \"valueOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryOut ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"carryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regAddr ALU_CTRL.vhd(36) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(36): used implicit default value for signal \"regAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regdIN ALU_CTRL.vhd(37) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(37): used implicit default value for signal \"regdIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoBuffer ALU_CTRL.vhd(71) " "VHDL Process Statement warning at ALU_CTRL.vhd(71): signal \"CoBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regdOUT ALU_CTRL.vhd(81) " "VHDL Process Statement warning at ALU_CTRL.vhd(81): signal \"regdOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W ALU_CTRL.vhd(85) " "VHDL Process Statement warning at ALU_CTRL.vhd(85): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regS ALU_CTRL.vhd(86) " "VHDL Process Statement warning at ALU_CTRL.vhd(86): signal \"regS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regAddress ALU_CTRL.vhd(87) " "VHDL Process Statement warning at ALU_CTRL.vhd(87): signal \"regAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regResult ALU_CTRL.vhd(94) " "VHDL Process Statement warning at ALU_CTRL.vhd(94): signal \"regResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regResult ALU_CTRL.vhd(98) " "VHDL Process Statement warning at ALU_CTRL.vhd(98): signal \"regResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regCo ALU_CTRL.vhd(106) " "VHDL Process Statement warning at ALU_CTRL.vhd(106): signal \"regCo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regZo ALU_CTRL.vhd(107) " "VHDL Process Statement warning at ALU_CTRL.vhd(107): signal \"regZo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"W\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAddress ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regAddress\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carryIn ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"carryIn\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regWE ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regWE\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621929 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regS ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regS\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regB ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regB\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regW ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regW\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regOp ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"regOp\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CoBuffer ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"CoBuffer\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zout ALU_CTRL.vhd(59) " "VHDL Process Statement warning at ALU_CTRL.vhd(59): inferring latch(es) for signal or variable \"Zout\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout ALU_CTRL.vhd(59) " "Inferred latch for \"Zout\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CoBuffer ALU_CTRL.vhd(59) " "Inferred latch for \"CoBuffer\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOp\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regOp\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regW\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"regW\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"regB\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regS\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regS\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.resultToW ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.resultToW\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.moveToRegisters ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.moveToRegisters\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.progMemRead ALU_CTRL.vhd(59) " "Inferred latch for \"prox_estado.progMemRead\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWE ALU_CTRL.vhd(59) " "Inferred latch for \"regWE\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryIn ALU_CTRL.vhd(59) " "Inferred latch for \"carryIn\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[8\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[9\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[10\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[11\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[12\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] ALU_CTRL.vhd(59) " "Inferred latch for \"IR\[13\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAddress\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"regAddress\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621939 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[4\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[5\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[6\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] ALU_CTRL.vhd(59) " "Inferred latch for \"W\[7\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[0\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[1\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[2\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] ALU_CTRL.vhd(59) " "Inferred latch for \"PC\[3\]\" at ALU_CTRL.vhd(59)" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621949 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8 ALU_8:XALU " "Elaborating entity \"ALU_8\" for hierarchy \"ALU_8:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530130621979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530130621979 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(20) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530130621979 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530130621989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:XRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:XRAM\"" {  } { { "ALU_CTRL.vhd" "XRAM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530130622009 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:XRAM\|ram_s " "RAM logic \"RAM:XRAM\|ram_s\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram_s" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1530130622229 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1530130622229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_8:XALU\|preR\[8\] " "Latch ALU_8:XALU\|preR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regOp\[2\] " "Ports D and ENA on the latch are fed by the same signal regOp\[2\]" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530130622599 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530130622599 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[0\] GND " "Pin \"valueOutput\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[1\] GND " "Pin \"valueOutput\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[2\] GND " "Pin \"valueOutput\[2\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[3\] GND " "Pin \"valueOutput\[3\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[4\] GND " "Pin \"valueOutput\[4\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[5\] GND " "Pin \"valueOutput\[5\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[6\] GND " "Pin \"valueOutput\[6\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[7\] GND " "Pin \"valueOutput\[7\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|valueOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530130622669 "|ALU_CTRL|carryOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530130622669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530130623049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530130623049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530130623259 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530130623259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530130623259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530130623259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530130623319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 14:17:03 2018 " "Processing ended: Wed Jun 27 14:17:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530130623319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530130623319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530130623319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530130623319 ""}
