module fsm_module ( 
    input clk,
    input reset,
    input start,
    output reg out1,
    output reg out2
);

parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100, deadlock_state = 3'b101;
reg [2:0] current_state, next_state;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= S0;
        out1 <= 0;
        out2 <= 0;
    end else begin
        current_state <= next_state;
        case (current_state)
            S0: begin
                if (start)
                    next_state <= S1;
                else
                    next_state <= deadlock_state;
            end
            S1: begin
                out1 <= 1;
                out2 <= 0;
                next_state <= S2;
            end
            S2: begin
                out1 <= 0;
                out2 <= 1;
                next_state <= S3;
            end
            S3: begin
                out1 <= 1;
                out2 <= 1;
                next_state <= S4;
            end
            S4: begin
                out1 <= 1;
                out2 <= 0;
                next_state <= S0;
            end
            deadlock_state: begin
                out1 <= 0;
                out2 <= 0;
                next_state <= deadlock_state;
            end
        endcase
    end
end

endmodule