$date
	Wed Nov 22 12:39:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Seven_segment_tb $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var wire 7 % LED_out [6:0] $end
$var reg 1 & clk $end
$var reg 16 ' producto [15:0] $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 16 ) producto [15:0] $end
$var wire 1 ( rst $end
$var reg 7 * LED_out [6:0] $end
$var reg 1 $ d0 $end
$var reg 1 # d1 $end
$var reg 1 " d2 $end
$var reg 1 ! d3 $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b1 +
b1 *
b0 )
1(
b0 '
0&
b1 %
1$
0#
0"
0!
$end
#10
1#
0$
b10 +
b1 ,
b110 %
b110 *
b1001000110100 '
b1001000110100 )
0(
1&
#20
b1111 %
b1111 *
b101011001111000 '
b101011001111000 )
0&
#30
1"
0#
b11 +
b10 ,
b1000 %
b1000 *
b1001101010111100 '
b1001101010111100 )
1&
#40
b110000 %
b110000 *
b1101111011110000 '
b1101111011110000 )
0&
#50
b1 %
b1 *
1!
0"
b0 +
b11 ,
1&
