[  {
    "instr": "li t0, 0",
    "pc": "0x00400004",
    "regs": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "li t1, 5",
    "pc": "0x00400008",
    "regs": [0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "addi t0, t0, 1",
    "pc": "0x0040000c",
    "regs": [0,0,0,0,0,1,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "blt t0, t1, 0x400008",
    "pc": "0x00400008",
    "regs": [0,0,0,0,0,1,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "addi t0, t0, 1",
    "pc": "0x0040000c",
    "regs": [0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "blt t0, t1, 0x400008",
    "pc": "0x00400008",
    "regs": [0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "addi t0, t0, 1",
    "pc": "0x0040000c",
    "regs": [0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "blt t0, t1, 0x400008",
    "pc": "0x00400008",
    "regs": [0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "addi t0, t0, 1",
    "pc": "0x0040000c",
    "regs": [0,0,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "blt t0, t1, 0x400008",
    "pc": "0x00400008",
    "regs": [0,0,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "addi t0, t0, 1",
    "pc": "0x0040000c",
    "regs": [0,0,0,0,0,5,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  },
  {
    "instr": "blt t0, t1, 0x400008",
    "pc": "0x00400010",
    "regs": [0,0,0,0,0,5,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
    "mem": null
  }
]
