# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do C4M1P5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/C4M1P5 {C:/AlteraPrj/C4M1P5/de10_lite_golden_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:25 on Jul 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/C4M1P5" C:/AlteraPrj/C4M1P5/de10_lite_golden_top.v 
# -- Compiling module DE10_LITE_Golden_Top
# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 10:59:25 on Jul 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/C4M1P5/BCD_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:25 on Jul 09,2025
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/C4M1P5/BCD_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCD_Adder
# -- Compiling architecture Behavioral of BCD_Adder
# End time: 10:59:25 on Jul 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/AlteraPrj/C4M1P5/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:25 on Jul 09,2025
# vcom -reportprogress 300 -93 -work work C:/AlteraPrj/C4M1P5/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture Structural of Full_Adder
# End time: 10:59:25 on Jul 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE10_LITE_Golden_Top
# vsim -gui -l msim_transcript work.DE10_LITE_Golden_Top 
# Start time: 10:59:32 on Jul 09,2025
# Loading work.DE10_LITE_Golden_Top
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd_adder(behavioral)
# Loading work.full_adder(structural)
# ** Warning: (vsim-8683) Uninitialized out port /DE10_LITE_Golden_Top/u1/LEDR(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /DE10_LITE_Golden_Top/u1/LEDR(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /DE10_LITE_Golden_Top/u1/LEDR(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /DE10_LITE_Golden_Top/u1/LEDR(5) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/A
# Can't move the Now cursor.
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/B
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Cin
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/LEDR
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Sum
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 0001 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 0001 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/Cin 1 0
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /DE10_LITE_Golden_Top/u1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /DE10_LITE_Golden_Top/u1
add wave -position 1  sim:/DE10_LITE_Golden_Top/u1/HEX5
add wave -position 3  sim:/DE10_LITE_Golden_Top/u1/HEX3
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/HEX0
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/HEX1
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/Cout
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/C1
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/C2
add wave -position end  sim:/DE10_LITE_Golden_Top/u1/C3
add wave -position 2  sim:/DE10_LITE_Golden_Top/u1/A_int
add wave -position 3  sim:/DE10_LITE_Golden_Top/u1/A_Invalid
add wave -position 6  sim:/DE10_LITE_Golden_Top/u1/B_int
add wave -position 7  sim:/DE10_LITE_Golden_Top/u1/B_Invalid
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1001 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1001 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1011 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1000 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 0101 0
run
force -freeze sim:/DE10_LITE_Golden_Top/u1/A 1100 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/B 1010 0
force -freeze sim:/DE10_LITE_Golden_Top/u1/Cin 0 0
run
set PrefMain(saveFile) { C4M1P5}
#  C4M1P5
# End time: 11:15:55 on Jul 09,2025, Elapsed time: 0:16:23
# Errors: 1, Warnings: 13
