[INF:CM0023] Creating log file ../../build/regression/PartSelect3/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<87> s<86> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<t> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:9>
n<> u<4> t<Port> p<5> l<1:10> el<1:10>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:9> el<1:11>
n<> u<6> t<Module_nonansi_header> p<84> c<2> s<49> l<1:1> el<1:12>
n<> u<7> t<IntVec_TypeLogic> p<38> s<17> l<2:1> el<2:6>
n<3> u<8> t<IntConst> p<9> l<2:8> el<2:9>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:8> el<2:9>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:8> el<2:9>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:8> el<2:9>
n<0> u<12> t<IntConst> p<13> l<2:10> el<2:11>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:10> el<2:11>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:10> el<2:11>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:10> el<2:11>
n<> u<16> t<Constant_range> p<17> c<11> l<2:8> el<2:11>
n<> u<17> t<Packed_dimension> p<38> c<16> s<27> l<2:7> el<2:12>
n<3> u<18> t<IntConst> p<19> l<2:13> el<2:14>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:13> el<2:14>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:13> el<2:14>
n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<2:13> el<2:14>
n<0> u<22> t<IntConst> p<23> l<2:15> el<2:16>
n<> u<23> t<Primary_literal> p<24> c<22> l<2:15> el<2:16>
n<> u<24> t<Constant_primary> p<25> c<23> l<2:15> el<2:16>
n<> u<25> t<Constant_expression> p<26> c<24> l<2:15> el<2:16>
n<> u<26> t<Constant_range> p<27> c<21> l<2:13> el<2:16>
n<> u<27> t<Packed_dimension> p<38> c<26> s<37> l<2:12> el<2:17>
n<7> u<28> t<IntConst> p<29> l<2:18> el<2:19>
n<> u<29> t<Primary_literal> p<30> c<28> l<2:18> el<2:19>
n<> u<30> t<Constant_primary> p<31> c<29> l<2:18> el<2:19>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<2:18> el<2:19>
n<0> u<32> t<IntConst> p<33> l<2:20> el<2:21>
n<> u<33> t<Primary_literal> p<34> c<32> l<2:20> el<2:21>
n<> u<34> t<Constant_primary> p<35> c<33> l<2:20> el<2:21>
n<> u<35> t<Constant_expression> p<36> c<34> l<2:20> el<2:21>
n<> u<36> t<Constant_range> p<37> c<31> l<2:18> el<2:21>
n<> u<37> t<Packed_dimension> p<38> c<36> l<2:17> el<2:22>
n<> u<38> t<Data_type> p<42> c<7> s<41> l<2:1> el<2:22>
n<state_d> u<39> t<StringConst> p<40> l<2:23> el<2:30>
n<> u<40> t<Variable_decl_assignment> p<41> c<39> l<2:23> el<2:30>
n<> u<41> t<List_of_variable_decl_assignments> p<42> c<40> l<2:23> el<2:30>
n<> u<42> t<Variable_declaration> p<43> c<38> l<2:1> el<2:31>
n<> u<43> t<Data_declaration> p<44> c<42> l<2:1> el<2:31>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<2:1> el<2:31>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<2:1> el<2:31>
n<> u<46> t<Module_common_item> p<47> c<45> l<2:1> el<2:31>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<2:1> el<2:31>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<2:1> el<2:31>
n<> u<49> t<Module_item> p<84> c<48> s<83> l<2:1> el<2:31>
n<state_d> u<50> t<StringConst> p<51> l<3:8> el<3:15>
n<> u<51> t<Ps_or_hierarchical_identifier> p<72> c<50> s<71> l<3:8> el<3:15>
n<2> u<52> t<IntConst> p<53> l<3:16> el<3:17>
n<> u<53> t<Primary_literal> p<54> c<52> l<3:16> el<3:17>
n<> u<54> t<Constant_primary> p<55> c<53> l<3:16> el<3:17>
n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<3:16> el<3:17>
n<3> u<56> t<IntConst> p<57> l<3:19> el<3:20>
n<> u<57> t<Primary_literal> p<58> c<56> l<3:19> el<3:20>
n<> u<58> t<Constant_primary> p<59> c<57> l<3:19> el<3:20>
n<> u<59> t<Constant_expression> p<60> c<58> l<3:19> el<3:20>
n<> u<60> t<Constant_bit_select> p<71> c<55> s<70> l<3:15> el<3:21>
n<7> u<61> t<IntConst> p<62> l<3:22> el<3:23>
n<> u<62> t<Primary_literal> p<63> c<61> l<3:22> el<3:23>
n<> u<63> t<Constant_primary> p<64> c<62> l<3:22> el<3:23>
n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<3:22> el<3:23>
n<0> u<65> t<IntConst> p<66> l<3:24> el<3:25>
n<> u<66> t<Primary_literal> p<67> c<65> l<3:24> el<3:25>
n<> u<67> t<Constant_primary> p<68> c<66> l<3:24> el<3:25>
n<> u<68> t<Constant_expression> p<69> c<67> l<3:24> el<3:25>
n<> u<69> t<Constant_range> p<70> c<64> l<3:22> el<3:25>
n<> u<70> t<Constant_part_select_range> p<71> c<69> l<3:22> el<3:25>
n<> u<71> t<Constant_select> p<72> c<60> l<3:15> el<3:26>
n<> u<72> t<Net_lvalue> p<77> c<51> s<76> l<3:8> el<3:26>
n<8'b10101010> u<73> t<IntConst> p<74> l<3:29> el<3:40>
n<> u<74> t<Primary_literal> p<75> c<73> l<3:29> el<3:40>
n<> u<75> t<Primary> p<76> c<74> l<3:29> el<3:40>
n<> u<76> t<Expression> p<77> c<75> l<3:29> el<3:40>
n<> u<77> t<Net_assignment> p<78> c<72> l<3:8> el<3:40>
n<> u<78> t<List_of_net_assignments> p<79> c<77> l<3:8> el<3:40>
n<> u<79> t<Continuous_assign> p<80> c<78> l<3:1> el<3:41>
n<> u<80> t<Module_common_item> p<81> c<79> l<3:1> el<3:41>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<3:1> el<3:41>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<3:1> el<3:41>
n<> u<83> t<Module_item> p<84> c<82> l<3:1> el<3:41>
n<> u<84> t<Module_declaration> p<85> c<6> l<1:1> el<4:10>
n<> u<85> t<Description> p<86> c<84> l<1:1> el<4:10>
n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<4:10>
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PartSelect3/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PartSelect3/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PartSelect3/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@t)
  |vpiFullName:work@t
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.state_d), line:2:23, endln:2:30
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
    |vpiName:state_d
    |vpiFullName:work@t.state_d
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:3:8, endln:3:40
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:29, endln:3:40
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:40
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@t.state_d), line:3:8, endln:3:26
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:40
      |vpiName:state_d
      |vpiFullName:work@t.state_d
      |vpiIndex:
      \_constant: , line:3:16, endln:3:17
        |vpiParent:
        \_var_select: (work@t.state_d), line:3:8, endln:3:26
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:3:19, endln:3:20
        |vpiParent:
        \_var_select: (work@t.state_d), line:3:8, endln:3:26
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiIndex:
      \_part_select: , line:3:22, endln:3:25
        |vpiParent:
        \_var_select: (work@t.state_d), line:3:8, endln:3:26
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:3:22, endln:3:23
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
  |vpiName:work@t
  |vpiVariables:
  \_logic_var: (work@t.state_d), line:2:23, endln:2:30
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:2:1, endln:2:22
      |vpiRange:
      \_range: , line:2:7, endln:2:12
        |vpiLeftRange:
        \_constant: , line:2:8, endln:2:9
          |vpiParent:
          \_range: , line:2:7, endln:2:12
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:10, endln:2:11
          |vpiParent:
          \_range: , line:2:7, endln:2:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:12, endln:2:17
        |vpiLeftRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:12, endln:2:17
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:15, endln:2:16
          |vpiParent:
          \_range: , line:2:12, endln:2:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:17, endln:2:22
        |vpiLeftRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:17, endln:2:22
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:20, endln:2:21
          |vpiParent:
          \_range: , line:2:17, endln:2:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:state_d
    |vpiFullName:work@t.state_d
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:2:7, endln:2:12
      |vpiLeftRange:
      \_constant: , line:2:8, endln:2:9
        |vpiParent:
        \_range: , line:2:7, endln:2:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:10, endln:2:11
        |vpiParent:
        \_range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:12, endln:2:17
      |vpiLeftRange:
      \_constant: , line:2:13, endln:2:14
        |vpiParent:
        \_range: , line:2:12, endln:2:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:15, endln:2:16
        |vpiParent:
        \_range: , line:2:12, endln:2:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:17, endln:2:22
      |vpiLeftRange:
      \_constant: , line:2:18, endln:2:19
        |vpiParent:
        \_range: , line:2:17, endln:2:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:20, endln:2:21
        |vpiParent:
        \_range: , line:2:17, endln:2:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:3:8, endln:3:40
    |vpiParent:
    \_module: work@t (work@t), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:29, endln:3:40
    |vpiLhs:
    \_var_select: (work@t.state_d), line:3:8, endln:3:26
      |vpiParent:
      \_cont_assign: , line:3:8, endln:3:40
      |vpiName:state_d
      |vpiFullName:work@t.state_d
      |vpiIndex:
      \_constant: , line:3:16, endln:3:17
      |vpiIndex:
      \_constant: , line:3:19, endln:3:20
      |vpiIndex:
      \_part_select: , line:3:22, endln:3:25
        |vpiParent:
        \_ref_obj: (work@t.state_d.state_d)
          |vpiParent:
          \_var_select: (work@t.state_d), line:3:8, endln:3:26
          |vpiName:state_d
          |vpiFullName:work@t.state_d.state_d
          |vpiActual:
          \_logic_var: (work@t.state_d), line:2:23, endln:2:30
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:3:22, endln:3:23
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelect3/dut.sv | ${SURELOG_DIR}/build/regression/PartSelect3/roundtrip/dut_000.sv | 2 | 4 | 

