#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x115bc60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x115bdf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1166b40 .functor NOT 1, L_0x1191220, C4<0>, C4<0>, C4<0>;
L_0x1190f80 .functor XOR 1, L_0x1190e20, L_0x1190ee0, C4<0>, C4<0>;
L_0x1191110 .functor XOR 1, L_0x1190f80, L_0x1191040, C4<0>, C4<0>;
v0x118d3d0_0 .net *"_ivl_10", 0 0, L_0x1191040;  1 drivers
v0x118d4d0_0 .net *"_ivl_12", 0 0, L_0x1191110;  1 drivers
v0x118d5b0_0 .net *"_ivl_2", 0 0, L_0x118f3c0;  1 drivers
v0x118d670_0 .net *"_ivl_4", 0 0, L_0x1190e20;  1 drivers
v0x118d750_0 .net *"_ivl_6", 0 0, L_0x1190ee0;  1 drivers
v0x118d880_0 .net *"_ivl_8", 0 0, L_0x1190f80;  1 drivers
v0x118d960_0 .net "a", 0 0, v0x118a370_0;  1 drivers
v0x118da00_0 .net "b", 0 0, v0x118a410_0;  1 drivers
v0x118daa0_0 .net "c", 0 0, v0x118a4b0_0;  1 drivers
v0x118db40_0 .var "clk", 0 0;
v0x118dbe0_0 .net "d", 0 0, v0x118a5f0_0;  1 drivers
v0x118dc80_0 .net "q_dut", 0 0, L_0x1190b90;  1 drivers
v0x118dd20_0 .net "q_ref", 0 0, L_0x1166bb0;  1 drivers
v0x118ddc0_0 .var/2u "stats1", 159 0;
v0x118de60_0 .var/2u "strobe", 0 0;
v0x118df00_0 .net "tb_match", 0 0, L_0x1191220;  1 drivers
v0x118dfc0_0 .net "tb_mismatch", 0 0, L_0x1166b40;  1 drivers
v0x118e080_0 .net "wavedrom_enable", 0 0, v0x118a6e0_0;  1 drivers
v0x118e120_0 .net "wavedrom_title", 511 0, v0x118a780_0;  1 drivers
L_0x118f3c0 .concat [ 1 0 0 0], L_0x1166bb0;
L_0x1190e20 .concat [ 1 0 0 0], L_0x1166bb0;
L_0x1190ee0 .concat [ 1 0 0 0], L_0x1190b90;
L_0x1191040 .concat [ 1 0 0 0], L_0x1166bb0;
L_0x1191220 .cmp/eeq 1, L_0x118f3c0, L_0x1191110;
S_0x115bf80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x115bdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1147ea0 .functor OR 1, v0x118a370_0, v0x118a410_0, C4<0>, C4<0>;
L_0x115c6e0 .functor OR 1, v0x118a4b0_0, v0x118a5f0_0, C4<0>, C4<0>;
L_0x1166bb0 .functor AND 1, L_0x1147ea0, L_0x115c6e0, C4<1>, C4<1>;
v0x1166db0_0 .net *"_ivl_0", 0 0, L_0x1147ea0;  1 drivers
v0x1166e50_0 .net *"_ivl_2", 0 0, L_0x115c6e0;  1 drivers
v0x1147ff0_0 .net "a", 0 0, v0x118a370_0;  alias, 1 drivers
v0x1148090_0 .net "b", 0 0, v0x118a410_0;  alias, 1 drivers
v0x11897f0_0 .net "c", 0 0, v0x118a4b0_0;  alias, 1 drivers
v0x1189900_0 .net "d", 0 0, v0x118a5f0_0;  alias, 1 drivers
v0x11899c0_0 .net "q", 0 0, L_0x1166bb0;  alias, 1 drivers
S_0x1189b20 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x115bdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x118a370_0 .var "a", 0 0;
v0x118a410_0 .var "b", 0 0;
v0x118a4b0_0 .var "c", 0 0;
v0x118a550_0 .net "clk", 0 0, v0x118db40_0;  1 drivers
v0x118a5f0_0 .var "d", 0 0;
v0x118a6e0_0 .var "wavedrom_enable", 0 0;
v0x118a780_0 .var "wavedrom_title", 511 0;
E_0x1156c00/0 .event negedge, v0x118a550_0;
E_0x1156c00/1 .event posedge, v0x118a550_0;
E_0x1156c00 .event/or E_0x1156c00/0, E_0x1156c00/1;
E_0x1156e50 .event posedge, v0x118a550_0;
E_0x11409f0 .event negedge, v0x118a550_0;
S_0x1189e70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1189b20;
 .timescale -12 -12;
v0x118a070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x118a170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1189b20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x118a8e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x115bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x118e450 .functor NOT 1, v0x118a410_0, C4<0>, C4<0>, C4<0>;
L_0x118e4e0 .functor AND 1, v0x118a370_0, L_0x118e450, C4<1>, C4<1>;
L_0x118e570 .functor NOT 1, v0x118a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x118e5e0 .functor AND 1, L_0x118e4e0, L_0x118e570, C4<1>, C4<1>;
L_0x118e6d0 .functor AND 1, L_0x118e5e0, v0x118a5f0_0, C4<1>, C4<1>;
L_0x118e790 .functor NOT 1, v0x118a370_0, C4<0>, C4<0>, C4<0>;
L_0x118e840 .functor AND 1, L_0x118e790, v0x118a410_0, C4<1>, C4<1>;
L_0x118e900 .functor NOT 1, v0x118a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x118e9c0 .functor AND 1, L_0x118e840, L_0x118e900, C4<1>, C4<1>;
L_0x118ead0 .functor AND 1, L_0x118e9c0, v0x118a5f0_0, C4<1>, C4<1>;
L_0x118ebf0 .functor OR 1, L_0x118e6d0, L_0x118ead0, C4<0>, C4<0>;
L_0x118ecb0 .functor NOT 1, v0x118a370_0, C4<0>, C4<0>, C4<0>;
L_0x118ed90 .functor AND 1, L_0x118ecb0, v0x118a410_0, C4<1>, C4<1>;
L_0x118ee50 .functor AND 1, L_0x118ed90, v0x118a4b0_0, C4<1>, C4<1>;
L_0x118ed20 .functor NOT 1, v0x118a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x118ef90 .functor AND 1, L_0x118ee50, L_0x118ed20, C4<1>, C4<1>;
L_0x118f130 .functor OR 1, L_0x118ebf0, L_0x118ef90, C4<0>, C4<0>;
L_0x118f240 .functor NOT 1, v0x118a410_0, C4<0>, C4<0>, C4<0>;
L_0x118f460 .functor AND 1, v0x118a370_0, L_0x118f240, C4<1>, C4<1>;
L_0x118f630 .functor AND 1, L_0x118f460, v0x118a4b0_0, C4<1>, C4<1>;
L_0x118f8b0 .functor AND 1, L_0x118f630, v0x118a5f0_0, C4<1>, C4<1>;
L_0x118fa80 .functor OR 1, L_0x118f130, L_0x118f8b0, C4<0>, C4<0>;
L_0x118fc50 .functor AND 1, v0x118a370_0, v0x118a410_0, C4<1>, C4<1>;
L_0x118fcc0 .functor NOT 1, v0x118a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x118fe00 .functor AND 1, L_0x118fc50, L_0x118fcc0, C4<1>, C4<1>;
L_0x118ff10 .functor AND 1, L_0x118fe00, v0x118a5f0_0, C4<1>, C4<1>;
L_0x11900b0 .functor OR 1, L_0x118fa80, L_0x118ff10, C4<0>, C4<0>;
L_0x11901c0 .functor AND 1, v0x118a370_0, v0x118a410_0, C4<1>, C4<1>;
L_0x1190320 .functor AND 1, L_0x11901c0, v0x118a4b0_0, C4<1>, C4<1>;
L_0x11903e0 .functor NOT 1, v0x118a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1190550 .functor AND 1, L_0x1190320, L_0x11903e0, C4<1>, C4<1>;
L_0x1190660 .functor OR 1, L_0x11900b0, L_0x1190550, C4<0>, C4<0>;
L_0x1190880 .functor AND 1, v0x118a370_0, v0x118a410_0, C4<1>, C4<1>;
L_0x11908f0 .functor AND 1, L_0x1190880, v0x118a4b0_0, C4<1>, C4<1>;
L_0x1190ad0 .functor AND 1, L_0x11908f0, v0x118a5f0_0, C4<1>, C4<1>;
L_0x1190b90 .functor OR 1, L_0x1190660, L_0x1190ad0, C4<0>, C4<0>;
v0x118abd0_0 .net *"_ivl_0", 0 0, L_0x118e450;  1 drivers
v0x118acb0_0 .net *"_ivl_10", 0 0, L_0x118e790;  1 drivers
v0x118ad90_0 .net *"_ivl_12", 0 0, L_0x118e840;  1 drivers
v0x118ae80_0 .net *"_ivl_14", 0 0, L_0x118e900;  1 drivers
v0x118af60_0 .net *"_ivl_16", 0 0, L_0x118e9c0;  1 drivers
v0x118b090_0 .net *"_ivl_18", 0 0, L_0x118ead0;  1 drivers
v0x118b170_0 .net *"_ivl_2", 0 0, L_0x118e4e0;  1 drivers
v0x118b250_0 .net *"_ivl_20", 0 0, L_0x118ebf0;  1 drivers
v0x118b330_0 .net *"_ivl_22", 0 0, L_0x118ecb0;  1 drivers
v0x118b410_0 .net *"_ivl_24", 0 0, L_0x118ed90;  1 drivers
v0x118b4f0_0 .net *"_ivl_26", 0 0, L_0x118ee50;  1 drivers
v0x118b5d0_0 .net *"_ivl_28", 0 0, L_0x118ed20;  1 drivers
v0x118b6b0_0 .net *"_ivl_30", 0 0, L_0x118ef90;  1 drivers
v0x118b790_0 .net *"_ivl_32", 0 0, L_0x118f130;  1 drivers
v0x118b870_0 .net *"_ivl_34", 0 0, L_0x118f240;  1 drivers
v0x118b950_0 .net *"_ivl_36", 0 0, L_0x118f460;  1 drivers
v0x118ba30_0 .net *"_ivl_38", 0 0, L_0x118f630;  1 drivers
v0x118bb10_0 .net *"_ivl_4", 0 0, L_0x118e570;  1 drivers
v0x118bbf0_0 .net *"_ivl_40", 0 0, L_0x118f8b0;  1 drivers
v0x118bcd0_0 .net *"_ivl_42", 0 0, L_0x118fa80;  1 drivers
v0x118bdb0_0 .net *"_ivl_44", 0 0, L_0x118fc50;  1 drivers
v0x118be90_0 .net *"_ivl_46", 0 0, L_0x118fcc0;  1 drivers
v0x118bf70_0 .net *"_ivl_48", 0 0, L_0x118fe00;  1 drivers
v0x118c050_0 .net *"_ivl_50", 0 0, L_0x118ff10;  1 drivers
v0x118c130_0 .net *"_ivl_52", 0 0, L_0x11900b0;  1 drivers
v0x118c210_0 .net *"_ivl_54", 0 0, L_0x11901c0;  1 drivers
v0x118c2f0_0 .net *"_ivl_56", 0 0, L_0x1190320;  1 drivers
v0x118c3d0_0 .net *"_ivl_58", 0 0, L_0x11903e0;  1 drivers
v0x118c4b0_0 .net *"_ivl_6", 0 0, L_0x118e5e0;  1 drivers
v0x118c590_0 .net *"_ivl_60", 0 0, L_0x1190550;  1 drivers
v0x118c670_0 .net *"_ivl_62", 0 0, L_0x1190660;  1 drivers
v0x118c750_0 .net *"_ivl_64", 0 0, L_0x1190880;  1 drivers
v0x118c830_0 .net *"_ivl_66", 0 0, L_0x11908f0;  1 drivers
v0x118cb20_0 .net *"_ivl_68", 0 0, L_0x1190ad0;  1 drivers
v0x118cc00_0 .net *"_ivl_8", 0 0, L_0x118e6d0;  1 drivers
v0x118cce0_0 .net "a", 0 0, v0x118a370_0;  alias, 1 drivers
v0x118cd80_0 .net "b", 0 0, v0x118a410_0;  alias, 1 drivers
v0x118ce70_0 .net "c", 0 0, v0x118a4b0_0;  alias, 1 drivers
v0x118cf60_0 .net "d", 0 0, v0x118a5f0_0;  alias, 1 drivers
v0x118d050_0 .net "q", 0 0, L_0x1190b90;  alias, 1 drivers
S_0x118d1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x115bdf0;
 .timescale -12 -12;
E_0x11569a0 .event anyedge, v0x118de60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x118de60_0;
    %nor/r;
    %assign/vec4 v0x118de60_0, 0;
    %wait E_0x11569a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1189b20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a410_0, 0;
    %assign/vec4 v0x118a370_0, 0;
    %wait E_0x11409f0;
    %wait E_0x1156e50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a410_0, 0;
    %assign/vec4 v0x118a370_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1156c00;
    %load/vec4 v0x118a370_0;
    %load/vec4 v0x118a410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x118a4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x118a5f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a410_0, 0;
    %assign/vec4 v0x118a370_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x118a170;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1156c00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x118a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118a410_0, 0;
    %assign/vec4 v0x118a370_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x115bdf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118de60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x115bdf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x118db40_0;
    %inv;
    %store/vec4 v0x118db40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x115bdf0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x118a550_0, v0x118dfc0_0, v0x118d960_0, v0x118da00_0, v0x118daa0_0, v0x118dbe0_0, v0x118dd20_0, v0x118dc80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x115bdf0;
T_7 ;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x115bdf0;
T_8 ;
    %wait E_0x1156c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118ddc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ddc0_0, 4, 32;
    %load/vec4 v0x118df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ddc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118ddc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ddc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x118dd20_0;
    %load/vec4 v0x118dd20_0;
    %load/vec4 v0x118dc80_0;
    %xor;
    %load/vec4 v0x118dd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ddc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x118ddc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118ddc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit3/iter0/response46/top_module.sv";
