# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 15:24:31  June 29, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		APE_Test_System_FPGA_Firmware_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY APE_Test_System_FPGA_Firmware
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:24:31  JUNE 29, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name VHDL_FILE ../scr/Version_RX_UASRT.vhd
set_global_assignment -name VHDL_FILE ../scr/Version_Logger.vhd
set_global_assignment -name VHDL_FILE ../scr/Version_Ascii.vhd
set_global_assignment -name VHDL_FILE ../scr/SPI_Output_Handler.vhd
set_global_assignment -name VHDL_FILE ../scr/SPI_IO_Driver.vhd
set_global_assignment -name VHDL_FILE ../scr/SPI_Input_Handler.vhd
set_global_assignment -name VHDL_FILE ../scr/SPI_Analog_Handler.vhd
set_global_assignment -name VHDL_FILE ../scr/SPI_Analog_Driver.vhd
set_global_assignment -name VHDL_FILE ../scr/Real_Time_Clock_I2C_Handler.vhd
set_global_assignment -name VHDL_FILE ../scr/myfifo8.vhd
set_global_assignment -name VHDL_FILE ../scr/Main_Mux.vhd
set_global_assignment -name VHDL_FILE ../scr/Main_Demux.vhd
set_global_assignment -name VHDL_FILE ../scr/I2C_Driver.vhd
set_global_assignment -name VHDL_FILE ../scr/Baud_Rate_Generator.vhd
set_global_assignment -name VHDL_FILE ../scr/APE_Test_System_FPGA_Firmware.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top