top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_mul_10ns_5ns_12_4_1
top_mul_mul_14s_5ns_14_4_1
top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
top_bin_conv_lb_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
top_fp_conv_outwords_V_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mac_muladd_20s_16s_28s_34_4_1
top_mac_muladd_12s_5ns_10ns_12_4_1
top_flow_control_loop_pipe_sequential_init
top_dmem_V_RAM_AUTO_1R1W
top_wt_mem_V_RAM_AUTO_1R1W
top_kh_mem_V_RAM_AUTO_1R1W
top_Pipeline_LOOP_DMEM_I
top_Pipeline_LOOP_WT_I
top_Pipeline_LOOP_KH_I
bin_conv_Pipeline_LOOP_WT_WORDS
bin_conv_Pipeline_LOOP_LOAD_WTS
bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
process_word_Pipeline_VITIS_LOOP_113_1
process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
process_word_Pipeline_VITIS_LOOP_142_4
process_word
bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
bin_conv_Pipeline_VITIS_LOOP_348_11
bin_conv_Pipeline_LOOP_ACC_PHASES_I
bin_conv_Pipeline_LOOP_BATCH_NORM
bin_conv
fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
fp_conv_Pipeline_LOOP_LOAD_WTS
fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
fp_conv_Pipeline_LOOP_OUTPUT
fp_conv
bin_dense_Pipeline_LOOP_DENSE_I
bin_dense
top_Pipeline_LOOP_DMEM_O
top
