<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>About — Nguyen Nguyen</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

  <nav>
    <a href="index.html" class="nav-name">Nguyen Nguyen</a>
    <ul class="nav-links">
      <li><a href="about.html" class="active">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <div class="page-wrap">
    <h1 class="page-title">About</h1>

    <div class="about-cols">

      <div class="main-col">
        <div class="bio">
          <p>I'm an Electrical Engineering student at the <strong>University of Notre Dame</strong>, graduating May 2026. My work sits at the intersection of <strong>ultra-low-power IC design</strong> and <strong>hardware verification</strong> — specifically, I spend most of my time building UVM testbenches and designing adiabatic circuits that recover energy rather than waste it.</p>
          <p>I've been a research assistant in Notre Dame's chip design group for the past two years, and an <strong>NDNano Undergraduate Research Fellow</strong> before that. I've also mentored several cohorts of undergrads through their first digital IC design projects.</p>
          <p>Outside the lab, I run the design side of <em>Strike Magazine</em> and help out with the Chinese Cultural Society.</p>
        </div>

        <span class="hand-label">interests</span>
        <ul class="simple-list">
          <li>Ultra-low-power and adiabatic integrated circuit design</li>
          <li>Hardware verification — UVM, constrained-random, coverage-driven methodologies</li>
          <li>Domain-specific architectures for ML and GeMM workloads</li>
          <li>FPGA prototyping and post-silicon validation</li>
          <li>Hardware/software co-design for compressed ML models</li>
        </ul>

        <span class="hand-label">education</span>
        <div class="edu-block">
          <div class="school">University of Notre Dame</div>
          <div class="deg">B.S. Electrical Engineering</div>
          <div class="meta">Notre Dame, IN &nbsp;·&nbsp; GPA 3.623 &nbsp;·&nbsp; May 2026</div>
        </div>

        <span class="hand-label">experience</span>
        <div class="exp-list">

          <div class="exp-item">
            <div class="exp-date">May 2025 — present</div>
            <div class="exp-role">Research Assistant</div>
            <div class="exp-org">University of Notre Dame</div>
            <ul class="exp-bullets">
              <li>UVM verification flow for ultra-low-power adiabatic MIPS processors, with clock-phase-aware BFMs synced to adiabatic timing.</li>
              <li>Constrained-random and self-checking environment achieving >95% functional coverage on adiabatic ALU.</li>
              <li>Automated regression infrastructure combining LLM-assisted coverpoint generation with Python post-processing.</li>
            </ul>
          </div>

          <div class="exp-item">
            <div class="exp-date">Aug 2024 — Apr 2025</div>
            <div class="exp-role">Research Assistant</div>
            <div class="exp-org">University of Notre Dame</div>
            <ul class="exp-bullets">
              <li>Implemented Bennett clocking and split-rail charge recovery into a 16-bit multicycle MIPS design.</li>
              <li>Designed standard cell library for adiabatic 16-bit MIPS processor in SkyWater 90nm.</li>
              <li>Scripted LVS batch runs and physical verification fixes with Shell and SKILL.</li>
            </ul>
          </div>

          <div class="exp-item">
            <div class="exp-date">Jan 2024 — Aug 2024</div>
            <div class="exp-role">NDNano Undergraduate Research Fellow</div>
            <div class="exp-org">University of Notre Dame</div>
            <ul class="exp-bullets">
              <li>FPGA test harness for post-silicon validation of adiabatic microprocessors.</li>
              <li>Custom microprocessor-to-PC datapath: on-chip BRAM buffer + UART protocol + PC-side data parsing.</li>
            </ul>
          </div>

          <div class="exp-item">
            <div class="exp-date">Aug 2024 — present</div>
            <div class="exp-role">Undergraduate Research Mentor</div>
            <div class="exp-org">University of Notre Dame</div>
            <ul class="exp-bullets">
              <li>Mentored 8+ undergrads across multiple cohorts in digital IC design and verification flow.</li>
            </ul>
          </div>

        </div>
      </div>

      <div class="sidebar">
        <div class="sidebar-polaroid">
          <img src="photo.jpg" alt="Nguyen Nguyen"
               onerror="this.style.display='none';this.nextElementSibling.style.display='flex';">
          <div class="sidebar-blank" style="display:none;">photo.jpg</div>
          <p class="cap">Notre Dame, 2025</p>
        </div>
      </div>

    </div>
  </div>

  <footer>
    <span>nnguyen4269@gmail.com</span>
    <span>© 2025</span>
  </footer>

</body>
</html>
