<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>cpu: xio.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">cpu
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xio_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xio.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga77214ca9e86c3739ea38691f13e910e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga77214ca9e86c3739ea38691f13e910e1">XIo_In8</a>(InputPtr)&#160;&#160;&#160;(*(volatile u8  *)(InputPtr))</td></tr>
<tr class="memdesc:ga77214ca9e86c3739ea38691f13e910e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an input operation for an 8-bit memory location by reading from the specified address and returning the value read from that address.  <a href="group__cpu__v2__9.html#ga77214ca9e86c3739ea38691f13e910e1"></a><br/></td></tr>
<tr class="separator:ga77214ca9e86c3739ea38691f13e910e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f29757b31950b0f8c8cb9dd7be1955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga79f29757b31950b0f8c8cb9dd7be1955">XIo_In16</a>(InputPtr)&#160;&#160;&#160;(*(volatile u16 *)(InputPtr))</td></tr>
<tr class="memdesc:ga79f29757b31950b0f8c8cb9dd7be1955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.  <a href="group__cpu__v2__9.html#ga79f29757b31950b0f8c8cb9dd7be1955"></a><br/></td></tr>
<tr class="separator:ga79f29757b31950b0f8c8cb9dd7be1955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb278c632d89f08d686a80f8b058b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga46edb278c632d89f08d686a80f8b058b">XIo_In32</a>(InputPtr)&#160;&#160;&#160;(*(volatile u32 *)(InputPtr))</td></tr>
<tr class="memdesc:ga46edb278c632d89f08d686a80f8b058b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.  <a href="group__cpu__v2__9.html#ga46edb278c632d89f08d686a80f8b058b"></a><br/></td></tr>
<tr class="separator:ga46edb278c632d89f08d686a80f8b058b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b478c4241641392001630b7a9dfe00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga1b478c4241641392001630b7a9dfe00e">XIo_Out8</a>(OutputPtr, Value)&#160;&#160;&#160;(*(volatile u8  *)((OutputPtr)) = (Value))</td></tr>
<tr class="memdesc:ga1b478c4241641392001630b7a9dfe00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an output operation for an 8-bit memory location by writing the specified value to the the specified address.  <a href="group__cpu__v2__9.html#ga1b478c4241641392001630b7a9dfe00e"></a><br/></td></tr>
<tr class="separator:ga1b478c4241641392001630b7a9dfe00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1547f1c4d29441aefad29fc0c34ae696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga1547f1c4d29441aefad29fc0c34ae696">XIo_Out16</a>(OutputPtr, Value)&#160;&#160;&#160;(*(volatile u16 *)((OutputPtr)) = (Value))</td></tr>
<tr class="memdesc:ga1547f1c4d29441aefad29fc0c34ae696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an output operation for a 16-bit memory location by writing the specified value to the the specified address.  <a href="group__cpu__v2__9.html#ga1547f1c4d29441aefad29fc0c34ae696"></a><br/></td></tr>
<tr class="separator:ga1547f1c4d29441aefad29fc0c34ae696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb79cdbd71863b04f9241d23ab0fe2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#gaeb79cdbd71863b04f9241d23ab0fe2b5">XIo_Out32</a>(OutputPtr, Value)&#160;&#160;&#160;(*(volatile u32 *)((OutputPtr)) = (Value))</td></tr>
<tr class="memdesc:gaeb79cdbd71863b04f9241d23ab0fe2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an output operation for a 32-bit memory location by writing the specified value to the the specified address.  <a href="group__cpu__v2__9.html#gaeb79cdbd71863b04f9241d23ab0fe2b5"></a><br/></td></tr>
<tr class="separator:gaeb79cdbd71863b04f9241d23ab0fe2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8c62ddb24cbd945c441e391677e5d248"><td class="memItemLeft" align="right" valign="top">typedef u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248">XIo_Address</a></td></tr>
<tr class="memdesc:ga8c62ddb24cbd945c441e391677e5d248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Typedef for an I/O address.  <a href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248"></a><br/></td></tr>
<tr class="separator:ga8c62ddb24cbd945c441e391677e5d248"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7c276f7853a003d8049c6adad4773ae2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga7c276f7853a003d8049c6adad4773ae2">XIo_EndianSwap16</a> (u16 Source, u16 *DestPtr)</td></tr>
<tr class="memdesc:ga7c276f7853a003d8049c6adad4773ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a 16-bit endian converion.  <a href="group__cpu__v2__9.html#ga7c276f7853a003d8049c6adad4773ae2"></a><br/></td></tr>
<tr class="separator:ga7c276f7853a003d8049c6adad4773ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83035e903e2b52fcbcb94cf918db8934"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga83035e903e2b52fcbcb94cf918db8934">XIo_EndianSwap32</a> (u32 Source, u32 *DestPtr)</td></tr>
<tr class="memdesc:ga83035e903e2b52fcbcb94cf918db8934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a 32-bit endian converion.  <a href="group__cpu__v2__9.html#ga83035e903e2b52fcbcb94cf918db8934"></a><br/></td></tr>
<tr class="separator:ga83035e903e2b52fcbcb94cf918db8934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b463b78a9248d71f676c364ce2ec22"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga42b463b78a9248d71f676c364ce2ec22">XIo_InSwap16</a> (<a class="el" href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248">XIo_Address</a> InAddress)</td></tr>
<tr class="memdesc:ga42b463b78a9248d71f676c364ce2ec22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an input operation for a 16-bit memory location by reading from the specified address and returning the byte-swapped value read from that address.  <a href="group__cpu__v2__9.html#ga42b463b78a9248d71f676c364ce2ec22"></a><br/></td></tr>
<tr class="separator:ga42b463b78a9248d71f676c364ce2ec22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c65f4b4f443280f23162edd174990c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#gab8c65f4b4f443280f23162edd174990c">XIo_InSwap32</a> (<a class="el" href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248">XIo_Address</a> InAddress)</td></tr>
<tr class="memdesc:gab8c65f4b4f443280f23162edd174990c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an input operation for a 32-bit memory location by reading from the specified address and returning the byte-swapped value read from that address.  <a href="group__cpu__v2__9.html#gab8c65f4b4f443280f23162edd174990c"></a><br/></td></tr>
<tr class="separator:gab8c65f4b4f443280f23162edd174990c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee2873e4af28accd786ae12bb5f6928"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga1ee2873e4af28accd786ae12bb5f6928">XIo_OutSwap16</a> (<a class="el" href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248">XIo_Address</a> OutAddress, u16 Value)</td></tr>
<tr class="memdesc:ga1ee2873e4af28accd786ae12bb5f6928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an output operation for a 16-bit memory location by writing the specified value to the the specified address.  <a href="group__cpu__v2__9.html#ga1ee2873e4af28accd786ae12bb5f6928"></a><br/></td></tr>
<tr class="separator:ga1ee2873e4af28accd786ae12bb5f6928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971e6eea5339739e84896a9e9274eb4d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__v2__9.html#ga971e6eea5339739e84896a9e9274eb4d">XIo_OutSwap32</a> (<a class="el" href="group__cpu__v2__9.html#ga8c62ddb24cbd945c441e391677e5d248">XIo_Address</a> OutAddress, u32 Value)</td></tr>
<tr class="memdesc:ga971e6eea5339739e84896a9e9274eb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs an output operation for a 32-bit memory location by writing the specified value to the the specified address.  <a href="group__cpu__v2__9.html#ga971e6eea5339739e84896a9e9274eb4d"></a><br/></td></tr>
<tr class="separator:ga971e6eea5339739e84896a9e9274eb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
