library ieee;

use ieee.std_logic_1164.all;

entity csr is 

	port(
	
		clk : in std_logic;
		reset : in std_logic;
		
		n : in std_logic;
		z : in std_logic;
		c : in std_logic;
		v : in std_logic;
		
		csr_out : out std_logic_vector (31 downto 0);
		
	);

end;

architecture csr_behave of csr is
begin
end;