Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
-debug_all +notimingcheck +nospecify +memcbk +define+VCS_WAVE +incdir+../../src -l \
com.log -f filelist
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu May 13 16:46:04 2021
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './div_tb.v'
Parsing design file '../../src/soc/core/div.v'
Parsing included file '../../src/defines.v'.
Back to file '../../src/soc/core/div.v'.
Top Level Modules:
       div_test
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 unique modules to generate
2 modules and 0 UDP read. 
recompiling package std
recompiling module div_test
All of 2 modules done
make[1]: Entering directory '/home/lj/ic/riscv_soc/testbench/div/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
objs/amcQw_d.o   _3745_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/lj/synopsys/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/home/lj/synopsys/vcs_2016.06/linux64/lib/libvirsim.so /home/lj/synopsys/vcs_2016.06/linux64/lib/liberrorinf.so \
/home/lj/synopsys/vcs_2016.06/linux64/lib/libsnpsmalloc.so    /home/lj/synopsys/vcs_2016.06/linux64/lib/libvcsnew.so \
/home/lj/synopsys/vcs_2016.06/linux64/lib/libsimprofile.so /home/lj/synopsys/vcs_2016.06/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/lj/synopsys/vcs_2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/home/lj/synopsys/vcs_2016.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/home/lj/ic/riscv_soc/testbench/div/csrc'
CPU time: .209 seconds to compile + .315 seconds to elab + .156 seconds to link
