###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:46:09 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.455
= Slack Time                   -3.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.885 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.588 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.468 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.386 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.213 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.731 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.087 | 
     | \tx_core/axi_master /U1036            | D v -> Y ^            | AOI22X1 | 0.294 | 0.407 |   6.379 |    2.494 | 
     | \tx_core/axi_master /U1038            | A ^ -> Y v            | NAND2X1 | 0.098 | 0.075 |   6.454 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [5] v |         | 0.098 | 0.001 |   6.455 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.448
= Slack Time                   -3.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.878 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.582 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.461 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.379 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.206 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.724 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.094 | 
     | \tx_core/axi_master /U975             | D v -> Y ^             | AOI22X1 | 0.283 | 0.387 |   6.359 |    2.481 | 
     | \tx_core/axi_master /U977             | A ^ -> Y v             | NAND2X1 | 0.107 | 0.088 |   6.447 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [25] v |         | 0.107 | 0.001 |   6.448 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.447
= Slack Time                   -3.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.877 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.580 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.460 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.378 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.205 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.723 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.095 | 
     | \tx_core/axi_master /U1018            | D v -> Y ^             | AOI22X1 | 0.301 | 0.422 |   6.393 |    2.517 | 
     | \tx_core/axi_master /U1020            | A ^ -> Y v             | NAND2X1 | 0.082 | 0.053 |   6.446 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [11] v |         | 0.082 | 0.000 |   6.447 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.442
= Slack Time                   -3.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.872 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.576 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.456 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.374 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.200 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.719 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.099 | 
     | \tx_core/axi_master /U981             | D v -> Y ^             | AOI22X1 | 0.274 | 0.377 |   6.348 |    2.476 | 
     | \tx_core/axi_master /U983             | A ^ -> Y v             | NAND2X1 | 0.112 | 0.093 |   6.441 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [23] v |         | 0.112 | 0.002 |   6.442 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.440
= Slack Time                   -3.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.870 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.573 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.453 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.371 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.198 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.716 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.102 | 
     | \tx_core/axi_master /U978             | D v -> Y ^             | AOI22X1 | 0.271 | 0.373 |   6.344 |    2.475 | 
     | \tx_core/axi_master /U980             | A ^ -> Y v             | NAND2X1 | 0.115 | 0.094 |   6.438 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [24] v |         | 0.115 | 0.002 |   6.440 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.439
= Slack Time                   -3.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.869 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.572 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.452 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.370 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.197 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.715 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.103 | 
     | \tx_core/axi_master /U965             | D v -> Y ^             | AOI22X1 | 0.279 | 0.391 |   6.363 |    2.494 | 
     | \tx_core/axi_master /U967             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.075 |   6.438 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [28] v |         | 0.100 | 0.001 |   6.439 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.438
= Slack Time                   -3.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.868 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.572 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.451 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.369 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.196 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.714 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.104 | 
     | \tx_core/axi_master /U984             | D v -> Y ^             | AOI22X1 | 0.275 | 0.378 |   6.350 |    2.481 | 
     | \tx_core/axi_master /U986             | A ^ -> Y v             | NAND2X1 | 0.108 | 0.087 |   6.437 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [22] v |         | 0.108 | 0.001 |   6.438 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.433
= Slack Time                   -3.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.863 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.567 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.447 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.365 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.191 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.710 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.108 | 
     | \tx_core/axi_master /U1030            | D v -> Y ^            | AOI22X1 | 0.282 | 0.398 |   6.370 |    2.507 | 
     | \tx_core/axi_master /U1032            | A ^ -> Y v            | NAND2X1 | 0.090 | 0.063 |   6.433 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [7] v |         | 0.090 | 0.001 |   6.433 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.431
= Slack Time                   -3.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.861 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.564 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.444 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.362 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.189 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.707 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.111 | 
     | \tx_core/axi_master /U1015            | D v -> Y ^             | AOI22X1 | 0.285 | 0.400 |   6.371 |    2.511 | 
     | \tx_core/axi_master /U1017            | A ^ -> Y v             | NAND2X1 | 0.086 | 0.059 |   6.430 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [12] v |         | 0.086 | 0.001 |   6.431 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.431
= Slack Time                   -3.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.861 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.564 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.444 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.362 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.189 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.707 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.111 | 
     | \tx_core/axi_master /U1005            | D v -> Y ^             | AOI22X1 | 0.276 | 0.381 |   6.353 |    2.492 | 
     | \tx_core/axi_master /U1007            | A ^ -> Y v             | NAND2X1 | 0.102 | 0.077 |   6.430 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [15] v |         | 0.102 | 0.001 |   6.431 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.430
= Slack Time                   -3.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.860 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.564 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.444 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.362 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.188 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.707 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.111 | 
     | \tx_core/axi_master /U968             | D v -> Y ^             | AOI22X1 | 0.278 | 0.389 |   6.361 |    2.501 | 
     | \tx_core/axi_master /U970             | A ^ -> Y v             | NAND2X1 | 0.094 | 0.069 |   6.430 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [27] v |         | 0.094 | 0.001 |   6.430 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.428
= Slack Time                   -3.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.858 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.562 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.441 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.359 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.186 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.704 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.114 | 
     | \tx_core/axi_master /U1008            | D v -> Y ^             | AOI22X1 | 0.284 | 0.400 |   6.371 |    2.514 | 
     | \tx_core/axi_master /U1010            | A ^ -> Y v             | NAND2X1 | 0.086 | 0.056 |   6.427 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [14] v |         | 0.086 | 0.000 |   6.428 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.423
= Slack Time                   -3.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.853 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.556 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.436 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.354 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.181 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.699 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.119 | 
     | \tx_core/axi_master /U1011            | D v -> Y ^             | AOI22X1 | 0.273 | 0.382 |   6.354 |    2.501 | 
     | \tx_core/axi_master /U1013            | A ^ -> Y v             | NAND2X1 | 0.095 | 0.068 |   6.422 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [13] v |         | 0.095 | 0.001 |   6.423 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.421
= Slack Time                   -3.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.851 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.555 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.434 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.352 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.179 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.697 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.121 | 
     | \tx_core/axi_master /U1024            | D v -> Y ^            | AOI22X1 | 0.274 | 0.384 |   6.355 |    2.505 | 
     | \tx_core/axi_master /U1026            | A ^ -> Y v            | NAND2X1 | 0.092 | 0.065 |   6.420 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [9] v |         | 0.092 | 0.001 |   6.421 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.421
= Slack Time                   -3.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.851 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.554 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.434 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.352 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.179 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.697 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.121 | 
     | \tx_core/axi_master /U1027            | D v -> Y ^            | AOI22X1 | 0.280 | 0.395 |   6.367 |    2.516 | 
     | \tx_core/axi_master /U1029            | A ^ -> Y v            | NAND2X1 | 0.083 | 0.054 |   6.420 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [8] v |         | 0.083 | 0.000 |   6.421 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.418
= Slack Time                   -3.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.848 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.552 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.431 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.349 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.176 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.694 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.124 | 
     | \tx_core/axi_master /U1021            | D v -> Y ^             | AOI22X1 | 0.270 | 0.379 |   6.351 |    2.503 | 
     | \tx_core/axi_master /U1023            | A ^ -> Y v             | NAND2X1 | 0.098 | 0.067 |   6.418 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [10] v |         | 0.098 | 0.001 |   6.418 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.410
= Slack Time                   -3.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.840 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.544 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.423 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.341 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.168 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.686 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.132 | 
     | \tx_core/axi_master /U1045            | D v -> Y ^            | AOI22X1 | 0.262 | 0.364 |   6.335 |    2.495 | 
     | \tx_core/axi_master /U1047            | A ^ -> Y v            | NAND2X1 | 0.098 | 0.074 |   6.409 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [2] v |         | 0.098 | 0.001 |   6.410 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.408
= Slack Time                   -3.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.838 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.542 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.421 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.339 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.166 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.684 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.133 | 
     | \tx_core/axi_master /U951             | D v -> Y ^             | AOI22X1 | 0.263 | 0.350 |   6.322 |    2.483 | 
     | \tx_core/axi_master /U958             | A ^ -> Y v             | NAND2X1 | 0.114 | 0.085 |   6.407 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [31] v |         | 0.114 | 0.001 |   6.408 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.408
= Slack Time                   -3.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.838 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.541 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.421 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.339 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.166 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.684 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.134 | 
     | \tx_core/axi_master /U1033            | D v -> Y ^            | AOI22X1 | 0.271 | 0.384 |   6.355 |    2.517 | 
     | \tx_core/axi_master /U1035            | A ^ -> Y v            | NAND2X1 | 0.081 | 0.052 |   6.407 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [6] v |         | 0.081 | 0.000 |   6.408 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.407
= Slack Time                   -3.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.837 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.541 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.420 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.338 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.165 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.683 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.134 | 
     | \tx_core/axi_master /U1051            | D v -> Y ^            | AOI22X1 | 0.260 | 0.363 |   6.335 |    2.498 | 
     | \tx_core/axi_master /U1053            | A ^ -> Y v            | NAND2X1 | 0.099 | 0.072 |   6.407 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [0] v |         | 0.099 | 0.001 |   6.407 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.405
= Slack Time                   -3.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.835 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.538 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.418 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.336 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.163 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.681 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.137 | 
     | \tx_core/axi_master /U1039            | D v -> Y ^            | AOI22X1 | 0.269 | 0.380 |   6.351 |    2.517 | 
     | \tx_core/axi_master /U1041            | A ^ -> Y v            | NAND2X1 | 0.080 | 0.053 |   6.404 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [4] v |         | 0.080 | 0.000 |   6.405 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.399
= Slack Time                   -3.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.829 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.533 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.412 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.330 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.157 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.675 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.143 | 
     | \tx_core/axi_master /U1048            | D v -> Y ^            | AOI22X1 | 0.256 | 0.343 |   6.315 |    2.486 | 
     | \tx_core/axi_master /U1050            | A ^ -> Y v            | NAND2X1 | 0.105 | 0.083 |   6.398 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [1] v |         | 0.105 | 0.001 |   6.399 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.395
= Slack Time                   -3.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.825 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.529 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.408 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.326 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.153 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.671 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.146 | 
     | \tx_core/axi_master /U971             | D v -> Y ^             | AOI22X1 | 0.255 | 0.337 |   6.309 |    2.484 | 
     | \tx_core/axi_master /U973             | A ^ -> Y v             | NAND2X1 | 0.112 | 0.085 |   6.394 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [26] v |         | 0.112 | 0.001 |   6.395 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.394
= Slack Time                   -3.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.824 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.528 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.407 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.325 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.152 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.670 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.147 | 
     | \tx_core/axi_master /U962             | D v -> Y ^             | AOI22X1 | 0.253 | 0.334 |   6.306 |    2.482 | 
     | \tx_core/axi_master /U964             | A ^ -> Y v             | NAND2X1 | 0.116 | 0.087 |   6.393 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [29] v |         | 0.116 | 0.001 |   6.394 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.391
= Slack Time                   -3.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -3.821 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.524 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   0.417 |   -3.404 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.322 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.149 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.667 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.151 | 
     | \tx_core/axi_master /U1042            | D v -> Y ^            | AOI22X1 | 0.254 | 0.342 |   6.313 |    2.492 | 
     | \tx_core/axi_master /U1044            | A ^ -> Y v            | NAND2X1 | 0.102 | 0.077 |   6.390 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [3] v |         | 0.102 | 0.001 |   6.391 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.391
= Slack Time                   -3.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.821 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.524 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.404 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.322 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.149 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.667 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.151 | 
     | \tx_core/axi_master /U1002            | D v -> Y ^             | AOI22X1 | 0.253 | 0.333 |   6.304 |    2.484 | 
     | \tx_core/axi_master /U1004            | A ^ -> Y v             | NAND2X1 | 0.113 | 0.085 |   6.389 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [16] v |         | 0.113 | 0.001 |   6.391 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.389
= Slack Time                   -3.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.819 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.522 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.402 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.320 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.147 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.665 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.153 | 
     | \tx_core/axi_master /U999             | D v -> Y ^             | AOI22X1 | 0.254 | 0.330 |   6.302 |    2.483 | 
     | \tx_core/axi_master /U1001            | A ^ -> Y v             | NAND2X1 | 0.112 | 0.085 |   6.388 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [17] v |         | 0.112 | 0.001 |   6.389 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.376
= Slack Time                   -3.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.806 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.509 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.389 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.307 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.134 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.652 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.166 | 
     | \tx_core/axi_master /U993             | D v -> Y ^             | AOI22X1 | 0.253 | 0.322 |   6.294 |    2.488 | 
     | \tx_core/axi_master /U995             | A ^ -> Y v             | NAND2X1 | 0.107 | 0.081 |   6.375 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [19] v |         | 0.107 | 0.001 |   6.376 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.371
= Slack Time                   -3.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.801 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.505 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.384 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.302 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.129 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.647 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.170 | 
     | \tx_core/axi_master /U990             | D v -> Y ^             | AOI22X1 | 0.255 | 0.320 |   6.291 |    2.490 | 
     | \tx_core/axi_master /U992             | A ^ -> Y v             | NAND2X1 | 0.107 | 0.079 |   6.370 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [20] v |         | 0.107 | 0.001 |   6.371 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.369
= Slack Time                   -3.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.799 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.502 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.382 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.300 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.127 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.645 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.173 | 
     | \tx_core/axi_master /U996             | D v -> Y ^             | AOI22X1 | 0.258 | 0.324 |   6.296 |    2.497 | 
     | \tx_core/axi_master /U998             | A ^ -> Y v             | NAND2X1 | 0.101 | 0.072 |   6.368 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [18] v |         | 0.101 | 0.001 |   6.369 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.368
= Slack Time                   -3.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.798 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.502 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.381 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.299 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.126 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.644 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.174 | 
     | \tx_core/axi_master /U959             | D v -> Y ^             | AOI22X1 | 0.254 | 0.318 |   6.289 |    2.492 | 
     | \tx_core/axi_master /U961             | A ^ -> Y v             | NAND2X1 | 0.103 | 0.078 |   6.367 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [30] v |         | 0.103 | 0.001 |   6.368 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  6.366
= Slack Time                   -3.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -3.796 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.137 | 0.296 |   0.296 |   -3.500 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   0.417 |   -3.379 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.076 | 0.082 |   0.499 |   -3.297 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.201 | 0.173 |   0.672 |   -3.124 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.666 | 2.482 |   3.154 |   -0.642 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.870 | 2.818 |   5.972 |    2.175 | 
     | \tx_core/axi_master /U987             | D v -> Y ^             | AOI22X1 | 0.256 | 0.321 |   6.292 |    2.496 | 
     | \tx_core/axi_master /U989             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.073 |   6.365 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [21] v |         | 0.100 | 0.001 |   6.366 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_write                              (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.883
= Slack Time                   -1.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |            Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                            |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^               |         | 0.000 |       |   0.000 |   -1.313 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^               | DFFSR   | 0.146 | 0.303 |   0.303 |   -1.011 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                 | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.917 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                 | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.746 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                 | NOR2X1  | 0.122 | 0.137 |   0.705 |   -0.609 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                 | NAND3X1 | 0.096 | 0.123 |   0.828 |   -0.486 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                 | OAI21X1 | 0.128 | 0.113 |   0.941 |   -0.373 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                 | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.160 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v                 | INVX2   | 1.104 | 1.153 |   2.626 |    1.312 | 
     | \tx_core/axi_master /U236                         | A v -> Y ^                 | INVX2   | 1.075 | 1.195 |   3.821 |    2.508 | 
     |                                                   | \memif_pdfifo0.f0_write  ^ |         | 1.075 | 0.062 |   3.883 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [2]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.778
= Slack Time                   -1.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.208 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.905 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.812 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.640 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |   -0.503 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.119 |   0.824 |   -0.384 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.122 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v                    | INVX4   | 0.722 | 0.772 |   3.102 |    1.894 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^                    | OAI21X1 | 0.172 | 0.228 |   3.330 |    2.122 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v                    | AOI21X1 | 0.225 | 0.211 |   3.541 |    2.333 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^                    | NOR2X1  | 0.233 | 0.235 |   3.776 |    2.569 | 
     |                                                   | \memif_pcfifo2.f0_wdata [2] ^ |         | 0.233 | 0.001 |   3.778 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [1]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.544
= Slack Time                   -0.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.974 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.671 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.578 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.406 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |   -0.269 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.119 |   0.824 |   -0.150 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.356 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v                    | INVX4   | 0.722 | 0.772 |   3.102 |    2.128 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^                    | OAI21X1 | 0.172 | 0.228 |   3.330 |    2.356 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v                    | AOI21X1 | 0.225 | 0.211 |   3.541 |    2.568 | 
     |                                                   | \memif_pcfifo2.f0_wdata [1] v |         | 0.225 | 0.002 |   3.544 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.277
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.707 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.404 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.311 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.139 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |   -0.002 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.121 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.234 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.766 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v                    | INVX2   | 1.104 | 1.153 |   2.626 |    1.919 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^                    | OAI21X1 | 0.223 | 0.296 |   2.922 |    2.215 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v                    | NOR3X1  | 0.113 | 0.152 |   3.074 |    2.367 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^                    | NAND3X1 | 0.235 | 0.200 |   3.274 |    2.567 | 
     |                                                   | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.235 | 0.003 |   3.277 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [14]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.276
= Slack Time                   -0.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.706 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.403 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.310 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.138 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |   -0.001 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.118 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.624 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.184 | 
     | \tx_core/axi_master /U1766                        | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.176 |   3.066 |    2.360 | 
     | \tx_core/axi_master /U172                         | A v -> Y ^                     | INVX1   | 0.255 | 0.205 |   3.272 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [14] ^ |         | 0.255 | 0.004 |   3.276 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [10]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.265
= Slack Time                   -0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.695 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.392 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.299 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.127 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.010 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.129 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.635 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.195 | 
     | \tx_core/axi_master /U1752                        | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.176 |   3.066 |    2.371 | 
     | \tx_core/axi_master /U175                         | A v -> Y ^                     | INVX1   | 0.241 | 0.195 |   3.261 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [10] ^ |         | 0.241 | 0.004 |   3.265 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [8]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.265
= Slack Time                   -0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.695 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.392 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.299 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.127 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.010 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.119 |   0.824 |    0.129 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.635 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                    | BUFX4   | 0.300 | 0.560 |   2.890 |    2.195 | 
     | \tx_core/axi_master /U1744                        | S ^ -> Y v                    | MUX2X1  | 0.057 | 0.176 |   3.066 |    2.371 | 
     | \tx_core/axi_master /U176                         | A v -> Y ^                    | INVX1   | 0.244 | 0.193 |   3.259 |    2.564 | 
     |                                                   | \memif_pcfifo2.f0_wdata [8] ^ |         | 0.244 | 0.006 |   3.265 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [12]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.265
= Slack Time                   -0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.695 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.392 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.299 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.127 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.010 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.129 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.635 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.195 | 
     | \tx_core/axi_master /U1759                        | S ^ -> Y v                     | MUX2X1  | 0.062 | 0.179 |   3.069 |    2.374 | 
     | \tx_core/axi_master /U173                         | A v -> Y ^                     | INVX1   | 0.232 | 0.191 |   3.260 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [12] ^ |         | 0.232 | 0.004 |   3.265 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [11]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.225
= Slack Time                   -0.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.655 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.352 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.259 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.087 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.050 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.169 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.675 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.235 | 
     | \tx_core/axi_master /U730                         | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.174 |   3.064 |    2.409 | 
     | \tx_core/axi_master /U174                         | A v -> Y ^                     | INVX1   | 0.190 | 0.159 |   3.223 |    2.568 | 
     |                                                   | \memif_pcfifo2.f0_wdata [11] ^ |         | 0.190 | 0.002 |   3.225 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [13]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.216
= Slack Time                   -0.646
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.646 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.343 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.250 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.078 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.059 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.178 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.684 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.244 | 
     | \tx_core/axi_master /U731                         | S ^ -> Y v                     | MUX2X1  | 0.071 | 0.188 |   3.078 |    2.432 | 
     | \tx_core/axi_master /U20                          | A v -> Y ^                     | INVX2   | 0.153 | 0.133 |   3.211 |    2.565 | 
     |                                                   | \memif_pcfifo2.f0_wdata [13] ^ |         | 0.153 | 0.005 |   3.216 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [9]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.215
= Slack Time                   -0.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.645 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.342 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.249 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.078 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.059 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                    | OR2X1   | 0.059 | 0.119 |   0.824 |    0.178 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                    | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.684 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                    | BUFX4   | 0.300 | 0.560 |   2.890 |    2.244 | 
     | \tx_core/axi_master /U1748                        | S ^ -> Y v                    | MUX2X1  | 0.071 | 0.188 |   3.078 |    2.433 | 
     | \tx_core/axi_master /U10                          | A v -> Y ^                    | INVX2   | 0.149 | 0.133 |   3.211 |    2.566 | 
     |                                                   | \memif_pcfifo2.f0_wdata [9] ^ |         | 0.149 | 0.004 |   3.215 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [15]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.189
= Slack Time                   -0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.619 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.317 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.223 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.052 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.085 | 
     | \tx_core/axi_master /U12                          | B v -> Y v                     | OR2X1   | 0.059 | 0.119 |   0.824 |    0.204 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^                     | NOR3X1  | 2.389 | 1.506 |   2.330 |    1.710 | 
     | \tx_core/axi_master /U509                         | A ^ -> Y ^                     | BUFX4   | 0.300 | 0.560 |   2.890 |    2.270 | 
     | \tx_core/axi_master /U729                         | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.178 |   3.068 |    2.448 | 
     | \tx_core/axi_master /U426                         | A v -> Y ^                     | INVX1   | 0.135 | 0.121 |   3.188 |    2.569 | 
     |                                                   | \memif_pcfifo2.f0_wdata [15] ^ |         | 0.135 | 0.001 |   3.189 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [7]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.183
= Slack Time                   -0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.613 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.310 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.217 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.045 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.092 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.215 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.328 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.860 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.805 |    1.192 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.744 |    2.132 | 
     | \tx_core/axi_master /U2025                        | S ^ -> Y v                    | MUX2X1  | 0.245 | 0.433 |   3.177 |    2.564 | 
     |                                                   | \memif_pdfifo0.f0_wdata [7] v |         | 0.245 | 0.006 |   3.183 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [1]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.179
= Slack Time                   -0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.609 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.306 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.213 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.042 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.095 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.218 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.331 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.864 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.805 |    1.196 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.744 |    2.135 | 
     | \tx_core/axi_master /U2016                        | S ^ -> Y v                    | MUX2X1  | 0.233 | 0.429 |   3.174 |    2.564 | 
     |                                                   | \memif_pdfifo0.f0_wdata [1] v |         | 0.233 | 0.006 |   3.179 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.176
= Slack Time                   -0.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.606 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.303 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.210 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.039 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.099 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.221 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.335 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.867 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.805 |    1.199 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.744 |    2.138 | 
     | \tx_core/axi_master /U2021                        | S ^ -> Y v                    | MUX2X1  | 0.235 | 0.427 |   3.171 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [5] v |         | 0.235 | 0.005 |   3.176 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.176
= Slack Time                   -0.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.606 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.303 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.210 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.038 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.099 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.222 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.335 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.867 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.805 |    1.199 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                     | INVX1   | 1.188 | 0.939 |   2.744 |    2.138 | 
     | \tx_core/axi_master /U2045                        | S ^ -> Y v                     | MUX2X1  | 0.224 | 0.426 |   3.171 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [28] v |         | 0.224 | 0.005 |   3.176 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [6]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.172
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.602 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.300 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.206 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.035 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.102 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.225 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.338 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.871 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.805 |    1.203 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.744 |    2.142 | 
     | \tx_core/axi_master /U2023                        | S ^ -> Y v                    | MUX2X1  | 0.230 | 0.424 |   3.168 |    2.565 | 
     |                                                   | \memif_pdfifo0.f0_wdata [6] v |         | 0.230 | 0.005 |   3.172 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [4]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.167
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.597 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.146 | 0.303 |   0.303 |   -0.294 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                    | NOR2X1  | 0.079 | 0.093 |   0.396 |   -0.201 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                    | NAND3X1 | 0.178 | 0.172 |   0.568 |   -0.029 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                    | NOR2X1  | 0.122 | 0.137 |   0.705 |    0.108 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                    | NAND3X1 | 0.096 | 0.123 |   0.828 |    0.231 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.941 |    0.344 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.473 |    0.876 | 
     | \tx_core/axi_master /U356                         | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.805 |    1.208 | 
     | \tx_core/axi_master /U2018                        | A v -> Y ^                    | INVX1   | 1.188 | 0.939 |   2.744 |    2.147 | 
     | \tx_core/axi_master /U2019                        | S ^ -> Y v                    | MUX2X1  | 0.228 | 0.420 |   3.164 |    2.567 | 
     |                                                   | \memif_pdfifo0.f0_wdata [4] v |         | 0.228 | 0.003 |   3.167 |    2.570 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

