// Seed: 1346293736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  timeunit 1ps;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    output wor id_12,
    output tri id_13,
    input tri0 id_14,
    output uwire id_15
);
  wor id_17 = 1;
  assign id_17 = 1;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17
  );
  wire id_18;
  assign id_4 = id_11;
endmodule
