// Seed: 2431974807
`timescale 1 ps / 1ps
`define pp_1 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_2,
    input logic id_3
);
  reg id_4, id_5, id_6;
  type_10(
      id_4
  );
  initial
    @(posedge 1'b0)
      id_4#(
          .id_3(1'h0),
          .id_3(1),
          .id_6(id_3[1'd0]),
          .id_4(id_2)
      ) <= id_5;
endmodule
