// Seed: 923727050
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  logic id_4;
  assign id_3 = 1;
  always @(posedge 1);
  type_8(
      id_2, id_3, 1, id_1, id_3, id_5, 1, 1
  );
endmodule
