// Seed: 707005813
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire  id_3;
  uwire id_4 = !1 - "";
  wire  id_5;
endmodule
module module_1 (
    input tri1  id_0,
    input uwire id_1,
    input tri1  id_2
);
  tri0 id_4;
  assign id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2
);
endmodule
module module_3 #(
    parameter id_10 = 32'd62,
    parameter id_7  = 32'd24,
    parameter id_8  = 32'd0,
    parameter id_9  = 32'd36
) (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5
);
  defparam id_7 = id_7, id_8 = 1, id_9 = 1, id_10 = id_8;
  assign id_2 = id_3;
  module_2(
      id_1, id_5, id_4
  );
endmodule
