// Seed: 783118617
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output uwire id_1;
  assign module_1.id_5 = 0;
  wire id_4;
  assign id_1 = -1 >= -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6
);
  assign id_1 = id_3;
  buf primCall (id_1, id_8);
  assign id_2 = id_4 ? id_4 !== id_6 - (id_4) : id_4;
  always_ff
    case (-1)
      id_0:   id_1 = 1;
      -1'h0:  id_1 <= id_3;
      1 - -1: ;
    endcase
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
