 
****************************************
Report : qor
Design : dft_top_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 08:36:26 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          3.86
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             139134
  Buf/Inv Cell Count:           19131
  Buf Cell Count:                 420
  Inv Cell Count:               18711
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     95819
  Sequential Cell Count:        43315
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   241177.320474
  Noncombinational Area:
                        336395.157239
  Buf/Inv Area:          21040.560833
  Total Buffer Area:           648.72
  Total Inverter Area:       20391.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            577572.477713
  Design Area:          577572.477713


  Design Rules
  -----------------------------------
  Total Number of Nets:        141392
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                 24.15
  Mapping Optimization:              141.14
  -----------------------------------------
  Overall Compile Time:              395.14
  Overall Compile Wall Clock Time:   142.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
