29       
0 build.h
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/build.h
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/build.h
0 global.h
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/global.h
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/global.h
0 pic_map_auto.h
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/pic_map_auto.h
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/pic_map_auto.h
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/pic_map_auto.h
0 HardFloat_consts.vi
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/HardFloat_consts.vi
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/HardFloat_consts.vi
0 HardFloat_specialize.vi
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/HardFloat_specialize.vi
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/HardFloat_specialize.vi
0 HardFloat_localFuncs.vi
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/HardFloat_localFuncs.vi
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/HardFloat_localFuncs.vi
0 dasm.svi
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/dasm.svi
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/dasm.svi
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/dasm.svi
0 snapshots/default/dasm.svi
0 axi_lsu_dma_bridge.sv
0 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/systemverilog/axi_lsu_dma_bridge.sv
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/axi_lsu_dma_bridge.sv
0 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/axi_lsu_dma_bridge.sv
0 snapshots/default/axi_lsu_dma_bridge.sv
51
+cli+1
+define+DUMP_FSDB
+error+500
+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include
+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib
+incdir+snapshots/default
+itf+/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcsdp.tab
+libext+.v
+memcbk
+memcbk
+vcs+initreg+random
+vcsd
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -Wl,--no-as-needed -rdynamic
-Mobjects= /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/include
-P
-Xcbug=0x1
-assert
-debug=1
-f /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist
-fsdb
-full64
-gen_obj
-l
-picarchive
-sverilog
-timescale=1ns/1ns
-top
/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/bin/vcs1
/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv
snapshots/default/common_defines.vh
svaext
tb_top
vcs_compile.log
81
target=default
sysc_uni_pwd=/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec
debug=1
XMODIFIERS=@im=fcitx
XILINX_VIVADO=/home/riscv/tools/Xilinx/Vivado/2021.2/Vivado/2021.2
XILINX_HLS=/home/riscv/tools/Xilinx/Vivado/2021.2/Vitis_HLS/2021.2
XDG_SESSION_TYPE=x11
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_CLASS=user
XDG_RUNTIME_DIR=/run/user/1000
XDG_MENU_PREFIX=gnome-
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
XDG_CURRENT_DESKTOP=ubuntu:GNOME
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XAUTHORITY=/run/user/1000/gdm/Xauthority
WINDOWPATH=2
VTE_VERSION=6003
VMR_MODE_FLAG=64
VERDI_HOME=/home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2
VCS_MX_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2
VCS_MODE_FLAG=64
VCS_LOG_FILE=vcs_compile.log
VCS_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH_OVERRIDE=linux
VCS_ARCH=linux64
USERNAME=riscv
UNAME=/bin/uname
TOOL_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64
TEST=/bin/test
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
SSH_AGENT_PID=1616
SNPS_VCS_INTERNAL_UBUNTU_PRE_LDFLAGS= -no-pie 
SESSION_MANAGER=local/ubuntu:@/tmp/.ICE-unix/1656,unix/ubuntu:/tmp/.ICE-unix/1656
SCRNAME=vcs
SCRIPT_NAME=vcs
SCL_HOME=/home/riscv/tools/synopsys/scl_2018.06/scl/2018.06
RV_TAGE_ROOT=/home/riscv/work/swerv/Cores-SweRV-tage
RV_ROOT=/home/riscv/work/swerv/Cores-SweRV-origin
RV64_ROOT=/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV
QT_IM_MODULE=fcitx
QT_ACCESSIBILITY=1
QT4_IM_MODULE=fcitx
OVA_UUM=0
MFLAGS=-w
MANAGERPID=1449
MAKE_TERMOUT=/dev/pts/7
MAKE_TERMERR=/dev/pts/7
MAKEOVERRIDES=${-*-command-variables-*-}
MAKELEVEL=2
MAKEFLAGS=w -- target=default TEST=rv64mi-p-csr debug=1
LIBRARY_PATH=:/usr/local/boost/lib
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_TIME=en_US.UTF-8
LC_TELEPHONE=en_US.UTF-8
LC_PAPER=en_US.UTF-8
LC_NUMERIC=en_US.UTF-8
LC_NAME=en_US.UTF-8
LC_MONETARY=en_US.UTF-8
LC_MEASUREMENT=en_US.UTF-8
LC_IDENTIFICATION=en_US.UTF-8
LC_ALL=C
LC_ADDRESS=en_US.UTF-8
JOURNAL_STREAM=8:58845
INVOCATION_ID=f8828eafab3e4246bf8683d4ef562b41
GTK_MODULES=gail:atk-bridge
GTK_IM_MODULE=fcitx
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
GNOME_TERMINAL_SERVICE=:1.764
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/00bbcfcb_8d4f_4163_8292_d3b062f8d011
GNOME_SHELL_SESSION_MODE=ubuntu
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
GDMSESSION=ubuntu
DVE_HOME=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2
DESKTOP_SESSION=ubuntu
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
CPLUS_INCLUDE_PATH=:/usr/local/boost/include
COLORTERM=truecolor
CLUTTER_IM_MODULE=fcitx
0
84
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/beh_lib.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/axi_lsu_dma_bridge.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/dasm.svi
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi
1558863416 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi
1647596051 snapshots/default/pic_map_auto.h
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/build.h
1551421448 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/sva/rec_ltl_classes_package.svp
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv
1646555350 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/axi4_to_ahb.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/ahb_to_axi4.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/mem_lib.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/beh_lib.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/rvjtag_tap.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_jtag_to_core_sync.v
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_wrapper.v
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dbg/dbg.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_trigger.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_mem.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_ecc.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_intf.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_buffer.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_stbuf.sv
1647512491 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_lsc_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_addrcheck.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_clkdomain.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu.sv
1647595148 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/fpu.sv
1647338947 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_div_sqrt.sv
1647340048 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/DivSqrtRawFN_srt4.v
1646651815 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP64_DivSqrtRawFN_srt4.v
1646651649 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP32_DivSqrtRawFN_srt4.v
1647429789 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FMA.sv
1647595721 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoFP.sv
1647433463 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/INTtoFP.sv
1647514178 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoINT.sv
1647433398 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_class.sv
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/compareRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/isSigNaNRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/fNToRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_rawFN.v
1635512509 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNFromException.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v
1559564836 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_primitives.v
1647507342 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_4bit_div_srt.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_2bit_div_srt.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_div_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_mul_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_alu_ctl.sv
1647589240 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_trigger.sv
1647340670 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_tlu_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_ib_ctl.sv
1646652424 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_fgpr_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_gpr_ctl.sv
1647591474 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_decode_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_iccm_mem.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_mem_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ic_mem.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_bp_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ifc_ctl.sv
1647512147 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_compress_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_aln_ctl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dma_ctrl.sv
1647589276 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/pic_ctrl.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/mem.sv
1646555349 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv_wrapper.sv
1647315255 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv
1647596051 snapshots/default/common_defines.vh
1647344081 /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist
1551421246 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcsdp.tab
1550753332 /home/riscv/tools/synopsys/verdi_2018.09/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
4
1551422344 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so
1551421792 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so
1551421768 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so
1551421789 /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
1647596063 simv.daidir
-1 partitionlib
