ARM GAS  /tmp/ccjlIonL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mem.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ptr_to_mem,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ptr_to_mem:
  26              	.LVL0:
  27              	.LFB159:
  28              		.file 1 "Middlewares/Third_Party/LwIP/src/core/mem.c"
   1:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Dynamic memory manager
   4:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This is a lightweight replacement for the standard C library malloc().
   6:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   7:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If you want to use the standard C library malloc() instead, define
   8:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEM_LIBC_MALLOC to 1 in your lwipopts.h
   9:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  10:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * To let mem_malloc() use pools (prevents fragmentation and is much faster than
  11:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * a heap but might waste some memory), define MEM_USE_POOLS to 1, define
  12:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEMP_USE_CUSTOM_POOLS to 1 and create a file "lwippools.h" that includes a list
  13:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of pools like this (more pools can be added between _START and _END):
  14:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  15:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Define three pools with sizes 256, 512, and 1512 bytes
  16:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_START
  17:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(20, 256)
  18:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(10, 512)
  19:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(5, 1512)
  20:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_END
  21:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  22:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  23:Middlewares/Third_Party/LwIP/src/core/mem.c **** /*
  24:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  25:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * All rights reserved.
  26:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  27:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Redistribution and use in source and binary forms, with or without modification,
  28:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * are permitted provided that the following conditions are met:
  29:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  30:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 1. Redistributions of source code must retain the above copyright notice,
ARM GAS  /tmp/ccjlIonL.s 			page 2


  31:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer.
  32:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  33:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer in the documentation
  34:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    and/or other materials provided with the distribution.
  35:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 3. The name of the author may not be used to endorse or promote products
  36:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    derived from this software without specific prior written permission.
  37:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  38:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  39:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  40:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  41:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  42:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  43:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  44:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  45:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  46:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  47:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUCH DAMAGE.
  48:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  49:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This file is part of the lwIP TCP/IP stack.
  50:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  51:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Author: Adam Dunkels <adam@sics.se>
  52:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         Simon Goldschmidt
  53:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  54:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  55:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  56:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/opt.h"
  57:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/mem.h"
  58:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/def.h"
  59:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/sys.h"
  60:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/stats.h"
  61:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/err.h"
  62:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  63:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <string.h>
  64:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  65:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
  66:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <stdlib.h> /* for malloc()/free() */
  67:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  68:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  69:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* This is overridable for tests only... */
  70:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_MEM_ILLEGAL_FREE
  71:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ILLEGAL_FREE(msg)         LWIP_ASSERT(msg, 0)
  72:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  73:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  74:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_LOCKED(x)         SYS_ARCH_LOCKED(MEM_STATS_INC(x))
  75:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_INC_USED(x, y))
  76:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_DEC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_DEC_USED(x, y))
  77:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
  79:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   MEM_SANITY_REGION_BEFORE_ALIGNED
  80:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD (MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED)
  81:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
  82:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   0
  83:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD 0
  84:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  85:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK
  87:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
ARM GAS  /tmp/ccjlIonL.s 			page 3


  88:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Check if a mep element was victim of an overflow or underflow
  89:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * (e.g. the restricted area after/before it has been altered)
  90:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  91:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param p the mem element to check
  92:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size allocated size of the element
  93:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr1 description of the element source shown on error
  94:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr2 description of the element source shown on error
  95:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  96:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
  97:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_raw(void *p, size_t size, const char *descr1, const char *descr2)
  98:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  99:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED || MEM_SANITY_REGION_BEFORE_ALIGNED
 100:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u16_t k;
 101:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 102:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 103:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 104:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
 105:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 106:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 107:Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 108:Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 109:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 110:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 111:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 112:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 113:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 114:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 115:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 116:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 117:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 118:Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 119:Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 120:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 121:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 122:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 123:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 */
 124:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 125:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 126:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 127:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(descr);
 128:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 129:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 130:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 131:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 132:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Initialize the restricted area of a mem element.
 133:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 134:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 135:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_raw(void *p, size_t size)
 136:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 137:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0
 138:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 139:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 140:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 141:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 142:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 143:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 144:Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
ARM GAS  /tmp/ccjlIonL.s 			page 4


 145:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 146:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 147:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 148:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 149:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 150:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 151:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 152:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK */
 153:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 154:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC || MEM_USE_POOLS
 155:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_init is not used when using pools instead of a heap or using
 157:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc().
 158:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 159:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 160:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 161:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 162:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 163:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 164:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_trim is not used when using pools instead of a heap or using
 165:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc(): we can't free part of a pool element and the stack
 166:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * support mem_trim() to return a different pointer
 167:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 168:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 169:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *mem, mem_size_t size)
 170:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 171:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(size);
 172:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem;
 173:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 174:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_LIBC_MALLOC || MEM_USE_POOLS */
 175:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 176:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
 177:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented using C library malloc() */
 178:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 179:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* in case C library malloc() needs extra protection,
 180:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * allow these defines to be overridden.
 181:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 182:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_free
 183:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_free free
 184:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 185:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_malloc
 186:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_malloc malloc
 187:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 188:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_calloc
 189:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_calloc calloc
 190:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 191:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 192:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 193:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE LWIP_MEM_ALIGN_SIZE(sizeof(mem_size_t))
 194:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 195:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE 0
 196:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 197:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 198:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 199:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 200:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 201:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size is the minimum size of the requested block in bytes.
ARM GAS  /tmp/ccjlIonL.s 			page 5


 202:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 203:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 204:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value must always be aligned (as defined by MEM_ALIGNMENT).
 205:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 206:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 207:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 208:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 209:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret = mem_clib_malloc(size + MEM_LIBC_STATSHELPER_SIZE);
 210:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (ret == NULL) {
 211:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 212:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else {
 213:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("malloc() must return aligned memory", LWIP_MEM_ALIGN(ret) == ret);
 214:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 215:Middlewares/Third_Party/LwIP/src/core/mem.c ****     *(mem_size_t *)ret = size;
 216:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ret = (u8_t *)ret + MEM_LIBC_STATSHELPER_SIZE;
 217:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_USED_LOCKED(used, size);
 218:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 219:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 220:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 221:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 222:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 223:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** Put memory back on the heap
 224:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 225:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the pointer as returned by a previous call to mem_malloc()
 226:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 227:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 228:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 229:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 230:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 231:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 232:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 233:Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem = (u8_t *)rmem - MEM_LIBC_STATSHELPER_SIZE;
 234:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, *(mem_size_t *)rmem);
 235:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 236:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_clib_free(rmem);
 237:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 238:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 239:Middlewares/Third_Party/LwIP/src/core/mem.c **** #elif MEM_USE_POOLS
 240:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 241:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented with different sized pools */
 242:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 243:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 244:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate memory: determine the smallest pool that is big enough
 245:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * to contain an element of 'size' and get an element from that pool.
 246:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 247:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size the size in bytes of the memory needed
 248:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return a pointer to the allocated memory or NULL if the pool is empty
 249:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 250:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 251:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 252:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 253:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret;
 254:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *element = NULL;
 255:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_t poolnr;
 256:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t required_size = size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 257:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 258:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (poolnr = MEMP_POOL_FIRST; poolnr <= MEMP_POOL_LAST; poolnr = (memp_t)(poolnr + 1)) {
ARM GAS  /tmp/ccjlIonL.s 			page 6


 259:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* is this pool big enough to hold an element of the required size
 260:Middlewares/Third_Party/LwIP/src/core/mem.c ****        plus a struct memp_malloc_helper that saves the pool this element came from? */
 261:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (required_size <= memp_pools[poolnr]->size) {
 262:Middlewares/Third_Party/LwIP/src/core/mem.c ****       element = (struct memp_malloc_helper *)memp_malloc(poolnr);
 263:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (element == NULL) {
 264:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* No need to DEBUGF or ASSERT: This error is already taken care of in memp.c */
 265:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_USE_POOLS_TRY_BIGGER_POOL
 266:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /** Try a bigger pool if this one is empty! */
 267:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (poolnr < MEMP_POOL_LAST) {
 268:Middlewares/Third_Party/LwIP/src/core/mem.c ****           continue;
 269:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 270:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS_TRY_BIGGER_POOL */
 271:Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_STATS_INC_LOCKED(err);
 272:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return NULL;
 273:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 274:Middlewares/Third_Party/LwIP/src/core/mem.c ****       break;
 275:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 276:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 277:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (poolnr > MEMP_POOL_LAST) {
 278:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("mem_malloc(): no pool is that big!", 0);
 279:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 280:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 281:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 282:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 283:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* save the pool number this element came from */
 284:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->poolnr = poolnr;
 285:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and return a pointer to the memory directly after the struct memp_malloc_helper */
 286:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ret = (u8_t *)element + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 287:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 288:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)
 289:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* truncating to u16_t is safe because struct memp_desc::size is u16_t */
 290:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->size = (u16_t)size;
 291:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC_USED_LOCKED(used, element->size);
 292:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS) */
 293:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 294:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize unused memory (diff between requested size and selected pool's size) */
 295:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset((u8_t *)ret + size, 0xcd, memp_pools[poolnr]->size - size);
 296:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 297:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 298:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 299:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 300:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 301:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Free memory previously allocated by mem_malloc. Loads the pool number
 302:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * and calls memp_free with that pool number to put the element back into
 303:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * its pool
 304:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 305:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem the memory element to free
 306:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 307:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 308:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 309:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 310:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *hmem;
 311:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 312:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 313:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 314:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 315:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* get the original struct memp_malloc_helper */
ARM GAS  /tmp/ccjlIonL.s 			page 7


 316:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 317:Middlewares/Third_Party/LwIP/src/core/mem.c ****   hmem = (struct memp_malloc_helper *)(void *)((u8_t *)rmem - LWIP_MEM_ALIGN_SIZE(sizeof(struct mem
 318:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 319:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem != NULL", (hmem != NULL));
 320:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem == MEM_ALIGN(hmem)", (hmem == LWIP_MEM_ALIGN(hmem)));
 321:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem->poolnr < MEMP_MAX", (hmem->poolnr < MEMP_MAX));
 322:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 323:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, hmem->size);
 324:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 325:Middlewares/Third_Party/LwIP/src/core/mem.c ****   {
 326:Middlewares/Third_Party/LwIP/src/core/mem.c ****     u16_t i;
 327:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("MEM_USE_POOLS: invalid chunk size",
 328:Middlewares/Third_Party/LwIP/src/core/mem.c ****                 hmem->size <= memp_pools[hmem->poolnr]->size);
 329:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* check that unused memory remained untouched (diff between requested size and selected pool's
 330:Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (i = hmem->size; i < memp_pools[hmem->poolnr]->size; i++) {
 331:Middlewares/Third_Party/LwIP/src/core/mem.c ****       u8_t data = *((u8_t *)rmem + i);
 332:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("MEM_USE_POOLS: mem overflow detected", data == 0xcd);
 333:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 334:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 335:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 336:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 337:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and put it in the pool we saved earlier */
 338:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_free(hmem->poolnr, hmem);
 339:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 340:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 341:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_USE_POOLS */
 342:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP replacement for your libc malloc() */
 343:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 344:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 345:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The heap is made up as a list of structs of this type.
 346:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This does not have to be aligned since for getting its size,
 347:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * we only use the macro SIZEOF_STRUCT_MEM, which automatically aligns.
 348:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 349:Middlewares/Third_Party/LwIP/src/core/mem.c **** struct mem {
 350:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[next]) of the next struct */
 351:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t next;
 352:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[prev]) of the previous struct */
 353:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t prev;
 354:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** 1: this area is used; 0: this area is unused */
 355:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t used;
 356:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 357:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** this keeps track of the user allocation size for guard checks */
 358:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t user_size;
 359:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 360:Middlewares/Third_Party/LwIP/src/core/mem.c **** };
 361:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 362:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** All allocated blocks will be MIN_SIZE bytes big, at least!
 363:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MIN_SIZE can be overridden to suit your needs. Smaller values save space,
 364:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * larger values could prevent too small blocks to fragment the RAM too much. */
 365:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef MIN_SIZE
 366:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE             12
 367:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MIN_SIZE */
 368:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* some alignment macros: we define them here for better source code layout */
 369:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MIN_SIZE)
 370:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define SIZEOF_STRUCT_MEM    LWIP_MEM_ALIGN_SIZE(sizeof(struct mem))
 371:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MEM_SIZE)
 372:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /tmp/ccjlIonL.s 			page 8


 373:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** If you want to relocate the heap to external memory, simply define
 374:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_RAM_HEAP_POINTER as a void-pointer to that location.
 375:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If so, make sure the memory at that location is big enough (see below on
 376:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * how that space is calculated). */
 377:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_RAM_HEAP_POINTER
 378:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the heap. we need one struct mem at the end and some room for alignment */
 379:Middlewares/Third_Party/LwIP/src/core/mem.c **** LWIP_DECLARE_MEMORY_ALIGNED(ram_heap, MEM_SIZE_ALIGNED + (2U * SIZEOF_STRUCT_MEM));
 380:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_RAM_HEAP_POINTER ram_heap
 381:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_RAM_HEAP_POINTER */
 382:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 383:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the heap (ram_heap): for alignment, ram is now a pointer instead of an array */
 384:Middlewares/Third_Party/LwIP/src/core/mem.c **** static u8_t *ram;
 385:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the last entry, always unused! */
 386:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *ram_end;
 387:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 388:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** concurrent access protection */
 389:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if !NO_SYS
 390:Middlewares/Third_Party/LwIP/src/core/mem.c **** static sys_mutex_t mem_mutex;
 391:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 392:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 393:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 394:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 395:Middlewares/Third_Party/LwIP/src/core/mem.c **** static volatile u8_t mem_free_count;
 396:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 397:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Allow mem_free from other (e.g. interrupt) context */
 398:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()  SYS_ARCH_DECL_PROTECT(lev_free)
 399:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()       SYS_ARCH_PROTECT(lev_free)
 400:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()     SYS_ARCH_UNPROTECT(lev_free)
 401:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT() SYS_ARCH_DECL_PROTECT(lev_alloc)
 402:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()      SYS_ARCH_PROTECT(lev_alloc)
 403:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()    SYS_ARCH_UNPROTECT(lev_alloc)
 404:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE       volatile
 405:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 406:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 407:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 408:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Protect the heap only by using a mutex */
 409:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()
 410:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()    sys_mutex_lock(&mem_mutex)
 411:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()  sys_mutex_unlock(&mem_mutex)
 412:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* mem_malloc is protected using mutex AND LWIP_MEM_ALLOC_PROTECT */
 413:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT()
 414:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()
 415:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()
 416:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE
 417:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 418:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 419:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 420:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the lowest free block, this is used for faster search */
 421:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem * LWIP_MEM_LFREE_VOLATILE lfree;
 422:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 423:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 424:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void mem_sanity(void);
 425:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY() mem_sanity()
 426:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 427:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY()
 428:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 429:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /tmp/ccjlIonL.s 			page 9


 430:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 431:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 432:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_element(struct mem *mem, mem_size_t user_size)
 433:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 434:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 435:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->user_size = user_size;
 436:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_raw(p, user_size);
 437:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 438:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 439:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 440:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_element(struct mem *mem)
 441:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 442:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 443:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_raw(p, mem->user_size, "heap", "");
 444:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 445:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_OVERFLOW_CHECK */
 446:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_init_element(mem, size)
 447:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_check_element(mem)
 448:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK */
 449:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 450:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *
 451:Middlewares/Third_Party/LwIP/src/core/mem.c **** ptr_to_mem(mem_size_t ptr)
 452:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  29              		.loc 1 452 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 453:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (struct mem *)(void *)&ram[ptr];
  34              		.loc 1 453 3 view .LVU1
  35              		.loc 1 453 32 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 1B68     		ldr	r3, [r3]
 454:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  38              		.loc 1 454 1 view .LVU3
  39 0004 1844     		add	r0, r0, r3
  40              	.LVL1:
  41              		.loc 1 454 1 view .LVU4
  42 0006 7047     		bx	lr
  43              	.L3:
  44              		.align	2
  45              	.L2:
  46 0008 00000000 		.word	.LANCHOR0
  47              		.cfi_endproc
  48              	.LFE159:
  50              		.section	.text.mem_to_ptr,"ax",%progbits
  51              		.align	1
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  55              		.fpu fpv4-sp-d16
  57              	mem_to_ptr:
  58              	.LVL2:
  59              	.LFB160:
 455:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 456:Middlewares/Third_Party/LwIP/src/core/mem.c **** static mem_size_t
 457:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_to_ptr(void *mem)
ARM GAS  /tmp/ccjlIonL.s 			page 10


 458:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  60              		.loc 1 458 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
 459:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (mem_size_t)((u8_t *)mem - ram);
  65              		.loc 1 459 3 view .LVU6
  66              		.loc 1 459 35 is_stmt 0 view .LVU7
  67 0000 024B     		ldr	r3, .L5
  68 0002 1B68     		ldr	r3, [r3]
  69 0004 C01A     		subs	r0, r0, r3
  70              	.LVL3:
 460:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  71              		.loc 1 460 1 view .LVU8
  72 0006 80B2     		uxth	r0, r0
  73 0008 7047     		bx	lr
  74              	.L6:
  75 000a 00BF     		.align	2
  76              	.L5:
  77 000c 00000000 		.word	.LANCHOR0
  78              		.cfi_endproc
  79              	.LFE160:
  81              		.section	.text.mem_link_valid,"ax",%progbits
  82              		.align	1
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	mem_link_valid:
  89              	.LVL4:
  90              	.LFB163:
 461:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 462:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 463:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * "Plug holes" by combining adjacent empty struct mems.
 464:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * After this function is through, there should not exist
 465:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * one empty struct mem pointing to another empty struct mem.
 466:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 467:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param mem this points to a struct mem which just has been freed
 468:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @internal this function is only called by mem_free() and mem_trim()
 469:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 470:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This assumes access to the heap is protected by the calling function
 471:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * already.
 472:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 473:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 474:Middlewares/Third_Party/LwIP/src/core/mem.c **** plug_holes(struct mem *mem)
 475:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 476:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 477:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 478:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 481:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 482:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 483:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole forward */
 484:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 485:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /tmp/ccjlIonL.s 			page 11


 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 488:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == nmem) {
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 491:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = nmem->next;
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 495:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 496:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 497:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 498:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole backward */
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 501:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem) {
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 504:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     pmem->next = mem->next;
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 508:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 510:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 511:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 512:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 513:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Zero the heap and initialize start, end and lowest-free
 514:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 515:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 516:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 517:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 518:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 519:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("Sanity check alignment",
 521:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 522:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 523:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* align the heap */
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 525:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 526:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)ram;
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 530:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 535:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 536:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 537:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the lowest-free pointer to the start of the heap */
 538:Middlewares/Third_Party/LwIP/src/core/mem.c ****   lfree = (struct mem *)(void *)ram;
 539:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 541:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (sys_mutex_new(&mem_mutex) != ERR_OK) {
ARM GAS  /tmp/ccjlIonL.s 			page 12


 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 544:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 546:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 547:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Check if a struct mem is correctly linked.
 548:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If not, double-free is a possible reason.
 549:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 550:Middlewares/Third_Party/LwIP/src/core/mem.c **** static int
 551:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_link_valid(struct mem *mem)
 552:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  91              		.loc 1 552 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 552 1 is_stmt 0 view .LVU10
  96 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  97              	.LCFI0:
  98              		.cfi_def_cfa_offset 24
  99              		.cfi_offset 3, -24
 100              		.cfi_offset 4, -20
 101              		.cfi_offset 5, -16
 102              		.cfi_offset 6, -12
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 0446     		mov	r4, r0
 553:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem, *pmem;
 106              		.loc 1 553 3 is_stmt 1 view .LVU11
 554:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t rmem_idx;
 107              		.loc 1 554 3 view .LVU12
 555:Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem_idx = mem_to_ptr(mem);
 108              		.loc 1 555 3 view .LVU13
 109              		.loc 1 555 14 is_stmt 0 view .LVU14
 110 0004 FFF7FEFF 		bl	mem_to_ptr
 111              	.LVL5:
 112              		.loc 1 555 14 view .LVU15
 113 0008 0746     		mov	r7, r0
 114              	.LVL6:
 556:Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 115              		.loc 1 556 3 is_stmt 1 view .LVU16
 116              		.loc 1 556 10 is_stmt 0 view .LVU17
 117 000a 2588     		ldrh	r5, [r4]
 118 000c 2846     		mov	r0, r5
 119 000e FFF7FEFF 		bl	ptr_to_mem
 120              	.LVL7:
 121 0012 0646     		mov	r6, r0
 122              	.LVL8:
 557:Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 123              		.loc 1 557 3 is_stmt 1 view .LVU18
 124              		.loc 1 557 10 is_stmt 0 view .LVU19
 125 0014 6488     		ldrh	r4, [r4, #2]
 126              	.LVL9:
 127              		.loc 1 557 10 view .LVU20
 128 0016 2046     		mov	r0, r4
 129              	.LVL10:
 130              		.loc 1 557 10 view .LVU21
 131 0018 FFF7FEFF 		bl	ptr_to_mem
 132              	.LVL11:
ARM GAS  /tmp/ccjlIonL.s 			page 13


 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 133              		.loc 1 558 3 is_stmt 1 view .LVU22
 134              		.loc 1 558 6 is_stmt 0 view .LVU23
 135 001c B5F5C86F 		cmp	r5, #1600
 136 0020 10D8     		bhi	.L10
 137              		.loc 1 558 38 discriminator 1 view .LVU24
 138 0022 B4F5C86F 		cmp	r4, #1600
 139 0026 0FD8     		bhi	.L11
 140              		.loc 1 558 72 discriminator 2 view .LVU25
 141 0028 BC42     		cmp	r4, r7
 142 002a 02D0     		beq	.L9
 559:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 143              		.loc 1 559 40 view .LVU26
 144 002c 0388     		ldrh	r3, [r0]
 145              		.loc 1 559 32 view .LVU27
 146 002e BB42     		cmp	r3, r7
 147 0030 0CD1     		bne	.L12
 148              	.L9:
 560:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 149              		.loc 1 560 14 discriminator 1 view .LVU28
 150 0032 094B     		ldr	r3, .L16
 151 0034 1B68     		ldr	r3, [r3]
 559:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 152              		.loc 1 559 61 discriminator 1 view .LVU29
 153 0036 B342     		cmp	r3, r6
 154 0038 0AD0     		beq	.L13
 155              		.loc 1 560 34 view .LVU30
 156 003a 7388     		ldrh	r3, [r6, #2]
 157              		.loc 1 560 26 view .LVU31
 158 003c BB42     		cmp	r3, r7
 159 003e 09D1     		bne	.L14
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 562:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 563:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return 1;
 160              		.loc 1 563 10 view .LVU32
 161 0040 0120     		movs	r0, #1
 162              	.LVL12:
 163              		.loc 1 563 10 view .LVU33
 164 0042 00E0     		b	.L7
 165              	.LVL13:
 166              	.L10:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 167              		.loc 1 561 12 view .LVU34
 168 0044 0020     		movs	r0, #0
 169              	.LVL14:
 170              	.L7:
 564:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 171              		.loc 1 564 1 view .LVU35
 172 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 173              	.LVL15:
 174              	.L11:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 175              		.loc 1 561 12 view .LVU36
 176 0048 0020     		movs	r0, #0
 177              	.LVL16:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 178              		.loc 1 561 12 view .LVU37
ARM GAS  /tmp/ccjlIonL.s 			page 14


 179 004a FCE7     		b	.L7
 180              	.LVL17:
 181              	.L12:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 182              		.loc 1 561 12 view .LVU38
 183 004c 0020     		movs	r0, #0
 184              	.LVL18:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 185              		.loc 1 561 12 view .LVU39
 186 004e FAE7     		b	.L7
 187              	.LVL19:
 188              	.L13:
 563:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 189              		.loc 1 563 10 view .LVU40
 190 0050 0120     		movs	r0, #1
 191              	.LVL20:
 563:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 192              		.loc 1 563 10 view .LVU41
 193 0052 F8E7     		b	.L7
 194              	.LVL21:
 195              	.L14:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 196              		.loc 1 561 12 view .LVU42
 197 0054 0020     		movs	r0, #0
 198              	.LVL22:
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 199              		.loc 1 561 12 view .LVU43
 200 0056 F6E7     		b	.L7
 201              	.L17:
 202              		.align	2
 203              	.L16:
 204 0058 00000000 		.word	.LANCHOR1
 205              		.cfi_endproc
 206              	.LFE163:
 208              		.section	.rodata.plug_holes.str1.4,"aMS",%progbits,1
 209              		.align	2
 210              	.LC0:
 211 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/mem.c\000"
 211      6C657761 
 211      7265732F 
 211      54686972 
 211      645F5061 
 212              		.align	2
 213              	.LC1:
 214 002c 706C7567 		.ascii	"plug_holes: mem >= ram\000"
 214      5F686F6C 
 214      65733A20 
 214      6D656D20 
 214      3E3D2072 
 215 0043 00       		.align	2
 216              	.LC2:
 217 0044 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 217      7274696F 
 217      6E202225 
 217      73222066 
 217      61696C65 
 218              		.align	2
ARM GAS  /tmp/ccjlIonL.s 			page 15


 219              	.LC3:
 220 006c 706C7567 		.ascii	"plug_holes: mem < ram_end\000"
 220      5F686F6C 
 220      65733A20 
 220      6D656D20 
 220      3C207261 
 221 0086 0000     		.align	2
 222              	.LC4:
 223 0088 706C7567 		.ascii	"plug_holes: mem->used == 0\000"
 223      5F686F6C 
 223      65733A20 
 223      6D656D2D 
 223      3E757365 
 224 00a3 00       		.align	2
 225              	.LC5:
 226 00a4 706C7567 		.ascii	"plug_holes: mem->next <= MEM_SIZE_ALIGNED\000"
 226      5F686F6C 
 226      65733A20 
 226      6D656D2D 
 226      3E6E6578 
 227              		.section	.text.plug_holes,"ax",%progbits
 228              		.align	1
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	plug_holes:
 235              	.LVL23:
 236              	.LFB161:
 475:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 237              		.loc 1 475 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 475:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 241              		.loc 1 475 1 is_stmt 0 view .LVU45
 242 0000 38B5     		push	{r3, r4, r5, lr}
 243              	.LCFI1:
 244              		.cfi_def_cfa_offset 16
 245              		.cfi_offset 3, -16
 246              		.cfi_offset 4, -12
 247              		.cfi_offset 5, -8
 248              		.cfi_offset 14, -4
 249 0002 0446     		mov	r4, r0
 476:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 250              		.loc 1 476 3 is_stmt 1 view .LVU46
 477:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 251              		.loc 1 477 3 view .LVU47
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 252              		.loc 1 479 3 view .LVU48
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 253              		.loc 1 479 3 view .LVU49
 254 0004 354B     		ldr	r3, .L34
 255 0006 1B68     		ldr	r3, [r3]
 256 0008 8342     		cmp	r3, r0
 257 000a 40D8     		bhi	.L28
 258              	.LVL24:
ARM GAS  /tmp/ccjlIonL.s 			page 16


 259              	.L19:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 260              		.loc 1 479 3 discriminator 3 view .LVU50
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 261              		.loc 1 479 3 discriminator 3 view .LVU51
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 262              		.loc 1 480 3 discriminator 3 view .LVU52
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 263              		.loc 1 480 3 discriminator 3 view .LVU53
 264 000c 344B     		ldr	r3, .L34+4
 265 000e 1B68     		ldr	r3, [r3]
 266 0010 A342     		cmp	r3, r4
 267 0012 44D9     		bls	.L29
 268              	.L20:
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 269              		.loc 1 480 3 discriminator 3 view .LVU54
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 270              		.loc 1 480 3 discriminator 3 view .LVU55
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 271              		.loc 1 481 3 discriminator 3 view .LVU56
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 272              		.loc 1 481 3 discriminator 3 view .LVU57
 273 0014 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 274 0016 002B     		cmp	r3, #0
 275 0018 49D1     		bne	.L30
 276              	.L21:
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 277              		.loc 1 481 3 discriminator 3 view .LVU58
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 278              		.loc 1 481 3 discriminator 3 view .LVU59
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 279              		.loc 1 484 3 discriminator 3 view .LVU60
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 280              		.loc 1 484 3 discriminator 3 view .LVU61
 281 001a 2388     		ldrh	r3, [r4]
 282 001c B3F5C86F 		cmp	r3, #1600
 283 0020 4DD8     		bhi	.L31
 284              	.L22:
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 285              		.loc 1 484 3 discriminator 3 view .LVU62
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 286              		.loc 1 484 3 discriminator 3 view .LVU63
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 287              		.loc 1 486 3 discriminator 3 view .LVU64
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 288              		.loc 1 486 10 is_stmt 0 discriminator 3 view .LVU65
 289 0022 2088     		ldrh	r0, [r4]
 290 0024 FFF7FEFF 		bl	ptr_to_mem
 291              	.LVL25:
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 292              		.loc 1 487 3 is_stmt 1 discriminator 3 view .LVU66
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 293              		.loc 1 487 6 is_stmt 0 discriminator 3 view .LVU67
 294 0028 8442     		cmp	r4, r0
 295 002a 16D0     		beq	.L23
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 296              		.loc 1 487 26 discriminator 1 view .LVU68
ARM GAS  /tmp/ccjlIonL.s 			page 17


 297 002c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 298              		.loc 1 487 19 discriminator 1 view .LVU69
 299 002e A3B9     		cbnz	r3, .L23
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 300              		.loc 1 487 57 discriminator 2 view .LVU70
 301 0030 2B4B     		ldr	r3, .L34+4
 302 0032 1B68     		ldr	r3, [r3]
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 303              		.loc 1 487 38 discriminator 2 view .LVU71
 304 0034 8342     		cmp	r3, r0
 305 0036 10D0     		beq	.L23
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 306              		.loc 1 489 5 is_stmt 1 view .LVU72
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 307              		.loc 1 489 15 is_stmt 0 view .LVU73
 308 0038 2A4B     		ldr	r3, .L34+8
 309 003a 1B68     		ldr	r3, [r3]
 489:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 310              		.loc 1 489 8 view .LVU74
 311 003c 8342     		cmp	r3, r0
 312 003e 46D0     		beq	.L32
 313              	.L24:
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 314              		.loc 1 492 5 is_stmt 1 view .LVU75
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 315              		.loc 1 492 21 is_stmt 0 view .LVU76
 316 0040 0388     		ldrh	r3, [r0]
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 317              		.loc 1 492 15 view .LVU77
 318 0042 2380     		strh	r3, [r4]	@ movhi
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 319              		.loc 1 493 5 is_stmt 1 view .LVU78
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 320              		.loc 1 493 13 is_stmt 0 view .LVU79
 321 0044 0088     		ldrh	r0, [r0]
 322              	.LVL26:
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 323              		.loc 1 493 8 view .LVU80
 324 0046 B0F5C86F 		cmp	r0, #1600
 325 004a 06D0     		beq	.L23
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 326              		.loc 1 494 7 is_stmt 1 view .LVU81
 327 004c FFF7FEFF 		bl	ptr_to_mem
 328              	.LVL27:
 329 0050 0546     		mov	r5, r0
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 330              		.loc 1 494 38 is_stmt 0 view .LVU82
 331 0052 2046     		mov	r0, r4
 332 0054 FFF7FEFF 		bl	mem_to_ptr
 333              	.LVL28:
 494:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 334              		.loc 1 494 36 view .LVU83
 335 0058 6880     		strh	r0, [r5, #2]	@ movhi
 336              	.L23:
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 337              		.loc 1 499 3 is_stmt 1 view .LVU84
ARM GAS  /tmp/ccjlIonL.s 			page 18


 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 338              		.loc 1 499 10 is_stmt 0 view .LVU85
 339 005a 6088     		ldrh	r0, [r4, #2]
 340 005c FFF7FEFF 		bl	ptr_to_mem
 341              	.LVL29:
 342 0060 0546     		mov	r5, r0
 343              	.LVL30:
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 344              		.loc 1 500 3 is_stmt 1 view .LVU86
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 345              		.loc 1 500 6 is_stmt 0 view .LVU87
 346 0062 8442     		cmp	r4, r0
 347 0064 12D0     		beq	.L18
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 348              		.loc 1 500 26 discriminator 1 view .LVU88
 349 0066 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 350              		.loc 1 500 19 discriminator 1 view .LVU89
 351 0068 83B9     		cbnz	r3, .L18
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 352              		.loc 1 502 5 is_stmt 1 view .LVU90
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 353              		.loc 1 502 15 is_stmt 0 view .LVU91
 354 006a 1E4B     		ldr	r3, .L34+8
 355 006c 1B68     		ldr	r3, [r3]
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 356              		.loc 1 502 8 view .LVU92
 357 006e A342     		cmp	r3, r4
 358 0070 30D0     		beq	.L33
 359              	.L26:
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 360              		.loc 1 505 5 is_stmt 1 view .LVU93
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 361              		.loc 1 505 21 is_stmt 0 view .LVU94
 362 0072 2388     		ldrh	r3, [r4]
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 363              		.loc 1 505 16 view .LVU95
 364 0074 2B80     		strh	r3, [r5]	@ movhi
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 365              		.loc 1 506 5 is_stmt 1 view .LVU96
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 366              		.loc 1 506 12 is_stmt 0 view .LVU97
 367 0076 2088     		ldrh	r0, [r4]
 368              	.LVL31:
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 369              		.loc 1 506 8 view .LVU98
 370 0078 B0F5C86F 		cmp	r0, #1600
 371 007c 06D0     		beq	.L18
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 372              		.loc 1 507 7 is_stmt 1 view .LVU99
 373 007e FFF7FEFF 		bl	ptr_to_mem
 374              	.LVL32:
 375 0082 0446     		mov	r4, r0
 376              	.LVL33:
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 377              		.loc 1 507 37 is_stmt 0 view .LVU100
 378 0084 2846     		mov	r0, r5
ARM GAS  /tmp/ccjlIonL.s 			page 19


 379 0086 FFF7FEFF 		bl	mem_to_ptr
 380              	.LVL34:
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 381              		.loc 1 507 35 view .LVU101
 382 008a 6080     		strh	r0, [r4, #2]	@ movhi
 383              	.L18:
 510:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 384              		.loc 1 510 1 view .LVU102
 385 008c 38BD     		pop	{r3, r4, r5, pc}
 386              	.LVL35:
 387              	.L28:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 388              		.loc 1 479 3 is_stmt 1 discriminator 1 view .LVU103
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 389              		.loc 1 479 3 discriminator 1 view .LVU104
 390 008e 164B     		ldr	r3, .L34+12
 391 0090 40F2DF12 		movw	r2, #479
 392 0094 1549     		ldr	r1, .L34+16
 393 0096 1648     		ldr	r0, .L34+20
 394              	.LVL36:
 479:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 395              		.loc 1 479 3 is_stmt 0 discriminator 1 view .LVU105
 396 0098 FFF7FEFF 		bl	printf
 397              	.LVL37:
 398 009c B6E7     		b	.L19
 399              	.L29:
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 400              		.loc 1 480 3 is_stmt 1 discriminator 1 view .LVU106
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 401              		.loc 1 480 3 discriminator 1 view .LVU107
 402 009e 124B     		ldr	r3, .L34+12
 403 00a0 4FF4F072 		mov	r2, #480
 404 00a4 1349     		ldr	r1, .L34+24
 405 00a6 1248     		ldr	r0, .L34+20
 406 00a8 FFF7FEFF 		bl	printf
 407              	.LVL38:
 408 00ac B2E7     		b	.L20
 409              	.L30:
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 410              		.loc 1 481 3 discriminator 1 view .LVU108
 481:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 411              		.loc 1 481 3 discriminator 1 view .LVU109
 412 00ae 0E4B     		ldr	r3, .L34+12
 413 00b0 40F2E112 		movw	r2, #481
 414 00b4 1049     		ldr	r1, .L34+28
 415 00b6 0E48     		ldr	r0, .L34+20
 416 00b8 FFF7FEFF 		bl	printf
 417              	.LVL39:
 418 00bc ADE7     		b	.L21
 419              	.L31:
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 420              		.loc 1 484 3 discriminator 1 view .LVU110
 484:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 421              		.loc 1 484 3 discriminator 1 view .LVU111
 422 00be 0A4B     		ldr	r3, .L34+12
 423 00c0 4FF4F272 		mov	r2, #484
 424 00c4 0D49     		ldr	r1, .L34+32
ARM GAS  /tmp/ccjlIonL.s 			page 20


 425 00c6 0A48     		ldr	r0, .L34+20
 426 00c8 FFF7FEFF 		bl	printf
 427              	.LVL40:
 428 00cc A9E7     		b	.L22
 429              	.LVL41:
 430              	.L32:
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 431              		.loc 1 490 7 view .LVU112
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 432              		.loc 1 490 13 is_stmt 0 view .LVU113
 433 00ce 054B     		ldr	r3, .L34+8
 434 00d0 1C60     		str	r4, [r3]
 435 00d2 B5E7     		b	.L24
 436              	.LVL42:
 437              	.L33:
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 438              		.loc 1 503 7 is_stmt 1 view .LVU114
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 439              		.loc 1 503 13 is_stmt 0 view .LVU115
 440 00d4 034B     		ldr	r3, .L34+8
 441 00d6 1860     		str	r0, [r3]
 442 00d8 CBE7     		b	.L26
 443              	.L35:
 444 00da 00BF     		.align	2
 445              	.L34:
 446 00dc 00000000 		.word	.LANCHOR0
 447 00e0 00000000 		.word	.LANCHOR1
 448 00e4 00000000 		.word	.LANCHOR2
 449 00e8 00000000 		.word	.LC0
 450 00ec 2C000000 		.word	.LC1
 451 00f0 44000000 		.word	.LC2
 452 00f4 6C000000 		.word	.LC3
 453 00f8 88000000 		.word	.LC4
 454 00fc A4000000 		.word	.LC5
 455              		.cfi_endproc
 456              	.LFE161:
 458              		.section	.rodata.mem_init.str1.4,"aMS",%progbits,1
 459              		.align	2
 460              	.LC6:
 461 0000 6661696C 		.ascii	"failed to create mem_mutex\000"
 461      65642074 
 461      6F206372 
 461      65617465 
 461      206D656D 
 462              		.section	.text.mem_init,"ax",%progbits
 463              		.align	1
 464              		.global	mem_init
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	mem_init:
 471              	.LFB162:
 517:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 472              		.loc 1 517 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccjlIonL.s 			page 21


 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476 0000 38B5     		push	{r3, r4, r5, lr}
 477              	.LCFI2:
 478              		.cfi_def_cfa_offset 16
 479              		.cfi_offset 3, -16
 480              		.cfi_offset 4, -12
 481              		.cfi_offset 5, -8
 482              		.cfi_offset 14, -4
 518:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 483              		.loc 1 518 3 view .LVU117
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 484              		.loc 1 520 3 view .LVU118
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 485              		.loc 1 520 3 view .LVU119
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 486              		.loc 1 520 3 view .LVU120
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 487              		.loc 1 520 3 view .LVU121
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 488              		.loc 1 524 3 view .LVU122
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 489              		.loc 1 524 17 is_stmt 0 view .LVU123
 490 0002 114C     		ldr	r4, .L40
 491 0004 24F00304 		bic	r4, r4, #3
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 492              		.loc 1 524 7 view .LVU124
 493 0008 104B     		ldr	r3, .L40+4
 494 000a 1C60     		str	r4, [r3]
 526:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 495              		.loc 1 526 3 is_stmt 1 view .LVU125
 496              	.LVL43:
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 497              		.loc 1 527 3 view .LVU126
 527:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 498              		.loc 1 527 13 is_stmt 0 view .LVU127
 499 000c 4FF4C865 		mov	r5, #1600
 500 0010 2580     		strh	r5, [r4]	@ movhi
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 501              		.loc 1 528 3 is_stmt 1 view .LVU128
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 502              		.loc 1 528 13 is_stmt 0 view .LVU129
 503 0012 0023     		movs	r3, #0
 504 0014 6380     		strh	r3, [r4, #2]	@ movhi
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 505              		.loc 1 529 3 is_stmt 1 view .LVU130
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 506              		.loc 1 529 13 is_stmt 0 view .LVU131
 507 0016 2371     		strb	r3, [r4, #4]
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 508              		.loc 1 531 3 is_stmt 1 view .LVU132
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 509              		.loc 1 531 13 is_stmt 0 view .LVU133
 510 0018 2846     		mov	r0, r5
 511 001a FFF7FEFF 		bl	ptr_to_mem
 512              	.LVL44:
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 513              		.loc 1 531 11 view .LVU134
ARM GAS  /tmp/ccjlIonL.s 			page 22


 514 001e 0C4B     		ldr	r3, .L40+8
 515 0020 1860     		str	r0, [r3]
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 516              		.loc 1 532 3 is_stmt 1 view .LVU135
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 517              		.loc 1 532 17 is_stmt 0 view .LVU136
 518 0022 0123     		movs	r3, #1
 519 0024 0371     		strb	r3, [r0, #4]
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 520              		.loc 1 533 3 is_stmt 1 view .LVU137
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 521              		.loc 1 533 17 is_stmt 0 view .LVU138
 522 0026 0580     		strh	r5, [r0]	@ movhi
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 523              		.loc 1 534 3 is_stmt 1 view .LVU139
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 524              		.loc 1 534 17 is_stmt 0 view .LVU140
 525 0028 4580     		strh	r5, [r0, #2]	@ movhi
 535:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 526              		.loc 1 535 15 is_stmt 1 view .LVU141
 538:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 527              		.loc 1 538 3 view .LVU142
 538:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 528              		.loc 1 538 9 is_stmt 0 view .LVU143
 529 002a 0A4B     		ldr	r3, .L40+12
 530 002c 1C60     		str	r4, [r3]
 540:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 531              		.loc 1 540 43 is_stmt 1 view .LVU144
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 532              		.loc 1 542 3 view .LVU145
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 533              		.loc 1 542 7 is_stmt 0 view .LVU146
 534 002e 0A48     		ldr	r0, .L40+16
 535 0030 FFF7FEFF 		bl	sys_mutex_new
 536              	.LVL45:
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 537              		.loc 1 542 6 view .LVU147
 538 0034 00B9     		cbnz	r0, .L39
 539              	.L36:
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 540              		.loc 1 545 1 view .LVU148
 541 0036 38BD     		pop	{r3, r4, r5, pc}
 542              	.LVL46:
 543              	.L39:
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 544              		.loc 1 543 5 is_stmt 1 discriminator 1 view .LVU149
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 545              		.loc 1 543 5 discriminator 1 view .LVU150
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 546              		.loc 1 543 5 discriminator 1 view .LVU151
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 547              		.loc 1 543 5 discriminator 1 view .LVU152
 548 0038 084B     		ldr	r3, .L40+20
 549 003a 40F21F22 		movw	r2, #543
 550 003e 0849     		ldr	r1, .L40+24
 551 0040 0848     		ldr	r0, .L40+28
 552 0042 FFF7FEFF 		bl	printf
ARM GAS  /tmp/ccjlIonL.s 			page 23


 553              	.LVL47:
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 554              		.loc 1 543 5 discriminator 1 view .LVU153
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 555              		.loc 1 543 5 discriminator 1 view .LVU154
 545:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 556              		.loc 1 545 1 is_stmt 0 discriminator 1 view .LVU155
 557 0046 F6E7     		b	.L36
 558              	.L41:
 559              		.align	2
 560              	.L40:
 561 0048 03000000 		.word	ram_heap+3
 562 004c 00000000 		.word	.LANCHOR0
 563 0050 00000000 		.word	.LANCHOR1
 564 0054 00000000 		.word	.LANCHOR2
 565 0058 00000000 		.word	.LANCHOR3
 566 005c 00000000 		.word	.LC0
 567 0060 00000000 		.word	.LC6
 568 0064 44000000 		.word	.LC2
 569              		.cfi_endproc
 570              	.LFE162:
 572              		.section	.rodata.mem_free.str1.4,"aMS",%progbits,1
 573              		.align	2
 574              	.LC7:
 575 0000 6D656D5F 		.ascii	"mem_free: sanity check alignment\000"
 575      66726565 
 575      3A207361 
 575      6E697479 
 575      20636865 
 576 0021 000000   		.align	2
 577              	.LC8:
 578 0024 6D656D5F 		.ascii	"mem_free: illegal memory\000"
 578      66726565 
 578      3A20696C 
 578      6C656761 
 578      6C206D65 
 579 003d 000000   		.align	2
 580              	.LC9:
 581 0040 6D656D5F 		.ascii	"mem_free: illegal memory: double free\000"
 581      66726565 
 581      3A20696C 
 581      6C656761 
 581      6C206D65 
 582 0066 0000     		.align	2
 583              	.LC10:
 584 0068 6D656D5F 		.ascii	"mem_free: illegal memory: non-linked: double free\000"
 584      66726565 
 584      3A20696C 
 584      6C656761 
 584      6C206D65 
 585              		.section	.text.mem_free,"ax",%progbits
 586              		.align	1
 587              		.global	mem_free
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 591              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccjlIonL.s 			page 24


 593              	mem_free:
 594              	.LVL48:
 595              	.LFB164:
 565:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 566:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 567:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 568:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_sanity(void)
 569:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 570:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 571:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t last_used;
 572:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 573:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* begin with first element here */
 574:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)ram;
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****   last_used = mem->used;
 577:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 578:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 579:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(m
 580:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 581:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* check all elements before the end of the heap */
 582:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (mem = ptr_to_mem(mem->next);
 583:Middlewares/Third_Party/LwIP/src/core/mem.c ****        ((u8_t *)mem > ram) && (mem < ram_end);
 584:Middlewares/Third_Party/LwIP/src/core/mem.c ****        mem = ptr_to_mem(mem->next)) {
 585:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 586:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 587:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 588:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem
 589:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem
 590:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 591:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (last_used == 0) {
 592:Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* 2 unused elements in a row? */
 593:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused?", mem->used == 1);
 594:Middlewares/Third_Party/LwIP/src/core/mem.c ****     } else {
 595:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 596:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 597:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 598:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 599:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 600:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* used/unused altering */
 601:Middlewares/Third_Party/LwIP/src/core/mem.c ****     last_used = mem->used;
 602:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 603:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 604:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", mem->used == 1);
 605:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 606:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 607:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 608:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_CHECK */
 609:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 610:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 611:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Put a struct mem back on the heap
 612:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 613:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the data portion of a struct mem as returned by a previous
 614:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *             call to mem_malloc()
 615:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 616:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 617:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 618:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
ARM GAS  /tmp/ccjlIonL.s 			page 25


 596              		.loc 1 618 1 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 619:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 600              		.loc 1 619 3 view .LVU157
 620:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 601              		.loc 1 620 31 view .LVU158
 621:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 622:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (rmem == NULL) {
 602              		.loc 1 622 3 view .LVU159
 603              		.loc 1 622 6 is_stmt 0 view .LVU160
 604 0000 0028     		cmp	r0, #0
 605 0002 60D0     		beq	.L51
 618:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 606              		.loc 1 618 1 view .LVU161
 607 0004 38B5     		push	{r3, r4, r5, lr}
 608              	.LCFI3:
 609              		.cfi_def_cfa_offset 16
 610              		.cfi_offset 3, -16
 611              		.cfi_offset 4, -12
 612              		.cfi_offset 5, -8
 613              		.cfi_offset 14, -4
 614 0006 0446     		mov	r4, r0
 623:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was call
 624:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 625:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 626:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 615              		.loc 1 626 3 is_stmt 1 view .LVU162
 616              		.loc 1 626 6 is_stmt 0 view .LVU163
 617 0008 10F0030F 		tst	r0, #3
 618 000c 17D1     		bne	.L54
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 628:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 629:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 631:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 632:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 633:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 634:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem: */
 635:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 636:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 619              		.loc 1 636 3 is_stmt 1 view .LVU164
 620              		.loc 1 636 7 is_stmt 0 view .LVU165
 621 000e A0F10805 		sub	r5, r0, #8
 622              	.LVL49:
 637:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 638:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 623              		.loc 1 638 3 is_stmt 1 view .LVU166
 624              		.loc 1 638 19 is_stmt 0 view .LVU167
 625 0012 2D4B     		ldr	r3, .L57
 626 0014 1B68     		ldr	r3, [r3]
 627              		.loc 1 638 6 view .LVU168
 628 0016 AB42     		cmp	r3, r5
 629 0018 05D8     		bhi	.L45
 630              		.loc 1 638 41 discriminator 1 view .LVU169
 631 001a 00F10C03 		add	r3, r0, #12
ARM GAS  /tmp/ccjlIonL.s 			page 26


 632              		.loc 1 638 62 discriminator 1 view .LVU170
 633 001e 2B4A     		ldr	r2, .L57+4
 634 0020 1268     		ldr	r2, [r2]
 635              		.loc 1 638 25 discriminator 1 view .LVU171
 636 0022 9342     		cmp	r3, r2
 637 0024 17D9     		bls	.L46
 638              	.L45:
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 639              		.loc 1 639 5 is_stmt 1 discriminator 1 view .LVU172
 640              		.loc 1 639 5 discriminator 1 view .LVU173
 641              		.loc 1 639 5 discriminator 1 view .LVU174
 642              		.loc 1 639 5 discriminator 1 view .LVU175
 643 0026 2A4B     		ldr	r3, .L57+8
 644 0028 40F27F22 		movw	r2, #639
 645 002c 2949     		ldr	r1, .L57+12
 646 002e 2A48     		ldr	r0, .L57+16
 647              	.LVL50:
 648              		.loc 1 639 5 is_stmt 0 discriminator 1 view .LVU176
 649 0030 FFF7FEFF 		bl	printf
 650              	.LVL51:
 651              		.loc 1 639 5 is_stmt 1 discriminator 1 view .LVU177
 652              		.loc 1 639 5 discriminator 1 view .LVU178
 640:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 653              		.loc 1 640 83 discriminator 1 view .LVU179
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 654              		.loc 1 642 5 discriminator 1 view .LVU180
 655              	.LBB2:
 656              		.loc 1 642 5 discriminator 1 view .LVU181
 657              		.loc 1 642 5 discriminator 1 view .LVU182
 658 0034 FFF7FEFF 		bl	sys_arch_protect
 659              	.LVL52:
 660              		.loc 1 642 5 discriminator 1 view .LVU183
 661              		.loc 1 642 5 discriminator 1 view .LVU184
 662 0038 FFF7FEFF 		bl	sys_arch_unprotect
 663              	.LVL53:
 664              		.loc 1 642 5 is_stmt 0 discriminator 1 view .LVU185
 665              	.LBE2:
 666              		.loc 1 642 5 is_stmt 1 discriminator 1 view .LVU186
 643:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 667              		.loc 1 643 5 discriminator 1 view .LVU187
 668              	.L42:
 644:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 645:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 646:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 647:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 648:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 649:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 650:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem has to be in a used state */
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem->used) {
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 653:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 654:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 655:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 658:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
ARM GAS  /tmp/ccjlIonL.s 			page 27


 659:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem_link_valid(mem)) {
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 663:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 664:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 667:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 668:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 669:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem is now unused. */
 670:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 671:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem < lfree) {
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 674:Middlewares/Third_Party/LwIP/src/core/mem.c ****     lfree = mem;
 675:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 676:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 678:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 679:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* finally, see if prev or next are free also */
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****   plug_holes(mem);
 681:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 682:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 684:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 685:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 686:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 669              		.loc 1 686 1 is_stmt 0 view .LVU188
 670 003c 38BD     		pop	{r3, r4, r5, pc}
 671              	.LVL54:
 672              	.L54:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 673              		.loc 1 627 5 is_stmt 1 discriminator 1 view .LVU189
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 674              		.loc 1 627 5 discriminator 1 view .LVU190
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 675              		.loc 1 627 5 discriminator 1 view .LVU191
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 676              		.loc 1 627 5 discriminator 1 view .LVU192
 677 003e 244B     		ldr	r3, .L57+8
 678 0040 40F27322 		movw	r2, #627
 679 0044 2549     		ldr	r1, .L57+20
 680 0046 2448     		ldr	r0, .L57+16
 681              	.LVL55:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 682              		.loc 1 627 5 is_stmt 0 discriminator 1 view .LVU193
 683 0048 FFF7FEFF 		bl	printf
 684              	.LVL56:
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 685              		.loc 1 627 5 is_stmt 1 discriminator 1 view .LVU194
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 686              		.loc 1 627 5 discriminator 1 view .LVU195
 628:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 687              		.loc 1 628 91 discriminator 1 view .LVU196
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 688              		.loc 1 630 5 discriminator 1 view .LVU197
ARM GAS  /tmp/ccjlIonL.s 			page 28


 689              	.LBB3:
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 690              		.loc 1 630 5 discriminator 1 view .LVU198
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 691              		.loc 1 630 5 discriminator 1 view .LVU199
 692 004c FFF7FEFF 		bl	sys_arch_protect
 693              	.LVL57:
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 694              		.loc 1 630 5 discriminator 1 view .LVU200
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 695              		.loc 1 630 5 discriminator 1 view .LVU201
 696 0050 FFF7FEFF 		bl	sys_arch_unprotect
 697              	.LVL58:
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 698              		.loc 1 630 5 is_stmt 0 discriminator 1 view .LVU202
 699              	.LBE3:
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 700              		.loc 1 630 5 is_stmt 1 discriminator 1 view .LVU203
 631:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 701              		.loc 1 631 5 discriminator 1 view .LVU204
 702 0054 F2E7     		b	.L42
 703              	.LVL59:
 704              	.L46:
 649:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem has to be in a used state */
 705              		.loc 1 649 3 view .LVU205
 706 0056 2248     		ldr	r0, .L57+24
 707              	.LVL60:
 649:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem has to be in a used state */
 708              		.loc 1 649 3 is_stmt 0 view .LVU206
 709 0058 FFF7FEFF 		bl	sys_mutex_lock
 710              	.LVL61:
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 711              		.loc 1 651 3 is_stmt 1 view .LVU207
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 712              		.loc 1 651 11 is_stmt 0 view .LVU208
 713 005c 14F8043C 		ldrb	r3, [r4, #-4]	@ zero_extendqisi2
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 714              		.loc 1 651 6 view .LVU209
 715 0060 9BB1     		cbz	r3, .L55
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 716              		.loc 1 660 3 is_stmt 1 view .LVU210
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 717              		.loc 1 660 8 is_stmt 0 view .LVU211
 718 0062 2846     		mov	r0, r5
 719 0064 FFF7FEFF 		bl	mem_link_valid
 720              	.LVL62:
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 721              		.loc 1 660 6 view .LVU212
 722 0068 F0B1     		cbz	r0, .L56
 670:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 723              		.loc 1 670 3 is_stmt 1 view .LVU213
 670:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 724              		.loc 1 670 13 is_stmt 0 view .LVU214
 725 006a 0023     		movs	r3, #0
 726 006c 04F8043C 		strb	r3, [r4, #-4]
 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 727              		.loc 1 672 3 is_stmt 1 view .LVU215
ARM GAS  /tmp/ccjlIonL.s 			page 29


 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 728              		.loc 1 672 11 is_stmt 0 view .LVU216
 729 0070 1C4B     		ldr	r3, .L57+28
 730 0072 1B68     		ldr	r3, [r3]
 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 731              		.loc 1 672 6 view .LVU217
 732 0074 AB42     		cmp	r3, r5
 733 0076 01D9     		bls	.L49
 674:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 734              		.loc 1 674 5 is_stmt 1 view .LVU218
 674:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 735              		.loc 1 674 11 is_stmt 0 view .LVU219
 736 0078 1A4B     		ldr	r3, .L57+28
 737 007a 1D60     		str	r5, [r3]
 738              	.L49:
 677:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 739              		.loc 1 677 74 is_stmt 1 view .LVU220
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 740              		.loc 1 680 3 view .LVU221
 741 007c 2846     		mov	r0, r5
 742 007e FFF7FEFF 		bl	plug_holes
 743              	.LVL63:
 681:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 744              		.loc 1 681 15 view .LVU222
 685:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 745              		.loc 1 685 3 view .LVU223
 746 0082 1748     		ldr	r0, .L57+24
 747 0084 FFF7FEFF 		bl	sys_mutex_unlock
 748              	.LVL64:
 749 0088 D8E7     		b	.L42
 750              	.L55:
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 751              		.loc 1 652 5 discriminator 1 view .LVU224
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 752              		.loc 1 652 5 discriminator 1 view .LVU225
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 753              		.loc 1 652 5 discriminator 1 view .LVU226
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 754              		.loc 1 652 5 discriminator 1 view .LVU227
 755 008a 114B     		ldr	r3, .L57+8
 756 008c 4FF42372 		mov	r2, #652
 757 0090 1549     		ldr	r1, .L57+32
 758 0092 1148     		ldr	r0, .L57+16
 759 0094 FFF7FEFF 		bl	printf
 760              	.LVL65:
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 761              		.loc 1 652 5 discriminator 1 view .LVU228
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 762              		.loc 1 652 5 discriminator 1 view .LVU229
 653:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 763              		.loc 1 653 5 discriminator 1 view .LVU230
 764 0098 1148     		ldr	r0, .L57+24
 765 009a FFF7FEFF 		bl	sys_mutex_unlock
 766              	.LVL66:
 654:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 767              		.loc 1 654 97 discriminator 1 view .LVU231
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
ARM GAS  /tmp/ccjlIonL.s 			page 30


 768              		.loc 1 656 5 discriminator 1 view .LVU232
 769              	.LBB4:
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 770              		.loc 1 656 5 discriminator 1 view .LVU233
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 771              		.loc 1 656 5 discriminator 1 view .LVU234
 772 009e FFF7FEFF 		bl	sys_arch_protect
 773              	.LVL67:
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 774              		.loc 1 656 5 discriminator 1 view .LVU235
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 775              		.loc 1 656 5 discriminator 1 view .LVU236
 776 00a2 FFF7FEFF 		bl	sys_arch_unprotect
 777              	.LVL68:
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 778              		.loc 1 656 5 is_stmt 0 discriminator 1 view .LVU237
 779              	.LBE4:
 656:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 780              		.loc 1 656 5 is_stmt 1 discriminator 1 view .LVU238
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 781              		.loc 1 657 5 discriminator 1 view .LVU239
 782 00a6 C9E7     		b	.L42
 783              	.L56:
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 784              		.loc 1 661 5 discriminator 1 view .LVU240
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 785              		.loc 1 661 5 discriminator 1 view .LVU241
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 786              		.loc 1 661 5 discriminator 1 view .LVU242
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 787              		.loc 1 661 5 discriminator 1 view .LVU243
 788 00a8 094B     		ldr	r3, .L57+8
 789 00aa 40F29522 		movw	r2, #661
 790 00ae 0F49     		ldr	r1, .L57+36
 791 00b0 0948     		ldr	r0, .L57+16
 792 00b2 FFF7FEFF 		bl	printf
 793              	.LVL69:
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 794              		.loc 1 661 5 discriminator 1 view .LVU244
 661:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 795              		.loc 1 661 5 discriminator 1 view .LVU245
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 796              		.loc 1 662 5 discriminator 1 view .LVU246
 797 00b6 0A48     		ldr	r0, .L57+24
 798 00b8 FFF7FEFF 		bl	sys_mutex_unlock
 799              	.LVL70:
 663:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 800              		.loc 1 663 109 discriminator 1 view .LVU247
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 801              		.loc 1 665 5 discriminator 1 view .LVU248
 802              	.LBB5:
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 803              		.loc 1 665 5 discriminator 1 view .LVU249
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 804              		.loc 1 665 5 discriminator 1 view .LVU250
 805 00bc FFF7FEFF 		bl	sys_arch_protect
 806              	.LVL71:
ARM GAS  /tmp/ccjlIonL.s 			page 31


 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 807              		.loc 1 665 5 discriminator 1 view .LVU251
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 808              		.loc 1 665 5 discriminator 1 view .LVU252
 809 00c0 FFF7FEFF 		bl	sys_arch_unprotect
 810              	.LVL72:
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 811              		.loc 1 665 5 is_stmt 0 discriminator 1 view .LVU253
 812              	.LBE5:
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 813              		.loc 1 665 5 is_stmt 1 discriminator 1 view .LVU254
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 814              		.loc 1 666 5 discriminator 1 view .LVU255
 815 00c4 BAE7     		b	.L42
 816              	.LVL73:
 817              	.L51:
 818              	.LCFI4:
 819              		.cfi_def_cfa_offset 0
 820              		.cfi_restore 3
 821              		.cfi_restore 4
 822              		.cfi_restore 5
 823              		.cfi_restore 14
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 824              		.loc 1 666 5 is_stmt 0 discriminator 1 view .LVU256
 825 00c6 7047     		bx	lr
 826              	.L58:
 827              		.align	2
 828              	.L57:
 829 00c8 00000000 		.word	.LANCHOR0
 830 00cc 00000000 		.word	.LANCHOR1
 831 00d0 00000000 		.word	.LC0
 832 00d4 24000000 		.word	.LC8
 833 00d8 44000000 		.word	.LC2
 834 00dc 00000000 		.word	.LC7
 835 00e0 00000000 		.word	.LANCHOR3
 836 00e4 00000000 		.word	.LANCHOR2
 837 00e8 40000000 		.word	.LC9
 838 00ec 68000000 		.word	.LC10
 839              		.cfi_endproc
 840              	.LFE164:
 842              		.section	.rodata.mem_trim.str1.4,"aMS",%progbits,1
 843              		.align	2
 844              	.LC11:
 845 0000 6D656D5F 		.ascii	"mem_trim: legal memory\000"
 845      7472696D 
 845      3A206C65 
 845      67616C20 
 845      6D656D6F 
 846 0017 00       		.align	2
 847              	.LC12:
 848 0018 6D656D5F 		.ascii	"mem_trim can only shrink memory\000"
 848      7472696D 
 848      2063616E 
 848      206F6E6C 
 848      79207368 
 849              		.align	2
 850              	.LC13:
ARM GAS  /tmp/ccjlIonL.s 			page 32


 851 0038 696E7661 		.ascii	"invalid next ptr\000"
 851      6C696420 
 851      6E657874 
 851      20707472 
 851      00
 852              		.section	.text.mem_trim,"ax",%progbits
 853              		.align	1
 854              		.global	mem_trim
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 858              		.fpu fpv4-sp-d16
 860              	mem_trim:
 861              	.LVL74:
 862              	.LFB165:
 687:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 688:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 689:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Shrink memory returned by mem_malloc().
 690:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 691:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem pointer to memory allocated by mem_malloc the is to be shrinked
 692:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param new_size required size after shrinking (needs to be smaller than or
 693:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *                equal to the previous size)
 694:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return for compatibility reasons: is always == rmem, at the moment
 695:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or NULL if newsize is > old size, in which case rmem is NOT touched
 696:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or freed!
 697:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 698:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 699:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *rmem, mem_size_t new_size)
 700:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 863              		.loc 1 700 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		.loc 1 700 1 is_stmt 0 view .LVU258
 868 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 869              	.LCFI5:
 870              		.cfi_def_cfa_offset 32
 871              		.cfi_offset 3, -32
 872              		.cfi_offset 4, -28
 873              		.cfi_offset 5, -24
 874              		.cfi_offset 6, -20
 875              		.cfi_offset 7, -16
 876              		.cfi_offset 8, -12
 877              		.cfi_offset 9, -8
 878              		.cfi_offset 14, -4
 879 0004 0546     		mov	r5, r0
 701:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t size, newsize;
 880              		.loc 1 701 3 is_stmt 1 view .LVU259
 702:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 881              		.loc 1 702 3 view .LVU260
 703:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 882              		.loc 1 703 3 view .LVU261
 704:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
 705:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 883              		.loc 1 705 31 view .LVU262
 706:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 707:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
ARM GAS  /tmp/ccjlIonL.s 			page 33


 708:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 709:Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 884              		.loc 1 709 3 view .LVU263
 885              		.loc 1 709 25 is_stmt 0 view .LVU264
 886 0006 CC1C     		adds	r4, r1, #3
 887 0008 A4B2     		uxth	r4, r4
 888              		.loc 1 709 11 view .LVU265
 889 000a 24F00304 		bic	r4, r4, #3
 890 000e A4B2     		uxth	r4, r4
 891              	.LVL75:
 710:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize < MIN_SIZE_ALIGNED) {
 892              		.loc 1 710 3 is_stmt 1 view .LVU266
 893              		.loc 1 710 6 is_stmt 0 view .LVU267
 894 0010 0B2C     		cmp	r4, #11
 895 0012 04D9     		bls	.L73
 711:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 712:Middlewares/Third_Party/LwIP/src/core/mem.c ****     newsize = MIN_SIZE_ALIGNED;
 713:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 714:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 715:Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 716:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 717:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 896              		.loc 1 717 3 is_stmt 1 view .LVU268
 897              		.loc 1 717 6 is_stmt 0 view .LVU269
 898 0014 B4F5C86F 		cmp	r4, #1600
 899 0018 02D9     		bls	.L60
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 900              		.loc 1 718 12 view .LVU270
 901 001a 0020     		movs	r0, #0
 902              	.LVL76:
 903              		.loc 1 718 12 view .LVU271
 904 001c 61E0     		b	.L59
 905              	.LVL77:
 906              	.L73:
 712:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 907              		.loc 1 712 13 view .LVU272
 908 001e 0C24     		movs	r4, #12
 909              	.LVL78:
 910              	.L60:
 717:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 911              		.loc 1 717 36 discriminator 1 view .LVU273
 912 0020 8C42     		cmp	r4, r1
 913 0022 C0F0A280 		bcc	.L75
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 720:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 721:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 914              		.loc 1 721 3 is_stmt 1 view .LVU274
 915              		.loc 1 721 3 view .LVU275
 916 0026 544B     		ldr	r3, .L83
 917 0028 1B68     		ldr	r3, [r3]
 918 002a AB42     		cmp	r3, r5
 919 002c 03D8     		bhi	.L62
 920              		.loc 1 721 3 is_stmt 0 discriminator 2 view .LVU276
 921 002e 534B     		ldr	r3, .L83+4
 922 0030 1B68     		ldr	r3, [r3]
 923 0032 AB42     		cmp	r3, r5
 924 0034 06D8     		bhi	.L63
ARM GAS  /tmp/ccjlIonL.s 			page 34


 925              	.L62:
 926              		.loc 1 721 3 is_stmt 1 discriminator 3 view .LVU277
 927              		.loc 1 721 3 discriminator 3 view .LVU278
 928 0036 524B     		ldr	r3, .L83+8
 929 0038 40F2D122 		movw	r2, #721
 930 003c 5149     		ldr	r1, .L83+12
 931              	.LVL79:
 932              		.loc 1 721 3 is_stmt 0 discriminator 3 view .LVU279
 933 003e 5248     		ldr	r0, .L83+16
 934              	.LVL80:
 935              		.loc 1 721 3 discriminator 3 view .LVU280
 936 0040 FFF7FEFF 		bl	printf
 937              	.LVL81:
 938              	.L63:
 939              		.loc 1 721 3 is_stmt 1 discriminator 5 view .LVU281
 940              		.loc 1 721 3 discriminator 5 view .LVU282
 722:Middlewares/Third_Party/LwIP/src/core/mem.c ****               (u8_t *)rmem < (u8_t *)ram_end);
 723:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 724:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 941              		.loc 1 724 3 discriminator 5 view .LVU283
 942              		.loc 1 724 20 is_stmt 0 discriminator 5 view .LVU284
 943 0044 4C4B     		ldr	r3, .L83
 944 0046 1B68     		ldr	r3, [r3]
 945              		.loc 1 724 6 discriminator 5 view .LVU285
 946 0048 AB42     		cmp	r3, r5
 947 004a 45D8     		bhi	.L64
 948              		.loc 1 724 53 discriminator 1 view .LVU286
 949 004c 4B4B     		ldr	r3, .L83+4
 950 004e 1B68     		ldr	r3, [r3]
 951              		.loc 1 724 34 discriminator 1 view .LVU287
 952 0050 AB42     		cmp	r3, r5
 953 0052 41D9     		bls	.L64
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
 726:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 728:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 729:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 730:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 731:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 732:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 954              		.loc 1 732 3 is_stmt 1 view .LVU288
 955              	.LVL82:
 733:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 734:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 735:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 736:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and its offset pointer */
 737:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ptr = mem_to_ptr(mem);
 956              		.loc 1 737 3 view .LVU289
 957              		.loc 1 737 9 is_stmt 0 view .LVU290
 958 0054 A5F10800 		sub	r0, r5, #8
 959              	.LVL83:
 960              		.loc 1 737 9 view .LVU291
 961 0058 FFF7FEFF 		bl	mem_to_ptr
 962              	.LVL84:
 963              		.loc 1 737 9 view .LVU292
 964 005c 0646     		mov	r6, r0
 965              	.LVL85:
ARM GAS  /tmp/ccjlIonL.s 			page 35


 738:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 739:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 966              		.loc 1 739 3 is_stmt 1 view .LVU293
 967              		.loc 1 739 39 is_stmt 0 view .LVU294
 968 005e 35F8088C 		ldrh	r8, [r5, #-8]
 969              		.loc 1 739 23 view .LVU295
 970 0062 A8EB0008 		sub	r8, r8, r0
 971 0066 1FFA88F8 		uxth	r8, r8
 972              		.loc 1 739 8 view .LVU296
 973 006a A8F10808 		sub	r8, r8, #8
 974 006e 1FFA88F8 		uxth	r8, r8
 975              	.LVL86:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 976              		.loc 1 740 3 is_stmt 1 view .LVU297
 977              		.loc 1 740 3 view .LVU298
 978 0072 4445     		cmp	r4, r8
 979 0074 37D8     		bhi	.L79
 980              	.LVL87:
 981              	.L66:
 982              		.loc 1 740 3 discriminator 3 view .LVU299
 983              		.loc 1 740 3 discriminator 3 view .LVU300
 741:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 984              		.loc 1 741 3 discriminator 3 view .LVU301
 985              		.loc 1 741 6 is_stmt 0 discriminator 3 view .LVU302
 986 0076 4445     		cmp	r4, r8
 987 0078 79D8     		bhi	.L76
 742:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* not supported */
 743:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 744:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 745:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize == size) {
 988              		.loc 1 745 3 is_stmt 1 view .LVU303
 989              		.loc 1 745 6 is_stmt 0 view .LVU304
 990 007a 7AD0     		beq	.L77
 746:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* No change in size, simply return */
 747:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 748:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 749:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 750:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 751:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 991              		.loc 1 751 3 is_stmt 1 view .LVU305
 992 007c 4348     		ldr	r0, .L83+20
 993 007e FFF7FEFF 		bl	sys_mutex_lock
 994              	.LVL88:
 752:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 753:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem2 = ptr_to_mem(mem->next);
 995              		.loc 1 753 3 view .LVU306
 996              		.loc 1 753 10 is_stmt 0 view .LVU307
 997 0082 35F8087C 		ldrh	r7, [r5, #-8]
 998 0086 3846     		mov	r0, r7
 999 0088 FFF7FEFF 		bl	ptr_to_mem
 1000              	.LVL89:
 1001 008c 8146     		mov	r9, r0
 1002              	.LVL90:
 754:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem2->used == 0) {
 1003              		.loc 1 754 3 is_stmt 1 view .LVU308
 1004              		.loc 1 754 11 is_stmt 0 view .LVU309
 1005 008e 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
ARM GAS  /tmp/ccjlIonL.s 			page 36


 1006              		.loc 1 754 6 view .LVU310
 1007 0090 002B     		cmp	r3, #0
 1008 0092 3ED1     		bne	.L67
 1009              	.LBB6:
 755:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* The next struct is unused, we can simply move it at little */
 756:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem_size_t next;
 1010              		.loc 1 756 5 is_stmt 1 view .LVU311
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1011              		.loc 1 757 5 view .LVU312
 1012              		.loc 1 757 5 view .LVU313
 1013 0094 B7F5C86F 		cmp	r7, #1600
 1014 0098 2DD0     		beq	.L80
 1015              	.LVL91:
 1016              	.L68:
 1017              		.loc 1 757 5 discriminator 3 view .LVU314
 1018              		.loc 1 757 5 discriminator 3 view .LVU315
 758:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 759:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next = mem2->next;
 1019              		.loc 1 759 5 discriminator 3 view .LVU316
 1020              		.loc 1 759 10 is_stmt 0 discriminator 3 view .LVU317
 1021 009a B9F80070 		ldrh	r7, [r9]
 1022              	.LVL92:
 760:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* create new struct mem which is moved directly after the shrinked mem */
 761:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 1023              		.loc 1 761 5 is_stmt 1 discriminator 3 view .LVU318
 1024              		.loc 1 761 49 is_stmt 0 discriminator 3 view .LVU319
 1025 009e 3444     		add	r4, r4, r6
 1026 00a0 A4B2     		uxth	r4, r4
 1027              		.loc 1 761 10 discriminator 3 view .LVU320
 1028 00a2 0834     		adds	r4, r4, #8
 1029 00a4 A4B2     		uxth	r4, r4
 1030              	.LVL93:
 762:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem2) {
 1031              		.loc 1 762 5 is_stmt 1 discriminator 3 view .LVU321
 1032              		.loc 1 762 15 is_stmt 0 discriminator 3 view .LVU322
 1033 00a6 3A4B     		ldr	r3, .L83+24
 1034 00a8 1B68     		ldr	r3, [r3]
 1035              		.loc 1 762 8 discriminator 3 view .LVU323
 1036 00aa 4B45     		cmp	r3, r9
 1037 00ac 2BD0     		beq	.L81
 1038              	.L69:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = ptr_to_mem(ptr2);
 764:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 765:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1039              		.loc 1 765 5 is_stmt 1 view .LVU324
 1040              		.loc 1 765 12 is_stmt 0 view .LVU325
 1041 00ae 2046     		mov	r0, r4
 1042 00b0 FFF7FEFF 		bl	ptr_to_mem
 1043              	.LVL94:
 766:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 1044              		.loc 1 766 5 is_stmt 1 view .LVU326
 1045              		.loc 1 766 16 is_stmt 0 view .LVU327
 1046 00b4 0023     		movs	r3, #0
 1047 00b6 0371     		strb	r3, [r0, #4]
 767:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* restore the next pointer */
 768:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = next;
 1048              		.loc 1 768 5 is_stmt 1 view .LVU328
ARM GAS  /tmp/ccjlIonL.s 			page 37


 1049              		.loc 1 768 16 is_stmt 0 view .LVU329
 1050 00b8 0780     		strh	r7, [r0]	@ movhi
 769:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link it back to mem */
 770:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1051              		.loc 1 770 5 is_stmt 1 view .LVU330
 1052              		.loc 1 770 16 is_stmt 0 view .LVU331
 1053 00ba 4680     		strh	r6, [r0, #2]	@ movhi
 771:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link mem to it */
 772:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 1054              		.loc 1 772 5 is_stmt 1 view .LVU332
 1055              		.loc 1 772 15 is_stmt 0 view .LVU333
 1056 00bc 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 773:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* last thing to restore linked list: as we have moved mem2,
 774:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
 775:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * the end of the heap */
 776:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 1057              		.loc 1 776 5 is_stmt 1 view .LVU334
 1058              		.loc 1 776 13 is_stmt 0 view .LVU335
 1059 00c0 0088     		ldrh	r0, [r0]
 1060              	.LVL95:
 1061              		.loc 1 776 8 view .LVU336
 1062 00c2 B0F5C86F 		cmp	r0, #1600
 1063 00c6 02D0     		beq	.L70
 777:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1064              		.loc 1 777 7 is_stmt 1 view .LVU337
 1065 00c8 FFF7FEFF 		bl	ptr_to_mem
 1066              	.LVL96:
 1067              		.loc 1 777 36 is_stmt 0 view .LVU338
 1068 00cc 4480     		strh	r4, [r0, #2]	@ movhi
 1069              	.LVL97:
 1070              	.L70:
 1071              		.loc 1 777 36 view .LVU339
 1072              	.LBE6:
 778:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 779:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 780:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* no need to plug holes, we've already done that */
 781:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 782:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 783:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * at least MIN_SIZE_ALIGNED of data.
 784:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
 785:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
 786:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 787:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       region that couldn't hold data, but when mem->next gets freed,
 788:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       the 2 regions would be combined, resulting in more free memory */
 789:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 791:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 792:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 793:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 794:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 795:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 796:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 797:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 798:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 799:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 800:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 801:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
ARM GAS  /tmp/ccjlIonL.s 			page 38


 802:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 1073              		.loc 1 802 47 is_stmt 1 view .LVU340
 803:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the original mem->next is used, so no need to plug holes! */
 804:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 805:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* else {
 806:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next struct mem is used but size between mem and mem2 is not big enough
 807:Middlewares/Third_Party/LwIP/src/core/mem.c ****     to create another struct mem
 808:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> don't do anyhting.
 809:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> the remaining space stays unused since it is too small
 810:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } */
 811:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 812:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_element(mem, new_size);
 813:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 814:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 1074              		.loc 1 814 15 view .LVU341
 815:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 816:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 817:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 818:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 1075              		.loc 1 818 3 view .LVU342
 1076 00ce 2F48     		ldr	r0, .L83+20
 1077 00d0 FFF7FEFF 		bl	sys_mutex_unlock
 1078              	.LVL98:
 819:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return rmem;
 1079              		.loc 1 819 3 view .LVU343
 1080              		.loc 1 819 10 is_stmt 0 view .LVU344
 1081 00d4 2846     		mov	r0, r5
 1082 00d6 04E0     		b	.L59
 1083              	.LVL99:
 1084              	.L64:
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 1085              		.loc 1 725 83 is_stmt 1 view .LVU345
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1086              		.loc 1 727 5 view .LVU346
 1087              	.LBB7:
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1088              		.loc 1 727 5 view .LVU347
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1089              		.loc 1 727 5 view .LVU348
 1090 00d8 FFF7FEFF 		bl	sys_arch_protect
 1091              	.LVL100:
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1092              		.loc 1 727 5 view .LVU349
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1093              		.loc 1 727 5 view .LVU350
 1094 00dc FFF7FEFF 		bl	sys_arch_unprotect
 1095              	.LVL101:
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1096              		.loc 1 727 5 is_stmt 0 view .LVU351
 1097              	.LBE7:
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 1098              		.loc 1 727 5 is_stmt 1 view .LVU352
 728:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1099              		.loc 1 728 5 view .LVU353
 728:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1100              		.loc 1 728 12 is_stmt 0 view .LVU354
 1101 00e0 2846     		mov	r0, r5
ARM GAS  /tmp/ccjlIonL.s 			page 39


 1102              	.L59:
 820:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1103              		.loc 1 820 1 view .LVU355
 1104 00e2 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 1105              	.LVL102:
 1106              	.L79:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1107              		.loc 1 740 3 is_stmt 1 discriminator 1 view .LVU356
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1108              		.loc 1 740 3 discriminator 1 view .LVU357
 1109 00e6 264B     		ldr	r3, .L83+8
 1110 00e8 4FF43972 		mov	r2, #740
 1111 00ec 2949     		ldr	r1, .L83+28
 1112 00ee 2648     		ldr	r0, .L83+16
 1113              	.LVL103:
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1114              		.loc 1 740 3 is_stmt 0 discriminator 1 view .LVU358
 1115 00f0 FFF7FEFF 		bl	printf
 1116              	.LVL104:
 1117 00f4 BFE7     		b	.L66
 1118              	.LVL105:
 1119              	.L80:
 1120              	.LBB8:
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1121              		.loc 1 757 5 is_stmt 1 discriminator 1 view .LVU359
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1122              		.loc 1 757 5 discriminator 1 view .LVU360
 1123 00f6 224B     		ldr	r3, .L83+8
 1124 00f8 40F2F522 		movw	r2, #757
 1125 00fc 2649     		ldr	r1, .L83+32
 1126 00fe 2248     		ldr	r0, .L83+16
 1127              	.LVL106:
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1128              		.loc 1 757 5 is_stmt 0 discriminator 1 view .LVU361
 1129 0100 FFF7FEFF 		bl	printf
 1130              	.LVL107:
 1131 0104 C9E7     		b	.L68
 1132              	.LVL108:
 1133              	.L81:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1134              		.loc 1 763 7 is_stmt 1 view .LVU362
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1135              		.loc 1 763 15 is_stmt 0 view .LVU363
 1136 0106 2046     		mov	r0, r4
 1137 0108 FFF7FEFF 		bl	ptr_to_mem
 1138              	.LVL109:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1139              		.loc 1 763 13 view .LVU364
 1140 010c 204B     		ldr	r3, .L83+24
 1141 010e 1860     		str	r0, [r3]
 1142 0110 CDE7     		b	.L69
 1143              	.LVL110:
 1144              	.L67:
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1145              		.loc 1 763 13 view .LVU365
 1146              	.LBE8:
 781:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
ARM GAS  /tmp/ccjlIonL.s 			page 40


 1147              		.loc 1 781 10 is_stmt 1 view .LVU366
 781:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 1148              		.loc 1 781 42 is_stmt 0 view .LVU367
 1149 0112 04F11403 		add	r3, r4, #20
 781:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 1150              		.loc 1 781 13 view .LVU368
 1151 0116 4345     		cmp	r3, r8
 1152 0118 D9D8     		bhi	.L70
 789:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1153              		.loc 1 789 5 is_stmt 1 view .LVU369
 789:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1154              		.loc 1 789 49 is_stmt 0 view .LVU370
 1155 011a 3444     		add	r4, r4, r6
 1156 011c A4B2     		uxth	r4, r4
 789:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1157              		.loc 1 789 10 view .LVU371
 1158 011e 0834     		adds	r4, r4, #8
 1159 0120 A4B2     		uxth	r4, r4
 1160              	.LVL111:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1161              		.loc 1 790 5 is_stmt 1 view .LVU372
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1162              		.loc 1 790 5 view .LVU373
 1163 0122 B7F5C86F 		cmp	r7, #1600
 1164 0126 18D0     		beq	.L82
 1165              	.LVL112:
 1166              	.L71:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1167              		.loc 1 790 5 discriminator 3 view .LVU374
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1168              		.loc 1 790 5 discriminator 3 view .LVU375
 791:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 1169              		.loc 1 791 5 discriminator 3 view .LVU376
 791:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 1170              		.loc 1 791 12 is_stmt 0 discriminator 3 view .LVU377
 1171 0128 2046     		mov	r0, r4
 1172 012a FFF7FEFF 		bl	ptr_to_mem
 1173              	.LVL113:
 792:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 1174              		.loc 1 792 5 is_stmt 1 discriminator 3 view .LVU378
 792:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 1175              		.loc 1 792 14 is_stmt 0 discriminator 3 view .LVU379
 1176 012e 184B     		ldr	r3, .L83+24
 1177 0130 1B68     		ldr	r3, [r3]
 792:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 1178              		.loc 1 792 8 discriminator 3 view .LVU380
 1179 0132 8342     		cmp	r3, r0
 1180 0134 01D9     		bls	.L72
 793:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1181              		.loc 1 793 7 is_stmt 1 view .LVU381
 793:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1182              		.loc 1 793 13 is_stmt 0 view .LVU382
 1183 0136 164B     		ldr	r3, .L83+24
 1184 0138 1860     		str	r0, [r3]
 1185              	.L72:
 795:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 1186              		.loc 1 795 5 is_stmt 1 view .LVU383
ARM GAS  /tmp/ccjlIonL.s 			page 41


 795:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 1187              		.loc 1 795 16 is_stmt 0 view .LVU384
 1188 013a 0023     		movs	r3, #0
 1189 013c 0371     		strb	r3, [r0, #4]
 796:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1190              		.loc 1 796 5 is_stmt 1 view .LVU385
 796:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1191              		.loc 1 796 21 is_stmt 0 view .LVU386
 1192 013e 35F8083C 		ldrh	r3, [r5, #-8]
 796:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1193              		.loc 1 796 16 view .LVU387
 1194 0142 0380     		strh	r3, [r0]	@ movhi
 797:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 1195              		.loc 1 797 5 is_stmt 1 view .LVU388
 797:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 1196              		.loc 1 797 16 is_stmt 0 view .LVU389
 1197 0144 4680     		strh	r6, [r0, #2]	@ movhi
 798:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 1198              		.loc 1 798 5 is_stmt 1 view .LVU390
 798:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 1199              		.loc 1 798 15 is_stmt 0 view .LVU391
 1200 0146 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 799:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1201              		.loc 1 799 5 is_stmt 1 view .LVU392
 799:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1202              		.loc 1 799 13 is_stmt 0 view .LVU393
 1203 014a 0088     		ldrh	r0, [r0]
 1204              	.LVL114:
 799:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1205              		.loc 1 799 8 view .LVU394
 1206 014c B0F5C86F 		cmp	r0, #1600
 1207 0150 BDD0     		beq	.L70
 800:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1208              		.loc 1 800 7 is_stmt 1 view .LVU395
 1209 0152 FFF7FEFF 		bl	ptr_to_mem
 1210              	.LVL115:
 800:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1211              		.loc 1 800 36 is_stmt 0 view .LVU396
 1212 0156 4480     		strh	r4, [r0, #2]	@ movhi
 1213 0158 B9E7     		b	.L70
 1214              	.LVL116:
 1215              	.L82:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1216              		.loc 1 790 5 is_stmt 1 discriminator 1 view .LVU397
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1217              		.loc 1 790 5 discriminator 1 view .LVU398
 1218 015a 094B     		ldr	r3, .L83+8
 1219 015c 40F21632 		movw	r2, #790
 1220 0160 0D49     		ldr	r1, .L83+32
 1221 0162 0948     		ldr	r0, .L83+16
 1222              	.LVL117:
 790:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1223              		.loc 1 790 5 is_stmt 0 discriminator 1 view .LVU399
 1224 0164 FFF7FEFF 		bl	printf
 1225              	.LVL118:
 1226 0168 DEE7     		b	.L71
 1227              	.LVL119:
ARM GAS  /tmp/ccjlIonL.s 			page 42


 1228              	.L75:
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1229              		.loc 1 718 12 view .LVU400
 1230 016a 0020     		movs	r0, #0
 1231              	.LVL120:
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1232              		.loc 1 718 12 view .LVU401
 1233 016c B9E7     		b	.L59
 1234              	.LVL121:
 1235              	.L76:
 743:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1236              		.loc 1 743 12 view .LVU402
 1237 016e 0020     		movs	r0, #0
 1238 0170 B7E7     		b	.L59
 1239              	.L77:
 747:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1240              		.loc 1 747 12 view .LVU403
 1241 0172 2846     		mov	r0, r5
 1242 0174 B5E7     		b	.L59
 1243              	.L84:
 1244 0176 00BF     		.align	2
 1245              	.L83:
 1246 0178 00000000 		.word	.LANCHOR0
 1247 017c 00000000 		.word	.LANCHOR1
 1248 0180 00000000 		.word	.LC0
 1249 0184 00000000 		.word	.LC11
 1250 0188 44000000 		.word	.LC2
 1251 018c 00000000 		.word	.LANCHOR3
 1252 0190 00000000 		.word	.LANCHOR2
 1253 0194 18000000 		.word	.LC12
 1254 0198 38000000 		.word	.LC13
 1255              		.cfi_endproc
 1256              	.LFE165:
 1258              		.section	.rodata.mem_malloc.str1.4,"aMS",%progbits,1
 1259              		.align	2
 1260              	.LC14:
 1261 0000 6D656D5F 		.ascii	"mem_malloc: !lfree->used\000"
 1261      6D616C6C 
 1261      6F633A20 
 1261      216C6672 
 1261      65652D3E 
 1262 0019 000000   		.align	2
 1263              	.LC15:
 1264 001c 6D656D5F 		.ascii	"mem_malloc: allocated memory not above ram_end.\000"
 1264      6D616C6C 
 1264      6F633A20 
 1264      616C6C6F 
 1264      63617465 
 1265              		.align	2
 1266              	.LC16:
 1267 004c 6D656D5F 		.ascii	"mem_malloc: allocated memory properly aligned.\000"
 1267      6D616C6C 
 1267      6F633A20 
 1267      616C6C6F 
 1267      63617465 
 1268 007b 00       		.align	2
 1269              	.LC17:
ARM GAS  /tmp/ccjlIonL.s 			page 43


 1270 007c 6D656D5F 		.ascii	"mem_malloc: sanity check alignment\000"
 1270      6D616C6C 
 1270      6F633A20 
 1270      73616E69 
 1270      74792063 
 1271              		.section	.text.mem_malloc,"ax",%progbits
 1272              		.align	1
 1273              		.global	mem_malloc
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
 1279              	mem_malloc:
 1280              	.LVL122:
 1281              	.LFB166:
 821:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 822:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 823:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 824:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 825:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size_in is the minimum size of the requested block in bytes.
 826:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 827:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 828:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 829:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 830:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 831:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size_in)
 832:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1282              		.loc 1 832 1 is_stmt 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 833:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1286              		.loc 1 833 3 view .LVU405
 834:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 1287              		.loc 1 834 3 view .LVU406
 835:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 836:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t local_mem_free_count = 0;
 837:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 838:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_DECL_PROTECT();
 1288              		.loc 1 838 32 view .LVU407
 839:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 840:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size_in == 0) {
 1289              		.loc 1 840 3 view .LVU408
 1290              		.loc 1 840 6 is_stmt 0 view .LVU409
 1291 0000 0028     		cmp	r0, #0
 1292 0002 00F0A380 		beq	.L101
 832:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1293              		.loc 1 832 1 view .LVU410
 1294 0006 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1295              	.LCFI6:
 1296              		.cfi_def_cfa_offset 24
 1297              		.cfi_offset 4, -24
 1298              		.cfi_offset 5, -20
 1299              		.cfi_offset 6, -16
 1300              		.cfi_offset 7, -12
 1301              		.cfi_offset 8, -8
 1302              		.cfi_offset 14, -4
ARM GAS  /tmp/ccjlIonL.s 			page 44


 1303 000a 0346     		mov	r3, r0
 841:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 842:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 843:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 844:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 845:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 846:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 1304              		.loc 1 846 3 is_stmt 1 view .LVU411
 1305              		.loc 1 846 22 is_stmt 0 view .LVU412
 1306 000c C61C     		adds	r6, r0, #3
 1307 000e B6B2     		uxth	r6, r6
 1308              		.loc 1 846 8 view .LVU413
 1309 0010 26F00306 		bic	r6, r6, #3
 1310 0014 B6B2     		uxth	r6, r6
 1311              	.LVL123:
 847:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size < MIN_SIZE_ALIGNED) {
 1312              		.loc 1 847 3 is_stmt 1 view .LVU414
 1313              		.loc 1 847 6 is_stmt 0 view .LVU415
 1314 0016 0B2E     		cmp	r6, #11
 1315 0018 04D9     		bls	.L102
 848:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 849:Middlewares/Third_Party/LwIP/src/core/mem.c ****     size = MIN_SIZE_ALIGNED;
 850:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 851:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 852:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 853:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 854:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 1316              		.loc 1 854 3 is_stmt 1 view .LVU416
 1317              		.loc 1 854 6 is_stmt 0 view .LVU417
 1318 001a B6F5C86F 		cmp	r6, #1600
 1319 001e 02D9     		bls	.L87
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 1320              		.loc 1 855 12 view .LVU418
 1321 0020 0020     		movs	r0, #0
 1322              	.LVL124:
 1323              		.loc 1 855 12 view .LVU419
 1324 0022 91E0     		b	.L85
 1325              	.LVL125:
 1326              	.L102:
 849:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1327              		.loc 1 849 10 view .LVU420
 1328 0024 0C26     		movs	r6, #12
 1329              	.LVL126:
 1330              	.L87:
 854:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 1331              		.loc 1 854 33 discriminator 1 view .LVU421
 1332 0026 9E42     		cmp	r6, r3
 1333 0028 C0F09280 		bcc	.L104
 856:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 857:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 858:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 859:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_lock(&mem_mutex);
 1334              		.loc 1 859 3 is_stmt 1 view .LVU422
 1335 002c 4948     		ldr	r0, .L114
 1336              	.LVL127:
 1337              		.loc 1 859 3 is_stmt 0 view .LVU423
 1338 002e FFF7FEFF 		bl	sys_mutex_lock
ARM GAS  /tmp/ccjlIonL.s 			page 45


 1339              	.LVL128:
 860:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_PROTECT();
 1340              		.loc 1 860 27 is_stmt 1 view .LVU424
 861:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 862:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* run as long as a mem_free disturbed mem_malloc or mem_trim */
 863:Middlewares/Third_Party/LwIP/src/core/mem.c ****   do {
 864:Middlewares/Third_Party/LwIP/src/core/mem.c ****     local_mem_free_count = 0;
 865:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 866:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 867:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Scan through the heap searching for a free block that is big enough,
 868:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * beginning with the lowest free block.
 869:Middlewares/Third_Party/LwIP/src/core/mem.c ****      */
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 1341              		.loc 1 870 5 view .LVU425
 1342              		.loc 1 870 16 is_stmt 0 view .LVU426
 1343 0032 494B     		ldr	r3, .L114+4
 1344 0034 1868     		ldr	r0, [r3]
 1345 0036 FFF7FEFF 		bl	mem_to_ptr
 1346              	.LVL129:
 1347 003a 0546     		mov	r5, r0
 1348              	.LVL130:
 1349              		.loc 1 870 5 view .LVU427
 1350 003c 4FE0     		b	.L88
 1351              	.LVL131:
 1352              	.L113:
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 872:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 873:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 874:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem_free_count = 0;
 875:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_UNPROTECT();
 876:Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* allow mem_free or mem_trim to run */
 877:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_PROTECT();
 878:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (mem_free_count != 0) {
 879:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* If mem_free or mem_trim have run, we have to restart since they
 880:Middlewares/Third_Party/LwIP/src/core/mem.c ****            could have altered our current struct mem. */
 881:Middlewares/Third_Party/LwIP/src/core/mem.c ****         local_mem_free_count = 1;
 882:Middlewares/Third_Party/LwIP/src/core/mem.c ****         break;
 883:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 884:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 885:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if ((!mem->used) &&
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 888:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 889:Middlewares/Third_Party/LwIP/src/core/mem.c ****          * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */
 890:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED))
 892:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 893:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * at least MIN_SIZE_ALIGNED of data also fits in the 'user data space' of 'mem')
 894:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> split large block, create empty remainder,
 895:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * remainder must be large enough to contain MIN_SIZE_ALIGNED data: if
 896:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * mem->next - (ptr + (2*SIZEOF_STRUCT_MEM)) == size,
 897:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * struct mem would fit in but no data between mem2 and mem2->next
 898:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 899:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       region that couldn't hold data, but when mem->next gets freed,
 900:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       the 2 regions would be combined, resulting in more free memory
 901:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
ARM GAS  /tmp/ccjlIonL.s 			page 46


 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1353              		.loc 1 903 11 is_stmt 1 discriminator 1 view .LVU428
 1354              		.loc 1 903 11 discriminator 1 view .LVU429
 1355 003e 474B     		ldr	r3, .L114+8
 1356 0040 40F28732 		movw	r2, #903
 1357 0044 4649     		ldr	r1, .L114+12
 1358 0046 4748     		ldr	r0, .L114+16
 1359              	.LVL132:
 1360              		.loc 1 903 11 is_stmt 0 discriminator 1 view .LVU430
 1361 0048 FFF7FEFF 		bl	printf
 1362              	.LVL133:
 1363 004c 65E0     		b	.L91
 1364              	.LVL134:
 1365              	.L90:
 904:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2 = ptr_to_mem(ptr2);
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 909:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->next = ptr2;
 911:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 912:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****           if (mem2->next != MEM_SIZE_ALIGNED) {
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 915:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 916:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 917:Middlewares/Third_Party/LwIP/src/core/mem.c ****         } else {
 918:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (a mem2 struct does no fit into the user data space of mem and mem->next will always
 919:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * be used at this point: if not we have 2 unused structs in a row, plug_holes should hav
 920:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * take care of this).
 921:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> near fit or exact fit: do not split, no mem2 creation
 922:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * also can't move mem->next directly behind mem, since mem->next
 923:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * will always be used at this point!
 924:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 925:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1366              		.loc 1 925 11 is_stmt 1 view .LVU431
 1367              		.loc 1 925 21 is_stmt 0 view .LVU432
 1368 004e 0123     		movs	r3, #1
 1369 0050 0371     		strb	r3, [r0, #4]
 1370              	.LVL135:
 1371              	.L92:
 926:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 1372              		.loc 1 926 64 is_stmt 1 view .LVU433
 927:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 928:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 929:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc_adjust_lfree:
 930:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 931:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem == lfree) {
 1373              		.loc 1 931 9 view .LVU434
 1374              		.loc 1 931 17 is_stmt 0 view .LVU435
 1375 0052 414B     		ldr	r3, .L114+4
 1376 0054 1868     		ldr	r0, [r3]
 1377              		.loc 1 931 12 view .LVU436
 1378 0056 A042     		cmp	r0, r4
 1379 0058 12D0     		beq	.L93
 1380              	.L94:
ARM GAS  /tmp/ccjlIonL.s 			page 47


 1381              	.LBB9:
 932:Middlewares/Third_Party/LwIP/src/core/mem.c ****           struct mem *cur = lfree;
 933:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* Find next free block after mem and update lowest free pointer */
 934:Middlewares/Third_Party/LwIP/src/core/mem.c ****           while (cur->used && cur != ram_end) {
 935:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 936:Middlewares/Third_Party/LwIP/src/core/mem.c ****             mem_free_count = 0;
 937:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_UNPROTECT();
 938:Middlewares/Third_Party/LwIP/src/core/mem.c ****             /* prevent high interrupt latency... */
 939:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_PROTECT();
 940:Middlewares/Third_Party/LwIP/src/core/mem.c ****             if (mem_free_count != 0) {
 941:Middlewares/Third_Party/LwIP/src/core/mem.c ****               /* If mem_free or mem_trim have run, we have to restart since they
 942:Middlewares/Third_Party/LwIP/src/core/mem.c ****                  could have altered our current struct mem or lfree. */
 943:Middlewares/Third_Party/LwIP/src/core/mem.c ****               goto mem_malloc_adjust_lfree;
 944:Middlewares/Third_Party/LwIP/src/core/mem.c ****             }
 945:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****             cur = ptr_to_mem(cur->next);
 947:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           lfree = cur;
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1382              		.loc 1 949 11 is_stmt 1 discriminator 5 view .LVU437
 1383              		.loc 1 949 11 discriminator 5 view .LVU438
 1384              	.LBE9:
 950:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 951:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_MEM_ALLOC_UNPROTECT();
 1385              		.loc 1 951 35 discriminator 5 view .LVU439
 952:Middlewares/Third_Party/LwIP/src/core/mem.c ****         sys_mutex_unlock(&mem_mutex);
 1386              		.loc 1 952 9 discriminator 5 view .LVU440
 1387 005a 3E48     		ldr	r0, .L114
 1388 005c FFF7FEFF 		bl	sys_mutex_unlock
 1389              	.LVL136:
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 1390              		.loc 1 953 9 discriminator 5 view .LVU441
 1391              		.loc 1 953 9 discriminator 5 view .LVU442
 1392 0060 2744     		add	r7, r7, r4
 1393 0062 0837     		adds	r7, r7, #8
 1394 0064 404B     		ldr	r3, .L114+20
 1395 0066 1B68     		ldr	r3, [r3]
 1396 0068 9F42     		cmp	r7, r3
 1397 006a 1FD8     		bhi	.L109
 1398              	.L97:
 1399              		.loc 1 953 9 discriminator 3 view .LVU443
 1400              		.loc 1 953 9 discriminator 3 view .LVU444
 954:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 1401              		.loc 1 955 9 discriminator 3 view .LVU445
 1402              		.loc 1 955 9 discriminator 3 view .LVU446
 1403 006c 14F00305 		ands	r5, r4, #3
 1404              	.LVL137:
 1405              		.loc 1 955 9 is_stmt 0 discriminator 3 view .LVU447
 1406 0070 24D1     		bne	.L110
 1407              	.L98:
 1408              		.loc 1 955 9 is_stmt 1 discriminator 3 view .LVU448
 1409              		.loc 1 955 9 discriminator 3 view .LVU449
 956:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: sanity check alignment",
 1410              		.loc 1 957 9 discriminator 3 view .LVU450
 1411              		.loc 1 957 9 discriminator 3 view .LVU451
ARM GAS  /tmp/ccjlIonL.s 			page 48


 1412 0072 5DBB     		cbnz	r5, .L111
 1413              	.L99:
 1414              		.loc 1 957 9 discriminator 3 view .LVU452
 1415              		.loc 1 957 9 discriminator 3 view .LVU453
 958:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 959:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 960:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 961:Middlewares/Third_Party/LwIP/src/core/mem.c ****         mem_overflow_init_element(mem, size_in);
 962:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 963:Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_SANITY();
 1416              		.loc 1 963 21 discriminator 3 view .LVU454
 964:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 1417              		.loc 1 964 9 discriminator 3 view .LVU455
 1418              		.loc 1 964 48 is_stmt 0 discriminator 3 view .LVU456
 1419 0074 04F10800 		add	r0, r4, #8
 1420 0078 66E0     		b	.L85
 1421              	.LVL138:
 1422              	.L96:
 1423              	.LBB10:
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1424              		.loc 1 946 13 is_stmt 1 view .LVU457
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1425              		.loc 1 946 19 is_stmt 0 view .LVU458
 1426 007a 0088     		ldrh	r0, [r0]
 1427              	.LVL139:
 946:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1428              		.loc 1 946 19 view .LVU459
 1429 007c FFF7FEFF 		bl	ptr_to_mem
 1430              	.LVL140:
 1431              	.L93:
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1432              		.loc 1 934 17 is_stmt 1 view .LVU460
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1433              		.loc 1 934 21 is_stmt 0 view .LVU461
 1434 0080 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1435              		.loc 1 934 17 view .LVU462
 1436 0082 1BB1     		cbz	r3, .L95
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1437              		.loc 1 934 35 discriminator 1 view .LVU463
 1438 0084 384A     		ldr	r2, .L114+20
 1439 0086 1268     		ldr	r2, [r2]
 934:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1440              		.loc 1 934 28 discriminator 1 view .LVU464
 1441 0088 8242     		cmp	r2, r0
 1442 008a F6D1     		bne	.L96
 1443              	.L95:
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1444              		.loc 1 948 11 is_stmt 1 view .LVU465
 948:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1445              		.loc 1 948 17 is_stmt 0 view .LVU466
 1446 008c 324A     		ldr	r2, .L114+4
 1447 008e 1060     		str	r0, [r2]
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1448              		.loc 1 949 11 is_stmt 1 view .LVU467
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1449              		.loc 1 949 11 view .LVU468
ARM GAS  /tmp/ccjlIonL.s 			page 49


 1450 0090 354A     		ldr	r2, .L114+20
 1451 0092 1268     		ldr	r2, [r2]
 1452 0094 8242     		cmp	r2, r0
 1453 0096 E0D0     		beq	.L94
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1454              		.loc 1 949 11 is_stmt 0 discriminator 1 view .LVU469
 1455 0098 002B     		cmp	r3, #0
 1456 009a DED0     		beq	.L94
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1457              		.loc 1 949 11 is_stmt 1 discriminator 3 view .LVU470
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1458              		.loc 1 949 11 discriminator 3 view .LVU471
 1459 009c 2F4B     		ldr	r3, .L114+8
 1460 009e 40F2B532 		movw	r2, #949
 1461 00a2 3249     		ldr	r1, .L114+24
 1462 00a4 2F48     		ldr	r0, .L114+16
 1463              	.LVL141:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1464              		.loc 1 949 11 is_stmt 0 discriminator 3 view .LVU472
 1465 00a6 FFF7FEFF 		bl	printf
 1466              	.LVL142:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1467              		.loc 1 949 11 discriminator 3 view .LVU473
 1468 00aa D6E7     		b	.L94
 1469              	.L109:
 949:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1470              		.loc 1 949 11 discriminator 3 view .LVU474
 1471              	.LBE10:
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1472              		.loc 1 953 9 is_stmt 1 discriminator 1 view .LVU475
 953:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1473              		.loc 1 953 9 discriminator 1 view .LVU476
 1474 00ac 2B4B     		ldr	r3, .L114+8
 1475 00ae 40F2B932 		movw	r2, #953
 1476 00b2 2F49     		ldr	r1, .L114+28
 1477 00b4 2B48     		ldr	r0, .L114+16
 1478 00b6 FFF7FEFF 		bl	printf
 1479              	.LVL143:
 1480 00ba D7E7     		b	.L97
 1481              	.LVL144:
 1482              	.L110:
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1483              		.loc 1 955 9 discriminator 1 view .LVU477
 955:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1484              		.loc 1 955 9 discriminator 1 view .LVU478
 1485 00bc 274B     		ldr	r3, .L114+8
 1486 00be 40F2BB32 		movw	r2, #955
 1487 00c2 2C49     		ldr	r1, .L114+32
 1488 00c4 2748     		ldr	r0, .L114+16
 1489 00c6 FFF7FEFF 		bl	printf
 1490              	.LVL145:
 1491 00ca D2E7     		b	.L98
 1492              	.L111:
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1493              		.loc 1 957 9 discriminator 1 view .LVU479
 957:Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1494              		.loc 1 957 9 discriminator 1 view .LVU480
ARM GAS  /tmp/ccjlIonL.s 			page 50


 1495 00cc 234B     		ldr	r3, .L114+8
 1496 00ce 40F2BD32 		movw	r2, #957
 1497 00d2 2949     		ldr	r1, .L114+36
 1498 00d4 2348     		ldr	r0, .L114+16
 1499 00d6 FFF7FEFF 		bl	printf
 1500              	.LVL146:
 1501 00da CBE7     		b	.L99
 1502              	.LVL147:
 1503              	.L89:
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1504              		.loc 1 871 10 view .LVU481
 871:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1505              		.loc 1 871 14 is_stmt 0 view .LVU482
 1506 00dc 2588     		ldrh	r5, [r4]
 1507              	.LVL148:
 1508              	.L88:
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1509              		.loc 1 870 35 is_stmt 1 discriminator 1 view .LVU483
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1510              		.loc 1 870 39 is_stmt 0 discriminator 1 view .LVU484
 1511 00de A846     		mov	r8, r5
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1512              		.loc 1 870 58 discriminator 1 view .LVU485
 1513 00e0 3746     		mov	r7, r6
 1514 00e2 C6F5C863 		rsb	r3, r6, #1600
 870:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1515              		.loc 1 870 5 discriminator 1 view .LVU486
 1516 00e6 9D42     		cmp	r5, r3
 1517 00e8 2AD2     		bcs	.L112
 872:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1518              		.loc 1 872 7 is_stmt 1 view .LVU487
 872:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1519              		.loc 1 872 13 is_stmt 0 view .LVU488
 1520 00ea 2846     		mov	r0, r5
 1521 00ec FFF7FEFF 		bl	ptr_to_mem
 1522              	.LVL149:
 1523 00f0 0446     		mov	r4, r0
 1524              	.LVL150:
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1525              		.loc 1 886 7 is_stmt 1 view .LVU489
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1526              		.loc 1 886 16 is_stmt 0 view .LVU490
 1527 00f2 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1528              		.loc 1 886 10 view .LVU491
 1529 00f4 002B     		cmp	r3, #0
 1530 00f6 F1D1     		bne	.L89
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1531              		.loc 1 887 15 discriminator 1 view .LVU492
 1532 00f8 0388     		ldrh	r3, [r0]
 887:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1533              		.loc 1 887 22 discriminator 1 view .LVU493
 1534 00fa A3EB0803 		sub	r3, r3, r8
 1535 00fe 083B     		subs	r3, r3, #8
 886:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1536              		.loc 1 886 24 discriminator 1 view .LVU494
 1537 0100 BB42     		cmp	r3, r7
ARM GAS  /tmp/ccjlIonL.s 			page 51


 1538 0102 EBD3     		bcc	.L89
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1539              		.loc 1 891 9 is_stmt 1 view .LVU495
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1540              		.loc 1 891 80 is_stmt 0 view .LVU496
 1541 0104 07F11402 		add	r2, r7, #20
 891:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1542              		.loc 1 891 12 view .LVU497
 1543 0108 9342     		cmp	r3, r2
 1544 010a A0D3     		bcc	.L90
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1545              		.loc 1 902 11 is_stmt 1 view .LVU498
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1546              		.loc 1 902 55 is_stmt 0 view .LVU499
 1547 010c 2E44     		add	r6, r6, r5
 1548 010e B6B2     		uxth	r6, r6
 902:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1549              		.loc 1 902 16 view .LVU500
 1550 0110 0836     		adds	r6, r6, #8
 1551 0112 B6B2     		uxth	r6, r6
 1552              	.LVL151:
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1553              		.loc 1 903 11 is_stmt 1 view .LVU501
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1554              		.loc 1 903 11 view .LVU502
 1555 0114 B6F5C86F 		cmp	r6, #1600
 1556 0118 91D0     		beq	.L113
 1557              	.LVL152:
 1558              	.L91:
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1559              		.loc 1 903 11 discriminator 3 view .LVU503
 903:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1560              		.loc 1 903 11 discriminator 3 view .LVU504
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1561              		.loc 1 905 11 discriminator 3 view .LVU505
 905:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1562              		.loc 1 905 18 is_stmt 0 discriminator 3 view .LVU506
 1563 011a 3046     		mov	r0, r6
 1564 011c FFF7FEFF 		bl	ptr_to_mem
 1565              	.LVL153:
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1566              		.loc 1 906 11 is_stmt 1 discriminator 3 view .LVU507
 906:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1567              		.loc 1 906 22 is_stmt 0 discriminator 3 view .LVU508
 1568 0120 0023     		movs	r3, #0
 1569 0122 0371     		strb	r3, [r0, #4]
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1570              		.loc 1 907 11 is_stmt 1 discriminator 3 view .LVU509
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1571              		.loc 1 907 27 is_stmt 0 discriminator 3 view .LVU510
 1572 0124 2388     		ldrh	r3, [r4]
 907:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1573              		.loc 1 907 22 discriminator 3 view .LVU511
 1574 0126 0380     		strh	r3, [r0]	@ movhi
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1575              		.loc 1 908 11 is_stmt 1 discriminator 3 view .LVU512
 908:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
ARM GAS  /tmp/ccjlIonL.s 			page 52


 1576              		.loc 1 908 22 is_stmt 0 discriminator 3 view .LVU513
 1577 0128 4580     		strh	r5, [r0, #2]	@ movhi
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1578              		.loc 1 910 11 is_stmt 1 discriminator 3 view .LVU514
 910:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1579              		.loc 1 910 21 is_stmt 0 discriminator 3 view .LVU515
 1580 012a 2680     		strh	r6, [r4]	@ movhi
 911:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1581              		.loc 1 911 11 is_stmt 1 discriminator 3 view .LVU516
 911:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1582              		.loc 1 911 21 is_stmt 0 discriminator 3 view .LVU517
 1583 012c 0123     		movs	r3, #1
 1584 012e 2371     		strb	r3, [r4, #4]
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1585              		.loc 1 913 11 is_stmt 1 discriminator 3 view .LVU518
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1586              		.loc 1 913 19 is_stmt 0 discriminator 3 view .LVU519
 1587 0130 0088     		ldrh	r0, [r0]
 1588              	.LVL154:
 913:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1589              		.loc 1 913 14 discriminator 3 view .LVU520
 1590 0132 B0F5C86F 		cmp	r0, #1600
 1591 0136 8CD0     		beq	.L92
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1592              		.loc 1 914 13 is_stmt 1 view .LVU521
 1593 0138 FFF7FEFF 		bl	ptr_to_mem
 1594              	.LVL155:
 914:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1595              		.loc 1 914 42 is_stmt 0 view .LVU522
 1596 013c 4680     		strh	r6, [r0, #2]	@ movhi
 1597 013e 88E7     		b	.L92
 1598              	.LVL156:
 1599              	.L112:
 965:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 966:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 967:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 968:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if we got interrupted by a mem_free, try again */
 969:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } while (local_mem_free_count != 0);
 970:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 971:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC(err);
 1600              		.loc 1 971 21 is_stmt 1 view .LVU523
 972:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_UNPROTECT();
 1601              		.loc 1 972 29 view .LVU524
 973:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_unlock(&mem_mutex);
 1602              		.loc 1 973 3 view .LVU525
 1603 0140 0448     		ldr	r0, .L114
 1604 0142 FFF7FEFF 		bl	sys_mutex_unlock
 1605              	.LVL157:
 974:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n
 1606              		.loc 1 974 116 view .LVU526
 975:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return NULL;
 1607              		.loc 1 975 3 view .LVU527
 1608              		.loc 1 975 10 is_stmt 0 view .LVU528
 1609 0146 0020     		movs	r0, #0
 1610              	.LVL158:
 1611              	.L85:
 976:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
ARM GAS  /tmp/ccjlIonL.s 			page 53


 1612              		.loc 1 976 1 view .LVU529
 1613 0148 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1614              	.LVL159:
 1615              	.L101:
 1616              	.LCFI7:
 1617              		.cfi_def_cfa_offset 0
 1618              		.cfi_restore 4
 1619              		.cfi_restore 5
 1620              		.cfi_restore 6
 1621              		.cfi_restore 7
 1622              		.cfi_restore 8
 1623              		.cfi_restore 14
 841:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1624              		.loc 1 841 12 view .LVU530
 1625 014c 0020     		movs	r0, #0
 1626              	.LVL160:
 1627              		.loc 1 976 1 view .LVU531
 1628 014e 7047     		bx	lr
 1629              	.LVL161:
 1630              	.L104:
 1631              	.LCFI8:
 1632              		.cfi_def_cfa_offset 24
 1633              		.cfi_offset 4, -24
 1634              		.cfi_offset 5, -20
 1635              		.cfi_offset 6, -16
 1636              		.cfi_offset 7, -12
 1637              		.cfi_offset 8, -8
 1638              		.cfi_offset 14, -4
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1639              		.loc 1 855 12 view .LVU532
 1640 0150 0020     		movs	r0, #0
 1641              	.LVL162:
 855:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1642              		.loc 1 855 12 view .LVU533
 1643 0152 F9E7     		b	.L85
 1644              	.L115:
 1645              		.align	2
 1646              	.L114:
 1647 0154 00000000 		.word	.LANCHOR3
 1648 0158 00000000 		.word	.LANCHOR2
 1649 015c 00000000 		.word	.LC0
 1650 0160 38000000 		.word	.LC13
 1651 0164 44000000 		.word	.LC2
 1652 0168 00000000 		.word	.LANCHOR1
 1653 016c 00000000 		.word	.LC14
 1654 0170 1C000000 		.word	.LC15
 1655 0174 4C000000 		.word	.LC16
 1656 0178 7C000000 		.word	.LC17
 1657              		.cfi_endproc
 1658              	.LFE166:
 1660              		.section	.text.mem_calloc,"ax",%progbits
 1661              		.align	1
 1662              		.global	mem_calloc
 1663              		.syntax unified
 1664              		.thumb
 1665              		.thumb_func
 1666              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccjlIonL.s 			page 54


 1668              	mem_calloc:
 1669              	.LVL163:
 1670              	.LFB167:
 977:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 978:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS */
 979:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 980:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS)
 981:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 982:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
 983:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 984:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem_clib_calloc(count, size);
 985:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 986:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 987:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS) */
 988:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 989:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Contiguously allocates enough space for count objects that are size bytes
 990:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of memory each and returns a pointer to the allocated memory.
 991:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 992:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The allocated memory is filled with bytes of value zero.
 993:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 994:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param count number of objects to allocate
 995:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size size of the objects to allocate
 996:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory / NULL pointer if there is an error
 997:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 998:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 999:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
1000:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1671              		.loc 1 1000 1 is_stmt 1 view -0
 1672              		.cfi_startproc
 1673              		@ args = 0, pretend = 0, frame = 0
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
 1675              		.loc 1 1000 1 is_stmt 0 view .LVU535
 1676 0000 38B5     		push	{r3, r4, r5, lr}
 1677              	.LCFI9:
 1678              		.cfi_def_cfa_offset 16
 1679              		.cfi_offset 3, -16
 1680              		.cfi_offset 4, -12
 1681              		.cfi_offset 5, -8
 1682              		.cfi_offset 14, -4
1001:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p;
 1683              		.loc 1 1001 3 is_stmt 1 view .LVU536
1002:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size_t alloc_size = (size_t)count * (size_t)size;
 1684              		.loc 1 1002 3 view .LVU537
 1685              		.loc 1 1002 10 is_stmt 0 view .LVU538
 1686 0002 01FB00F4 		mul	r4, r1, r0
 1687              	.LVL164:
1003:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
1004:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size_t)(mem_size_t)alloc_size != alloc_size) {
 1688              		.loc 1 1004 3 is_stmt 1 view .LVU539
 1689              		.loc 1 1004 15 is_stmt 0 view .LVU540
 1690 0006 A0B2     		uxth	r0, r4
 1691              	.LVL165:
 1692              		.loc 1 1004 6 view .LVU541
 1693 0008 8442     		cmp	r4, r0
 1694 000a 08D1     		bne	.L118
1005:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes
1006:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
ARM GAS  /tmp/ccjlIonL.s 			page 55


1007:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1008:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
1009:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* allocate 'count' objects of size 'size' */
1010:Middlewares/Third_Party/LwIP/src/core/mem.c ****   p = mem_malloc((mem_size_t)alloc_size);
 1695              		.loc 1 1010 3 is_stmt 1 view .LVU542
 1696              		.loc 1 1010 7 is_stmt 0 view .LVU543
 1697 000c FFF7FEFF 		bl	mem_malloc
 1698              	.LVL166:
1011:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (p) {
 1699              		.loc 1 1011 3 is_stmt 1 view .LVU544
 1700              		.loc 1 1011 6 is_stmt 0 view .LVU545
 1701 0010 0546     		mov	r5, r0
 1702 0012 28B1     		cbz	r0, .L116
1012:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* zero the memory */
1013:Middlewares/Third_Party/LwIP/src/core/mem.c ****     memset(p, 0, alloc_size);
 1703              		.loc 1 1013 5 is_stmt 1 view .LVU546
 1704 0014 2246     		mov	r2, r4
 1705 0016 0021     		movs	r1, #0
 1706 0018 FFF7FEFF 		bl	memset
 1707              	.LVL167:
 1708              		.loc 1 1013 5 is_stmt 0 view .LVU547
 1709 001c 00E0     		b	.L116
 1710              	.LVL168:
 1711              	.L118:
1006:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1712              		.loc 1 1006 12 view .LVU548
 1713 001e 0025     		movs	r5, #0
 1714              	.LVL169:
 1715              	.L116:
1014:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1015:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return p;
1016:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1716              		.loc 1 1016 1 view .LVU549
 1717 0020 2846     		mov	r0, r5
 1718 0022 38BD     		pop	{r3, r4, r5, pc}
 1719              		.loc 1 1016 1 view .LVU550
 1720              		.cfi_endproc
 1721              	.LFE167:
 1723              		.comm	ram_heap,1619,4
 1724              		.section	.bss.lfree,"aw",%nobits
 1725              		.align	2
 1726              		.set	.LANCHOR2,. + 0
 1729              	lfree:
 1730 0000 00000000 		.space	4
 1731              		.section	.bss.mem_mutex,"aw",%nobits
 1732              		.align	2
 1733              		.set	.LANCHOR3,. + 0
 1736              	mem_mutex:
 1737 0000 00000000 		.space	4
 1738              		.section	.bss.ram,"aw",%nobits
 1739              		.align	2
 1740              		.set	.LANCHOR0,. + 0
 1743              	ram:
 1744 0000 00000000 		.space	4
 1745              		.section	.bss.ram_end,"aw",%nobits
 1746              		.align	2
 1747              		.set	.LANCHOR1,. + 0
ARM GAS  /tmp/ccjlIonL.s 			page 56


 1750              	ram_end:
 1751 0000 00000000 		.space	4
 1752              		.text
 1753              	.Letext0:
 1754              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1755              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 1756              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1757              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1758              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1759              		.file 7 "/usr/include/newlib/sys/_types.h"
 1760              		.file 8 "/usr/include/newlib/sys/reent.h"
 1761              		.file 9 "/usr/include/newlib/sys/lock.h"
 1762              		.file 10 "/usr/include/newlib/stdlib.h"
 1763              		.file 11 "Middlewares/Third_Party/LwIP/system/arch/cc.h"
 1764              		.file 12 "/usr/include/newlib/time.h"
 1765              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 1766              		.file 14 "/usr/include/newlib/ctype.h"
 1767              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/mem.h"
 1768              		.file 16 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 1769              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1770              		.file 18 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 1771              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 1772              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 1773              		.file 21 "/usr/include/newlib/stdio.h"
 1774              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
 1775              		.file 23 "<built-in>"
ARM GAS  /tmp/ccjlIonL.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mem.c
     /tmp/ccjlIonL.s:18     .text.ptr_to_mem:0000000000000000 $t
     /tmp/ccjlIonL.s:25     .text.ptr_to_mem:0000000000000000 ptr_to_mem
     /tmp/ccjlIonL.s:46     .text.ptr_to_mem:0000000000000008 $d
     /tmp/ccjlIonL.s:51     .text.mem_to_ptr:0000000000000000 $t
     /tmp/ccjlIonL.s:57     .text.mem_to_ptr:0000000000000000 mem_to_ptr
     /tmp/ccjlIonL.s:77     .text.mem_to_ptr:000000000000000c $d
     /tmp/ccjlIonL.s:82     .text.mem_link_valid:0000000000000000 $t
     /tmp/ccjlIonL.s:88     .text.mem_link_valid:0000000000000000 mem_link_valid
     /tmp/ccjlIonL.s:204    .text.mem_link_valid:0000000000000058 $d
     /tmp/ccjlIonL.s:209    .rodata.plug_holes.str1.4:0000000000000000 $d
     /tmp/ccjlIonL.s:228    .text.plug_holes:0000000000000000 $t
     /tmp/ccjlIonL.s:234    .text.plug_holes:0000000000000000 plug_holes
     /tmp/ccjlIonL.s:446    .text.plug_holes:00000000000000dc $d
     /tmp/ccjlIonL.s:459    .rodata.mem_init.str1.4:0000000000000000 $d
     /tmp/ccjlIonL.s:463    .text.mem_init:0000000000000000 $t
     /tmp/ccjlIonL.s:470    .text.mem_init:0000000000000000 mem_init
     /tmp/ccjlIonL.s:561    .text.mem_init:0000000000000048 $d
                            *COM*:0000000000000653 ram_heap
     /tmp/ccjlIonL.s:573    .rodata.mem_free.str1.4:0000000000000000 $d
     /tmp/ccjlIonL.s:586    .text.mem_free:0000000000000000 $t
     /tmp/ccjlIonL.s:593    .text.mem_free:0000000000000000 mem_free
     /tmp/ccjlIonL.s:829    .text.mem_free:00000000000000c8 $d
     /tmp/ccjlIonL.s:843    .rodata.mem_trim.str1.4:0000000000000000 $d
     /tmp/ccjlIonL.s:853    .text.mem_trim:0000000000000000 $t
     /tmp/ccjlIonL.s:860    .text.mem_trim:0000000000000000 mem_trim
     /tmp/ccjlIonL.s:1246   .text.mem_trim:0000000000000178 $d
     /tmp/ccjlIonL.s:1259   .rodata.mem_malloc.str1.4:0000000000000000 $d
     /tmp/ccjlIonL.s:1272   .text.mem_malloc:0000000000000000 $t
     /tmp/ccjlIonL.s:1279   .text.mem_malloc:0000000000000000 mem_malloc
     /tmp/ccjlIonL.s:1647   .text.mem_malloc:0000000000000154 $d
     /tmp/ccjlIonL.s:1661   .text.mem_calloc:0000000000000000 $t
     /tmp/ccjlIonL.s:1668   .text.mem_calloc:0000000000000000 mem_calloc
     /tmp/ccjlIonL.s:1725   .bss.lfree:0000000000000000 $d
     /tmp/ccjlIonL.s:1729   .bss.lfree:0000000000000000 lfree
     /tmp/ccjlIonL.s:1732   .bss.mem_mutex:0000000000000000 $d
     /tmp/ccjlIonL.s:1736   .bss.mem_mutex:0000000000000000 mem_mutex
     /tmp/ccjlIonL.s:1739   .bss.ram:0000000000000000 $d
     /tmp/ccjlIonL.s:1743   .bss.ram:0000000000000000 ram
     /tmp/ccjlIonL.s:1746   .bss.ram_end:0000000000000000 $d
     /tmp/ccjlIonL.s:1750   .bss.ram_end:0000000000000000 ram_end

UNDEFINED SYMBOLS
printf
sys_mutex_new
sys_arch_protect
sys_arch_unprotect
sys_mutex_lock
sys_mutex_unlock
memset
