PROJECT:
  dt: 0.1e-6
  board_name: PYNQ_Z1
  plugins: ['msdsl']
  emu_clk_freq: 10e6

FPGA_TARGET:
  fpga:
    tstop: 10e-6
