
*** Running vivado
    with args -log pwm_platform.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pwm_platform.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pwm_platform.tcl -notrace
Command: link_design -top pwm_platform -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/Z7-LITE.xdc]
Finished Parsing XDC File [C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/Z7-LITE.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 629.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 633.063 ; gain = 355.086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.896 . Memory (MB): peak = 641.359 ; gain = 8.297

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 20cd7eb6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.168 ; gain = 554.809

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20cd7eb6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20cd7eb6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 112898de0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_mmcm_1_BUFG_inst to drive 1 load(s) on clock net clk_mmcm_1_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_mmcm_2_BUFG_inst_1 to drive 0 load(s) on clock net clk_mmcm_2_BUFG_1
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 183cba8a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1321afd29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11b7435dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1865ecf44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1292.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1865ecf44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1292.996 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1865ecf44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1865ecf44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.996 ; gain = 659.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1292.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pwm_platform_drc_opted.rpt -pb pwm_platform_drc_opted.pb -rpx pwm_platform_drc_opted.rpx
Command: report_drc -file pwm_platform_drc_opted.rpt -pb pwm_platform_drc_opted.pb -rpx pwm_platform_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100ff34b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1292.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fca29acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1302.430 ; gain = 9.434

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b8b1bee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b8b1bee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.078 ; gain = 17.082
Phase 1 Placer Initialization | Checksum: 17b8b1bee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106c32b60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.078 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 129d22dfb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082
Phase 2 Global Placement | Checksum: 1fc445f1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc445f1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 882bb3eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf909ae4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f90bcdc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10cb11166

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: da36053e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f494152f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9ddce204

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 5aa03915

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1310.078 ; gain = 17.082
Phase 3 Detail Placement | Checksum: 5aa03915

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1310.078 ; gain = 17.082

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ea3eb853

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ea3eb853

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.164 ; gain = 19.168
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.145. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18e015bed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168
Phase 4.1 Post Commit Optimization | Checksum: 18e015bed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 162b8df72

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 162b8df72

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.164 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 20b0fcd48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20b0fcd48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168
Ending Placer Task | Checksum: 157bbcc4b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.164 ; gain = 19.168
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.164 ; gain = 19.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1312.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1319.734 ; gain = 7.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pwm_platform_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1319.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pwm_platform_utilization_placed.rpt -pb pwm_platform_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pwm_platform_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1319.734 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.773 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 1957f0088

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1349.809 ; gain = 0.035
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.257 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1957f0088

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_reg_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_reg
INFO: [Physopt 32-663] Processed net centered_pwm_1channel/pwm.  Re-placed instance centered_pwm_1channel/pwm_reg
INFO: [Physopt 32-663] Processed net centered_pwm_1channel/counter_reg__0[2].  Re-placed instance centered_pwm_1channel/counter_reg[2]
INFO: [Physopt 32-663] Processed net centered_pwm_1channel/counter_reg__0[4].  Re-placed instance centered_pwm_1channel/counter_reg[4]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[0].  Did not re-place instance centered_pwm_1channel/counter_reg[0]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[5].  Did not re-place instance centered_pwm_1channel/counter_reg[5]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[1].  Did not re-place instance centered_pwm_1channel/counter_reg[1]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[6].  Did not re-place instance centered_pwm_1channel/counter_reg[6]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[3].  Did not re-place instance centered_pwm_1channel/counter_reg[3]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i_i_1_n_0.  Did not re-place instance centered_pwm_1channel/pwm_i_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i.  Did not re-place instance centered_pwm_1channel/pwm_i_reg
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.145 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1e2e90f96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 4 MultiInst Placement Optimization | Checksum: 17bbd9f34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 5 Rewire | Checksum: 17bbd9f34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-572] Net enable was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 6 Critical Cell Optimization | Checksum: 1fa775e09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 7 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Fanout Optimization | Checksum: 1fa775e09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_reg_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[0].  Did not re-place instance centered_pwm_1channel/counter_reg[0]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[5].  Did not re-place instance centered_pwm_1channel/counter_reg[5]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[1].  Did not re-place instance centered_pwm_1channel/counter_reg[1]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[6].  Did not re-place instance centered_pwm_1channel/counter_reg[6]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[2].  Did not re-place instance centered_pwm_1channel/counter_reg[2]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[4].  Did not re-place instance centered_pwm_1channel/counter_reg[4]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[3].  Did not re-place instance centered_pwm_1channel/counter_reg[3]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm.  Did not re-place instance centered_pwm_1channel/pwm_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i_i_1_n_0.  Did not re-place instance centered_pwm_1channel/pwm_i_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i.  Did not re-place instance centered_pwm_1channel/pwm_i_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 20d884a83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 9 MultiInst Placement Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 10 Rewire | Checksum: 156629ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Critical Cell Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 13 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Fanout Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_reg_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[0].  Did not re-place instance centered_pwm_1channel/counter_reg[0]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[5].  Did not re-place instance centered_pwm_1channel/counter_reg[5]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[1].  Did not re-place instance centered_pwm_1channel/counter_reg[1]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[6].  Did not re-place instance centered_pwm_1channel/counter_reg[6]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[2].  Did not re-place instance centered_pwm_1channel/counter_reg[2]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[4].  Did not re-place instance centered_pwm_1channel/counter_reg[4]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[3].  Did not re-place instance centered_pwm_1channel/counter_reg[3]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm.  Did not re-place instance centered_pwm_1channel/pwm_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i_i_1_n_0.  Did not re-place instance centered_pwm_1channel/pwm_i_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i.  Did not re-place instance centered_pwm_1channel/pwm_i_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: 20d884a83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 15 MultiInst Placement Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 16 Rewire | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Critical Cell Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Critical Pin Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: 156629ab2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_reg_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[0].  Did not re-place instance centered_pwm_1channel/counter_reg[0]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[5].  Did not re-place instance centered_pwm_1channel/counter_reg[5]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[1].  Did not re-place instance centered_pwm_1channel/counter_reg[1]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[6].  Did not re-place instance centered_pwm_1channel/counter_reg[6]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[2].  Did not re-place instance centered_pwm_1channel/counter_reg[2]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[4].  Did not re-place instance centered_pwm_1channel/counter_reg[4]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_reg__0[3].  Did not re-place instance centered_pwm_1channel/counter_reg[3]
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm.  Did not re-place instance centered_pwm_1channel/pwm_reg
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i_i_1_n_0.  Did not re-place instance centered_pwm_1channel/pwm_i_i_1
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/pwm_i.  Did not re-place instance centered_pwm_1channel/pwm_i_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: 207c14857

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.809 ; gain = 0.000
Phase 29 MultiInst Placement Optimization | Checksum: 19262e3a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1349.809 ; gain = 0.035

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.145 |
INFO: [Physopt 32-702] Processed net centered_pwm_1channel/counter_updown_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net enable was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-572] Net enable was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net enable. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-702] Processed net centered_pwm_1channel/counter_updown_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_mmcm_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net centered_pwm_1channel/counter_updown_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg
INFO: [Physopt 32-662] Processed net enable.  Did not re-place instance pwm_c_enable_reg/Q
INFO: [Physopt 32-702] Processed net enable. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net centered_pwm_1channel/counter_updown_i_1_n_0.  Did not re-place instance centered_pwm_1channel/counter_updown_i_1/O
INFO: [Physopt 32-702] Processed net centered_pwm_1channel/counter_updown_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_mmcm_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.145 |
Phase 30 Critical Path Optimization | Checksum: 1d4974043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1349.844 ; gain = 0.070

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 1d4974043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1349.844 ; gain = 0.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.844 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.145 | TNS=-0.145 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Placement Based       |          0.000  |          0.112  |            0  |              0  |                     3  |           0  |           4  |  00:00:02  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                 |          0.000  |          0.112  |            0  |              0  |                     3  |           0  |          30  |  00:00:02  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.844 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d6398185

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1349.844 ; gain = 0.070
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1357.109 ; gain = 7.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9b66fa9b ConstDB: 0 ShapeSum: b572ec56 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119b5ab42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1491.453 ; gain = 134.344
Post Restoration Checksum: NetGraph: 6c9aba45 NumContArr: ad1af0fd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119b5ab42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1491.453 ; gain = 134.344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 119b5ab42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.664 ; gain = 140.555

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 119b5ab42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.664 ; gain = 140.555
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dee30072

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.535 ; gain = 148.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.163 | TNS=-0.163 | WHS=-0.395 | THS=-4.818 |

Phase 2 Router Initialization | Checksum: 15a69080b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.535 ; gain = 148.426

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d87d4f23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-7.361 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cab6faba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 4 Rip-up And Reroute | Checksum: 1cab6faba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bf725bde

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-7.361 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bf725bde

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf725bde

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 5 Delay and Skew Optimization | Checksum: 1bf725bde

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f0a98217

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-7.361 | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f0a98217

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 6 Post Hold Fix | Checksum: 1f0a98217

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1773f3b0b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-7.361 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1773f3b0b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0275448 %
  Global Horizontal Routing Utilization  = 0.0245943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1773f3b0b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1773f3b0b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1999d6278

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.098 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.013. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 14120ce33

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1523.098 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 1999d6278

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: f3964c12

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988
Post Restoration Checksum: NetGraph: 16623424 NumContArr: be34d053 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: d4970477

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: d4970477

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: eeda43ae

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 238e66e90

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=-0.350 | THS=-4.773 |

Phase 13 Router Initialization | Checksum: 1c1b20451

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1b2452b84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.782 | TNS=-6.903 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2064666ef

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 15 Rip-up And Reroute | Checksum: 2064666ef

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 187f41fe2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.683 | TNS=-6.790 | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 187f41fe2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 187f41fe2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 16 Delay and Skew Optimization | Checksum: 187f41fe2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1bf1100d8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.683 | TNS=-6.790 | WHS=0.106  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1bf1100d8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
Phase 17 Post Hold Fix | Checksum: 1bf1100d8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 15b03d52a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.683 | TNS=-6.790 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 15b03d52a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0293569 %
  Global Horizontal Routing Utilization  = 0.0249324 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 15b03d52a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 15b03d52a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 181b06526

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.680 | TNS=-6.760 | WHS=0.108  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 24283dfd2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1523.098 ; gain = 165.988

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1523.098 ; gain = 165.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1523.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pwm_platform_drc_routed.rpt -pb pwm_platform_drc_routed.pb -rpx pwm_platform_drc_routed.rpx
Command: report_drc -file pwm_platform_drc_routed.rpt -pb pwm_platform_drc_routed.pb -rpx pwm_platform_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pwm_platform_methodology_drc_routed.rpt -pb pwm_platform_methodology_drc_routed.pb -rpx pwm_platform_methodology_drc_routed.rpx
Command: report_methodology -file pwm_platform_methodology_drc_routed.rpt -pb pwm_platform_methodology_drc_routed.pb -rpx pwm_platform_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user/VivadoProjects/2018-3/pwm_demo/Vivado/pwm_demo_z7lite_z7020/pwm_demo.runs/impl_2/pwm_platform_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pwm_platform_power_routed.rpt -pb pwm_platform_power_summary_routed.pb -rpx pwm_platform_power_routed.rpx
Command: report_power -file pwm_platform_power_routed.rpt -pb pwm_platform_power_summary_routed.pb -rpx pwm_platform_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
263 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pwm_platform_route_status.rpt -pb pwm_platform_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pwm_platform_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pwm_platform_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pwm_platform_bus_skew_routed.rpt -pb pwm_platform_bus_skew_routed.pb -rpx pwm_platform_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 21:03:40 2024...

*** Running vivado
    with args -log pwm_platform.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pwm_platform.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pwm_platform.tcl -notrace
Command: open_checkpoint pwm_platform_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 247.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1200.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1200.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1200.520 ; gain = 953.242
Command: write_bitstream -force pwm_platform.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pwm_platform.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1703.457 ; gain = 502.938
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 21:06:30 2024...
