{
    "type": "CLB Synthesizer Library Module",
    "version": "1.0",
    "name": "qe",
    "files": [
        {
            "name": "main",
            "file": "main.sch",
            "id": "a6a1478f-79fb-46a1-95fa-4364a607d43b",
            "type": "diagram"
        },
        {
            "name": "qeblocks",
            "file": "qeblocks.sch",
            "id": "9f656a21-4044-40e0-b9fd-1937b1e70102",
            "type": "diagram"
        },
        {
            "name": "count_up_down_4b",
            "file": "count_up_down_4b.sch",
            "id": "01e3b3e6-a4d5-4ade-aa0e-75a1f217fdef",
            "type": "diagram"
        },
        {
            "name": "qelogic",
            "file": "qelogic.v",
            "id": "d8ae191a-a721-440f-84ad-d29e763f96fe",
            "type": "verilog"
        }
    ],
    "entryFile": "main"
}