Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ace9bde789fe406c8664e56ba6d5100c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_fpga_behav xil_defaultlib.main_fpga -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture lfsr4_5_beh of entity xil_defaultlib.LFSR4_5 [lfsr4_5_default]
Compiling architecture structural of entity xil_defaultlib.sev_seg [sev_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.mpg [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.main_fpga
Built simulation snapshot main_fpga_behav
