#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 11 14:54:26 2018
# Process ID: 13804
# Current directory: F:/LDR/LDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10788 F:\LDR\LDR\LDR.xpr
# Log file: F:/LDR/LDR/vivado.log
# Journal file: F:/LDR/LDR\vivado.jou
#-----------------------------------------------------------
start_guiopen_project F:/LDR/LDR/LDR.xpr
IINFO: [Project 1-313] Project file moved from 'F:/LDR' since last save.Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.oopen_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 827.207 ; gain = 122.160eopen_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn1jsn2" may be locked by another hw_server.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&3414ED49&0&1
set_property PROGRAM.FILE {F:/LDR/LDR/LDR.runs/impl_1/computer.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/LDR/LDR/LDR.runs/impl_1/computer.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_project
open_project F:/LDR/LDR/LDR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.156 ; gain = 9.242
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/memorycontrol_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/datapath_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tests
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/mux_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/alu_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/regfile_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/pingpong2.srcs/sim_1/new/controller_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.sim/mySim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/LDR/LDR/LDR.sim/mySim/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1774.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1774.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1774.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
set_property -dict [list CONFIG.Coe_File {f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe}] [get_ips ins_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files 'test_rom.coe'
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1789.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ins_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ins_mem'...
catch { config_ip_cache -export [get_ips -all ins_mem] }
export_ip_user_files -of_objects [get_files F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -no_script -sync -force -quiet
reset_run ins_mem_synth_1
launch_runs -jobs 2 ins_mem_synth_1
[Wed Jul 11 15:28:20 2018] Launched ins_mem_synth_1...
Run output will be captured here: F:/LDR/LDR/LDR.runs/ins_mem_synth_1/runme.log
export_simulation -of_objects [get_files F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem.xci] -directory F:/LDR/LDR/LDR.ip_user_files/sim_scripts -ip_user_files_dir F:/LDR/LDR/LDR.ip_user_files -ipstatic_source_dir F:/LDR/LDR/LDR.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/LDR/LDR/LDR.cache/compile_simlib/modelsim} {questa=F:/LDR/LDR/LDR.cache/compile_simlib/questa} {riviera=F:/LDR/LDR/LDR.cache/compile_simlib/riviera} {activehdl=F:/LDR/LDR/LDR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/memorycontrol_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/datapath_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tests
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/mux_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/alu_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/regfile_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/pingpong2.srcs/sim_1/new/controller_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1797.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1797.637 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/ins_mem/test_rom.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe' provided. It will be converted relative to IP Instance files '../../../../LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe}] [get_ips dat_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/test_ram_2.coe' provided. It will be converted relative to IP Instance files 'test_ram_2.coe'
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram_2.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.sim/mySim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset mySim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'mySim'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'computer_t' in fileset 'mySim'...
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/dat_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram_2.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/ins_mem.mif'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim/test_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'mySim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
"xvlog --incr --relax -prj computer_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/dat_mem/sim/dat_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dat_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/ip/ins_mem/sim/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/memorycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/computer_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/memorycontrol_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycontrol_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/datapath_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tests
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/mux_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/alu_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/new/regfile_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_t
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/pingpong2.srcs/sim_1/new/controller_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 357f1eae177841aa824cbbf54f292c4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot computer_t_behav xil_defaultlib.computer_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.dat_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.memorycontrol
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.computer
Compiling module xil_defaultlib.computer_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot computer_t_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/LDR/LDR/LDR.sim/mySim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "computer_t_behav -key {Behavioral:mySim:Functional:computer_t} -tclbatch {computer_t.tcl} -view {F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config F:/LDR/LDR/LDR.srcs/mySim/imports/pingpong2/imme_lw_Rtype.wcfg
source computer_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.RAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module computer_t.little_pc.mc.ROM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'computer_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1821.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 15:34:11 2018...
