// Seed: 3226168302
module module_0;
  logic id_1 = id_1, id_2 = id_2;
  localparam id_3 = -1;
  assign id_2 = -1;
  wire id_4;
  assign id_2 = -1;
  assign module_2.id_3 = 0;
  wire id_5;
  assign module_1.id_2 = 0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  logic id_2;
  assign id_2 = 1 > id_2;
  assign id_2 = -1;
  module_0 modCall_1 ();
  buf primCall (id_1, id_2);
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5
);
  parameter id_7 = 1 & 1;
  module_0 modCall_1 ();
endmodule
