{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729699464217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:04:24 2024 " "Processing started: Wed Oct 23 11:04:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729699464218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729699464218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729699464218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729699464425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729699465135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729699465135 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1729699465159 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1729699465159 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729699467680 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729699468215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729699468244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729699481616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729699481616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.013 " "Worst-case setup slack is -23.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.013         -468697.132 iCLK  " "  -23.013         -468697.132 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699481619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.988 " "Worst-case hold slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 iCLK  " "    0.988               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699481837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699481846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699481855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699481883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699481883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.013 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699483762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -23.013 (VIOLATED) " "Path #1: Setup slack is -23.013 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[6\] " "From Node    : PC:PCounter\|s_NEWVAL\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      3.089  R        clock network delay " "     3.089      3.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.232     uTco  PC:PCounter\|s_NEWVAL\[6\] " "     3.321      0.232     uTco  PC:PCounter\|s_NEWVAL\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 FF  CELL  PCounter\|s_NEWVAL\[6\]\|q " "     3.321      0.000 FF  CELL  PCounter\|s_NEWVAL\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.686      0.365 FF    IC  s_IMemAddr\[6\]~5\|datac " "     3.686      0.365 FF    IC  s_IMemAddr\[6\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      0.281 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.967      0.281 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.939      1.972 FF    IC  IMem\|ram~33259\|datab " "     5.939      1.972 FF    IC  IMem\|ram~33259\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.362      0.423 FR  CELL  IMem\|ram~33259\|combout " "     6.362      0.423 FR  CELL  IMem\|ram~33259\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.666      1.304 RR    IC  IMem\|ram~33260\|datad " "     7.666      1.304 RR    IC  IMem\|ram~33260\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.805      0.139 RF  CELL  IMem\|ram~33260\|combout " "     7.805      0.139 RF  CELL  IMem\|ram~33260\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.593      1.788 FF    IC  IMem\|ram~33261\|datad " "     9.593      1.788 FF    IC  IMem\|ram~33261\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.718      0.125 FF  CELL  IMem\|ram~33261\|combout " "     9.718      0.125 FF  CELL  IMem\|ram~33261\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.945      0.227 FF    IC  IMem\|ram~33264\|datad " "     9.945      0.227 FF    IC  IMem\|ram~33264\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.095      0.150 FR  CELL  IMem\|ram~33264\|combout " "    10.095      0.150 FR  CELL  IMem\|ram~33264\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.300      0.205 RR    IC  IMem\|ram~33265\|datad " "    10.300      0.205 RR    IC  IMem\|ram~33265\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.455      0.155 RR  CELL  IMem\|ram~33265\|combout " "    10.455      0.155 RR  CELL  IMem\|ram~33265\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.658      0.203 RR    IC  IMem\|ram~33276\|datad " "    10.658      0.203 RR    IC  IMem\|ram~33276\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.813      0.155 RR  CELL  IMem\|ram~33276\|combout " "    10.813      0.155 RR  CELL  IMem\|ram~33276\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.855      2.042 RR    IC  IMem\|ram~33277\|datad " "    12.855      2.042 RR    IC  IMem\|ram~33277\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.010      0.155 RR  CELL  IMem\|ram~33277\|combout " "    13.010      0.155 RR  CELL  IMem\|ram~33277\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.213      0.203 RR    IC  IMem\|ram~33320\|datad " "    13.213      0.203 RR    IC  IMem\|ram~33320\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.368      0.155 RR  CELL  IMem\|ram~33320\|combout " "    13.368      0.155 RR  CELL  IMem\|ram~33320\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.572      0.204 RR    IC  IMem\|ram~33321\|datad " "    13.572      0.204 RR    IC  IMem\|ram~33321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.727      0.155 RR  CELL  IMem\|ram~33321\|combout " "    13.727      0.155 RR  CELL  IMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.092      3.365 RR    IC  IMem\|ram~33492\|dataa " "    17.092      3.365 RR    IC  IMem\|ram~33492\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.463      0.371 RF  CELL  IMem\|ram~33492\|combout " "    17.463      0.371 RF  CELL  IMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.225      1.762 FF    IC  CTRLLOGIC\|Mux14~0\|datac " "    19.225      1.762 FF    IC  CTRLLOGIC\|Mux14~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.506      0.281 FF  CELL  CTRLLOGIC\|Mux14~0\|combout " "    19.506      0.281 FF  CELL  CTRLLOGIC\|Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.799      0.293 FF    IC  CTRLLOGIC\|Mux14~1\|datab " "    19.799      0.293 FF    IC  CTRLLOGIC\|Mux14~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.192      0.393 FF  CELL  CTRLLOGIC\|Mux14~1\|combout " "    20.192      0.393 FF  CELL  CTRLLOGIC\|Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.518      0.326 FF    IC  ALULOGIC\|Mux12~0\|dataa " "    20.518      0.326 FF    IC  ALULOGIC\|Mux12~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.947      0.429 FR  CELL  ALULOGIC\|Mux12~0\|combout " "    20.947      0.429 FR  CELL  ALULOGIC\|Mux12~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.648      0.701 RR    IC  ALULOGIC\|Mux12~3\|datad " "    21.648      0.701 RR    IC  ALULOGIC\|Mux12~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.803      0.155 RR  CELL  ALULOGIC\|Mux12~3\|combout " "    21.803      0.155 RR  CELL  ALULOGIC\|Mux12~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.877      1.074 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab " "    22.877      1.074 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.295      0.418 RR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout " "    23.295      0.418 RR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.292      0.997 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad " "    24.292      0.997 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.431      0.139 RF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout " "    24.431      0.139 RF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.709      0.278 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa " "    24.709      0.278 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.121      0.412 FR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout " "    25.121      0.412 FR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.731      0.610 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac " "    25.731      0.610 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.018      0.287 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout " "    26.018      0.287 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.815      2.797 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad " "    28.815      2.797 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.970      0.155 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout " "    28.970      0.155 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.179      0.209 RR    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac " "    29.179      0.209 RR    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.466      0.287 RR  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout " "    29.466      0.287 RR  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.693      0.227 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad " "    29.693      0.227 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.848      0.155 RR  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout " "    29.848      0.155 RR  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.053      0.205 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad " "    30.053      0.205 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.192      0.139 RF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "    30.192      0.139 RF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.417      0.225 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad " "    30.417      0.225 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.542      0.125 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout " "    30.542      0.125 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.067      2.525 FF    IC  DMem\|ram~49243\|datad " "    33.067      2.525 FF    IC  DMem\|ram~49243\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.217      0.150 FR  CELL  DMem\|ram~49243\|combout " "    33.217      0.150 FR  CELL  DMem\|ram~49243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.873      0.656 RR    IC  DMem\|ram~49244\|datad " "    33.873      0.656 RR    IC  DMem\|ram~49244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.028      0.155 RR  CELL  DMem\|ram~49244\|combout " "    34.028      0.155 RR  CELL  DMem\|ram~49244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.228      0.200 RR    IC  DMem\|ram~49247\|datac " "    34.228      0.200 RR    IC  DMem\|ram~49247\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.515      0.287 RR  CELL  DMem\|ram~49247\|combout " "    34.515      0.287 RR  CELL  DMem\|ram~49247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.976      2.461 RR    IC  DMem\|ram~49250\|datac " "    36.976      2.461 RR    IC  DMem\|ram~49250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.263      0.287 RR  CELL  DMem\|ram~49250\|combout " "    37.263      0.287 RR  CELL  DMem\|ram~49250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.467      0.204 RR    IC  DMem\|ram~49251\|datad " "    37.467      0.204 RR    IC  DMem\|ram~49251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.622      0.155 RR  CELL  DMem\|ram~49251\|combout " "    37.622      0.155 RR  CELL  DMem\|ram~49251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.522      1.900 RR    IC  DMem\|ram~49262\|dataa " "    39.522      1.900 RR    IC  DMem\|ram~49262\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.950      0.428 RF  CELL  DMem\|ram~49262\|combout " "    39.950      0.428 RF  CELL  DMem\|ram~49262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.178      0.228 FF    IC  DMem\|ram~49305\|datad " "    40.178      0.228 FF    IC  DMem\|ram~49305\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.303      0.125 FF  CELL  DMem\|ram~49305\|combout " "    40.303      0.125 FF  CELL  DMem\|ram~49305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.524      2.221 FF    IC  DMem\|ram~49348\|datac " "    42.524      2.221 FF    IC  DMem\|ram~49348\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.805      0.281 FF  CELL  DMem\|ram~49348\|combout " "    42.805      0.281 FF  CELL  DMem\|ram~49348\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.071      0.266 FF    IC  DMem\|ram~49860\|datab " "    43.071      0.266 FF    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.496      0.425 FF  CELL  DMem\|ram~49860\|combout " "    43.496      0.425 FF  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.726      0.230 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad " "    43.726      0.230 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.851      0.125 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout " "    43.851      0.125 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.244      0.393 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad " "    44.244      0.393 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.369      0.125 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout " "    44.369      0.125 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.159      1.790 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad " "    46.159      1.790 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.284      0.125 FF  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout " "    46.284      0.125 FF  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.284      0.000 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d " "    46.284      0.000 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.388      0.104 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    46.388      0.104 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.369      3.369  R        clock network delay " "    23.369      3.369  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.377      0.008           clock pessimism removed " "    23.377      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.357     -0.020           clock uncertainty " "    23.357     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.375      0.018     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    23.375      0.018     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    46.388 " "Data Arrival Time  :    46.388" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.375 " "Data Required Time :    23.375" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -23.013 (VIOLATED) " "Slack              :   -23.013 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483763 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699483763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.988 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.988" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699483997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.988  " "Path #1: Hold slack is 0.988 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[26\] " "From Node    : PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      3.414  R        clock network delay " "     3.414      3.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.232     uTco  PC:PCounter\|s_NEWVAL\[26\] " "     3.646      0.232     uTco  PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q " "     3.646      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.922      0.276 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac " "     3.922      0.276 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.179      0.257 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout " "     4.179      0.257 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.179      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d " "     4.179      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.076 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     4.255      0.076 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.113      3.113  R        clock network delay " "     3.113      3.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081     -0.032           clock pessimism removed " "     3.081     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.000           clock uncertainty " "     3.081      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      0.186      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     3.267      0.186      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.255 " "Data Arrival Time  :     4.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.267 " "Data Required Time :     3.267" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.988  " "Slack              :     0.988 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699483997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699483997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729699483998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729699484077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729699487394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729699489665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729699489665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.662 " "Worst-case setup slack is -19.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.662         -379700.069 iCLK  " "  -19.662         -379700.069 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699489670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.899 " "Worst-case hold slack is 0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 iCLK  " "    0.899               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699489880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699489885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699489889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699489918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699489918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.662 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699491788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.662 (VIOLATED) " "Path #1: Setup slack is -19.662 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[6\] " "From Node    : PC:PCounter\|s_NEWVAL\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.797      2.797  R        clock network delay " "     2.797      2.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.213     uTco  PC:PCounter\|s_NEWVAL\[6\] " "     3.010      0.213     uTco  PC:PCounter\|s_NEWVAL\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.000 FF  CELL  PCounter\|s_NEWVAL\[6\]\|q " "     3.010      0.000 FF  CELL  PCounter\|s_NEWVAL\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.331 FF    IC  s_IMemAddr\[6\]~5\|datac " "     3.341      0.331 FF    IC  s_IMemAddr\[6\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.252 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.593      0.252 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      1.777 FF    IC  IMem\|ram~33259\|datab " "     5.370      1.777 FF    IC  IMem\|ram~33259\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.747      0.377 FR  CELL  IMem\|ram~33259\|combout " "     5.747      0.377 FR  CELL  IMem\|ram~33259\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.975      1.228 RR    IC  IMem\|ram~33260\|datad " "     6.975      1.228 RR    IC  IMem\|ram~33260\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.119      0.144 RR  CELL  IMem\|ram~33260\|combout " "     7.119      0.144 RR  CELL  IMem\|ram~33260\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.752      1.633 RR    IC  IMem\|ram~33261\|datad " "     8.752      1.633 RR    IC  IMem\|ram~33261\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.896      0.144 RR  CELL  IMem\|ram~33261\|combout " "     8.896      0.144 RR  CELL  IMem\|ram~33261\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.083      0.187 RR    IC  IMem\|ram~33264\|datad " "     9.083      0.187 RR    IC  IMem\|ram~33264\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.227      0.144 RR  CELL  IMem\|ram~33264\|combout " "     9.227      0.144 RR  CELL  IMem\|ram~33264\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.416      0.189 RR    IC  IMem\|ram~33265\|datad " "     9.416      0.189 RR    IC  IMem\|ram~33265\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.560      0.144 RR  CELL  IMem\|ram~33265\|combout " "     9.560      0.144 RR  CELL  IMem\|ram~33265\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.747      0.187 RR    IC  IMem\|ram~33276\|datad " "     9.747      0.187 RR    IC  IMem\|ram~33276\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.891      0.144 RR  CELL  IMem\|ram~33276\|combout " "     9.891      0.144 RR  CELL  IMem\|ram~33276\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.797      1.906 RR    IC  IMem\|ram~33277\|datad " "    11.797      1.906 RR    IC  IMem\|ram~33277\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.941      0.144 RR  CELL  IMem\|ram~33277\|combout " "    11.941      0.144 RR  CELL  IMem\|ram~33277\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.128      0.187 RR    IC  IMem\|ram~33320\|datad " "    12.128      0.187 RR    IC  IMem\|ram~33320\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.272      0.144 RR  CELL  IMem\|ram~33320\|combout " "    12.272      0.144 RR  CELL  IMem\|ram~33320\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.460      0.188 RR    IC  IMem\|ram~33321\|datad " "    12.460      0.188 RR    IC  IMem\|ram~33321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.604      0.144 RR  CELL  IMem\|ram~33321\|combout " "    12.604      0.144 RR  CELL  IMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      3.152 RR    IC  IMem\|ram~33492\|dataa " "    15.756      3.152 RR    IC  IMem\|ram~33492\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.089      0.333 RF  CELL  IMem\|ram~33492\|combout " "    16.089      0.333 RF  CELL  IMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.672      1.583 FF    IC  CTRLLOGIC\|Mux14~0\|datac " "    17.672      1.583 FF    IC  CTRLLOGIC\|Mux14~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.924      0.252 FF  CELL  CTRLLOGIC\|Mux14~0\|combout " "    17.924      0.252 FF  CELL  CTRLLOGIC\|Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.190      0.266 FF    IC  CTRLLOGIC\|Mux14~1\|datab " "    18.190      0.266 FF    IC  CTRLLOGIC\|Mux14~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.539      0.349 FF  CELL  CTRLLOGIC\|Mux14~1\|combout " "    18.539      0.349 FF  CELL  CTRLLOGIC\|Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.836      0.297 FF    IC  ALULOGIC\|Mux12~0\|dataa " "    18.836      0.297 FF    IC  ALULOGIC\|Mux12~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.218      0.382 FR  CELL  ALULOGIC\|Mux12~0\|combout " "    19.218      0.382 FR  CELL  ALULOGIC\|Mux12~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.874      0.656 RR    IC  ALULOGIC\|Mux12~3\|datad " "    19.874      0.656 RR    IC  ALULOGIC\|Mux12~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.018      0.144 RR  CELL  ALULOGIC\|Mux12~3\|combout " "    20.018      0.144 RR  CELL  ALULOGIC\|Mux12~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.023      1.005 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab " "    21.023      1.005 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.404      0.381 RR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout " "    21.404      0.381 RR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.343      0.939 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad " "    22.343      0.939 RR    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.468      0.125 RF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout " "    22.468      0.125 RF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.720      0.252 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa " "    22.720      0.252 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.089      0.369 FR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout " "    23.089      0.369 FR  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.664      0.575 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac " "    23.664      0.575 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.929      0.265 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout " "    23.929      0.265 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.545      2.616 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad " "    26.545      2.616 RR    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.689      0.144 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout " "    26.689      0.144 RR  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.880      0.191 RR    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac " "    26.880      0.191 RR    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.145      0.265 RR  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout " "    27.145      0.265 RR  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.354      0.209 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad " "    27.354      0.209 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.498      0.144 RR  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout " "    27.498      0.144 RR  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.687      0.189 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad " "    27.687      0.189 RR    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.812      0.125 RF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "    27.812      0.125 RF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.017      0.205 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad " "    28.017      0.205 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.127      0.110 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout " "    28.127      0.110 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.399      2.272 FF    IC  DMem\|ram~49243\|datad " "    30.399      2.272 FF    IC  DMem\|ram~49243\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.533      0.134 FR  CELL  DMem\|ram~49243\|combout " "    30.533      0.134 FR  CELL  DMem\|ram~49243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.157      0.624 RR    IC  DMem\|ram~49244\|datad " "    31.157      0.624 RR    IC  DMem\|ram~49244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.301      0.144 RR  CELL  DMem\|ram~49244\|combout " "    31.301      0.144 RR  CELL  DMem\|ram~49244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.484      0.183 RR    IC  DMem\|ram~49247\|datac " "    31.484      0.183 RR    IC  DMem\|ram~49247\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.749      0.265 RR  CELL  DMem\|ram~49247\|combout " "    31.749      0.265 RR  CELL  DMem\|ram~49247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.088      2.339 RR    IC  DMem\|ram~49250\|datac " "    34.088      2.339 RR    IC  DMem\|ram~49250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.353      0.265 RR  CELL  DMem\|ram~49250\|combout " "    34.353      0.265 RR  CELL  DMem\|ram~49250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.541      0.188 RR    IC  DMem\|ram~49251\|datad " "    34.541      0.188 RR    IC  DMem\|ram~49251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.685      0.144 RR  CELL  DMem\|ram~49251\|combout " "    34.685      0.144 RR  CELL  DMem\|ram~49251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.489      1.804 RR    IC  DMem\|ram~49262\|dataa " "    36.489      1.804 RR    IC  DMem\|ram~49262\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.869      0.380 RR  CELL  DMem\|ram~49262\|combout " "    36.869      0.380 RR  CELL  DMem\|ram~49262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.058      0.189 RR    IC  DMem\|ram~49305\|datad " "    37.058      0.189 RR    IC  DMem\|ram~49305\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.202      0.144 RR  CELL  DMem\|ram~49305\|combout " "    37.202      0.144 RR  CELL  DMem\|ram~49305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.191      1.989 RR    IC  DMem\|ram~49348\|datac " "    39.191      1.989 RR    IC  DMem\|ram~49348\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.456      0.265 RR  CELL  DMem\|ram~49348\|combout " "    39.456      0.265 RR  CELL  DMem\|ram~49348\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.672      0.216 RR    IC  DMem\|ram~49860\|datab " "    39.672      0.216 RR    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.036      0.364 RR  CELL  DMem\|ram~49860\|combout " "    40.036      0.364 RR  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.226      0.190 RR    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad " "    40.226      0.190 RR    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.370      0.144 RR  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout " "    40.370      0.144 RR  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.740      0.370 RR    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad " "    40.740      0.370 RR    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.884      0.144 RR  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout " "    40.884      0.144 RR  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.505      1.621 RR    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad " "    42.505      1.621 RR    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.649      0.144 RR  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout " "    42.649      0.144 RR  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.649      0.000 RR    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d " "    42.649      0.000 RR    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.729      0.080 RR  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    42.729      0.080 RR  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.061      3.061  R        clock network delay " "    23.061      3.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.068      0.007           clock pessimism removed " "    23.068      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.048     -0.020           clock uncertainty " "    23.048     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.067      0.019     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    23.067      0.019     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.729 " "Data Arrival Time  :    42.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.067 " "Data Required Time :    23.067" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.662 (VIOLATED) " "Slack              :   -19.662 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699491789 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699491789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.899 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.899" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699492021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.899  " "Path #1: Hold slack is 0.899 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[26\] " "From Node    : PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.104      3.104  R        clock network delay " "     3.104      3.104  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.213     uTco  PC:PCounter\|s_NEWVAL\[26\] " "     3.317      0.213     uTco  PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q " "     3.317      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.252 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac " "     3.569      0.252 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.234 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout " "     3.803      0.234 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d " "     3.803      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.868      0.065 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     3.868      0.065 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826      2.826  R        clock network delay " "     2.826      2.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798     -0.028           clock pessimism removed " "     2.798     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      0.000           clock uncertainty " "     2.798      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.171      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     2.969      0.171      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.868 " "Data Arrival Time  :     3.868" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.969 " "Data Required Time :     2.969" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.899  " "Slack              :     0.899 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699492021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699492021 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729699492022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729699493242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729699493242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.394 " "Worst-case setup slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394            -899.506 iCLK  " "   -2.394            -899.506 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699493247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.462 " "Worst-case hold slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 iCLK  " "    0.462               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699493455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699493460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729699493464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729699493496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729699493496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.394 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699495286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.394 (VIOLATED) " "Path #1: Setup slack is -2.394 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[3\] " "From Node    : PC:PCounter\|s_NEWVAL\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      1.657  R        clock network delay " "     1.657      1.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.105     uTco  PC:PCounter\|s_NEWVAL\[3\] " "     1.762      0.105     uTco  PC:PCounter\|s_NEWVAL\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.000 FF  CELL  PCounter\|s_NEWVAL\[3\]\|q " "     1.762      0.000 FF  CELL  PCounter\|s_NEWVAL\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.937      0.175 FF    IC  s_IMemAddr\[3\]~7\|datad " "     1.937      0.175 FF    IC  s_IMemAddr\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.063 FF  CELL  s_IMemAddr\[3\]~7\|combout " "     2.000      0.063 FF  CELL  s_IMemAddr\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      1.308 FF    IC  IMem\|ram~33079\|dataa " "     3.308      1.308 FF    IC  IMem\|ram~33079\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      0.205 FR  CELL  IMem\|ram~33079\|combout " "     3.513      0.205 FR  CELL  IMem\|ram~33079\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.091 RR    IC  IMem\|ram~33080\|datad " "     3.604      0.091 RR    IC  IMem\|ram~33080\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.670      0.066 RF  CELL  IMem\|ram~33080\|combout " "     3.670      0.066 RF  CELL  IMem\|ram~33080\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.647      0.977 FF    IC  IMem\|ram~33081\|datad " "     4.647      0.977 FF    IC  IMem\|ram~33081\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.063 FF  CELL  IMem\|ram~33081\|combout " "     4.710      0.063 FF  CELL  IMem\|ram~33081\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.818      0.108 FF    IC  IMem\|ram~33084\|datad " "     4.818      0.108 FF    IC  IMem\|ram~33084\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.063 FF  CELL  IMem\|ram~33084\|combout " "     4.881      0.063 FF  CELL  IMem\|ram~33084\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.989      0.108 FF    IC  IMem\|ram~33095\|datad " "     4.989      0.108 FF    IC  IMem\|ram~33095\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.052      0.063 FF  CELL  IMem\|ram~33095\|combout " "     5.052      0.063 FF  CELL  IMem\|ram~33095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.162      0.110 FF    IC  IMem\|ram~33106\|datac " "     5.162      0.110 FF    IC  IMem\|ram~33106\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.295      0.133 FF  CELL  IMem\|ram~33106\|combout " "     5.295      0.133 FF  CELL  IMem\|ram~33106\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.482      1.187 FF    IC  IMem\|ram~33107\|datad " "     6.482      1.187 FF    IC  IMem\|ram~33107\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.545      0.063 FF  CELL  IMem\|ram~33107\|combout " "     6.545      0.063 FF  CELL  IMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.682      0.137 FF    IC  IMem\|ram~33150\|dataa " "     6.682      0.137 FF    IC  IMem\|ram~33150\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.875      0.193 FF  CELL  IMem\|ram~33150\|combout " "     6.875      0.193 FF  CELL  IMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      0.134 FF    IC  IMem\|ram~33321\|datab " "     7.009      0.134 FF    IC  IMem\|ram~33321\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.216      0.207 FF  CELL  IMem\|ram~33321\|combout " "     7.216      0.207 FF  CELL  IMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      1.781 FF    IC  IMem\|ram~33492\|dataa " "     8.997      1.781 FF    IC  IMem\|ram~33492\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.190      0.193 FF  CELL  IMem\|ram~33492\|combout " "     9.190      0.193 FF  CELL  IMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.184      0.994 FF    IC  CTRLLOGIC\|Mux14~0\|datac " "    10.184      0.994 FF    IC  CTRLLOGIC\|Mux14~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.317      0.133 FF  CELL  CTRLLOGIC\|Mux14~0\|combout " "    10.317      0.133 FF  CELL  CTRLLOGIC\|Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.462      0.145 FF    IC  CTRLLOGIC\|Mux14~1\|datab " "    10.462      0.145 FF    IC  CTRLLOGIC\|Mux14~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.655      0.193 FF  CELL  CTRLLOGIC\|Mux14~1\|combout " "    10.655      0.193 FF  CELL  CTRLLOGIC\|Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.024      0.369 FF    IC  ALULOGIC\|Mux12~2\|datac " "    11.024      0.369 FF    IC  ALULOGIC\|Mux12~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.157      0.133 FF  CELL  ALULOGIC\|Mux12~2\|combout " "    11.157      0.133 FF  CELL  ALULOGIC\|Mux12~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.279      0.122 FF    IC  ALULOGIC\|Mux12~3\|datac " "    11.279      0.122 FF    IC  ALULOGIC\|Mux12~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.412      0.133 FF  CELL  ALULOGIC\|Mux12~3\|combout " "    11.412      0.133 FF  CELL  ALULOGIC\|Mux12~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.997      0.585 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab " "    11.997      0.585 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.189      0.192 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout " "    12.189      0.192 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.715      0.526 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad " "    12.715      0.526 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.778      0.063 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout " "    12.778      0.063 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.914      0.136 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa " "    12.914      0.136 FF    IC  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.118      0.204 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout " "    13.118      0.204 FF  CELL  ALU32b\|BARREL\|\\l3data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.424      0.306 FF    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac " "    13.424      0.306 FF    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.557      0.133 FF  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout " "    13.557      0.133 FF  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.059      1.502 FF    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad " "    15.059      1.502 FF    IC  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.122      0.063 FF  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout " "    15.122      0.063 FF  CELL  ALU32b\|BARREL\|\\l1data:4:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.240      0.118 FF    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac " "    15.240      0.118 FF    IC  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.373      0.133 FF  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout " "    15.373      0.133 FF  CELL  ALU32b\|BARREL\|\\l0data:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.492      0.119 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad " "    15.492      0.119 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.555      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout " "    15.555      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.664      0.109 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad " "    15.664      0.109 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.727      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "    15.727      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.834      0.107 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad " "    15.834      0.107 FF    IC  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.897      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout " "    15.897      0.063 FF  CELL  ALU32b\|replMux\|\\G_NBit_MUX:3:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.319      1.422 FF    IC  DMem\|ram~49243\|datad " "    17.319      1.422 FF    IC  DMem\|ram~49243\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.382      0.063 FF  CELL  DMem\|ram~49243\|combout " "    17.382      0.063 FF  CELL  DMem\|ram~49243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.735      0.353 FF    IC  DMem\|ram~49244\|datad " "    17.735      0.353 FF    IC  DMem\|ram~49244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.798      0.063 FF  CELL  DMem\|ram~49244\|combout " "    17.798      0.063 FF  CELL  DMem\|ram~49244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.907      0.109 FF    IC  DMem\|ram~49247\|datac " "    17.907      0.109 FF    IC  DMem\|ram~49247\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.040      0.133 FF  CELL  DMem\|ram~49247\|combout " "    18.040      0.133 FF  CELL  DMem\|ram~49247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.321      1.281 FF    IC  DMem\|ram~49250\|datac " "    19.321      1.281 FF    IC  DMem\|ram~49250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.454      0.133 FF  CELL  DMem\|ram~49250\|combout " "    19.454      0.133 FF  CELL  DMem\|ram~49250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.561      0.107 FF    IC  DMem\|ram~49251\|datad " "    19.561      0.107 FF    IC  DMem\|ram~49251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.624      0.063 FF  CELL  DMem\|ram~49251\|combout " "    19.624      0.063 FF  CELL  DMem\|ram~49251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.597      0.973 FF    IC  DMem\|ram~49262\|dataa " "    20.597      0.973 FF    IC  DMem\|ram~49262\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.801      0.204 FF  CELL  DMem\|ram~49262\|combout " "    20.801      0.204 FF  CELL  DMem\|ram~49262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.910      0.109 FF    IC  DMem\|ram~49305\|datad " "    20.910      0.109 FF    IC  DMem\|ram~49305\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.973      0.063 FF  CELL  DMem\|ram~49305\|combout " "    20.973      0.063 FF  CELL  DMem\|ram~49305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.202      1.229 FF    IC  DMem\|ram~49348\|datac " "    22.202      1.229 FF    IC  DMem\|ram~49348\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.335      0.133 FF  CELL  DMem\|ram~49348\|combout " "    22.335      0.133 FF  CELL  DMem\|ram~49348\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.464      0.129 FF    IC  DMem\|ram~49860\|datab " "    22.464      0.129 FF    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.671      0.207 FF  CELL  DMem\|ram~49860\|combout " "    22.671      0.207 FF  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.781      0.110 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad " "    22.781      0.110 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.844      0.063 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout " "    22.844      0.063 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.041      0.197 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad " "    23.041      0.197 FF    IC  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.104      0.063 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout " "    23.104      0.063 FF  CELL  linkmux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.067      0.963 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad " "    24.067      0.963 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.130      0.063 FF  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout " "    24.130      0.063 FF  CELL  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.130      0.000 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d " "    24.130      0.000 FF    IC  REGFILE\|\\G_REGS:11:REGN\|\\G_NBit_REG:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.180      0.050 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    24.180      0.050 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.779      1.779  R        clock network delay " "    21.779      1.779  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.799      0.020           clock pessimism removed " "    21.799      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.779     -0.020           clock uncertainty " "    21.779     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.786      0.007     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q " "    21.786      0.007     uTsu  registerFile:REGFILE\|nRegister:\\G_REGS:11:REGN\|dffg:\\G_NBit_REG:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.180 " "Data Arrival Time  :    24.180" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.786 " "Data Required Time :    21.786" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.394 (VIOLATED) " "Slack              :    -2.394 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699495287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.462 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.462" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699495523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.462  " "Path #1: Hold slack is 0.462 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PCounter\|s_NEWVAL\[26\] " "From Node    : PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "To Node      : registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      1.806  R        clock network delay " "     1.806      1.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.105     uTco  PC:PCounter\|s_NEWVAL\[26\] " "     1.911      0.105     uTco  PC:PCounter\|s_NEWVAL\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q " "     1.911      0.000 RR  CELL  PCounter\|s_NEWVAL\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.044      0.133 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac " "     2.044      0.133 RR    IC  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.119 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout " "     2.163      0.119 RF  CELL  linkmux\|\\G_NBit_MUX:26:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d " "     2.163      0.000 FF    IC  REGFILE\|\\G_REGS:15:REGN\|\\G_NBit_REG:26:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.199      0.036 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     2.199      0.036 FF  CELL  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      1.673  R        clock network delay " "     1.673      1.673  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653     -0.020           clock pessimism removed " "     1.653     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000           clock uncertainty " "     1.653      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.084      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q " "     1.737      0.084      uTh  registerFile:REGFILE\|nRegister:\\G_REGS:15:REGN\|dffg:\\G_NBit_REG:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.199 " "Data Arrival Time  :     2.199" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.737 " "Data Required Time :     1.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.462  " "Slack              :     0.462 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1729699495523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729699495523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729699517534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729699540291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2852 " "Peak virtual memory: 2852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729699541584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:05:41 2024 " "Processing ended: Wed Oct 23 11:05:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729699541584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729699541584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729699541584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729699541584 ""}
