$date
	Sat Oct 22 23:59:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#528250
b1100 &
b1100 %
1$
b1100 !
1"
#528251
0"
#528254
b110 &
b110 %
#528258
b11 &
b11 %
#528262
b1010 &
b1010 %
#528266
b101 &
b101 %
#528270
b10000 &
b10000 %
#528274
b1000 &
b1000 %
#528278
b100 &
b100 %
#528282
b10 &
b10 %
#528286
b1 &
1#
b1 %
#528290
b0 &
b0 %
0#
0$
#1494229
b1010 !
1"
#1494230
b1010 &
b1010 %
1$
#1494231
0"
#1494234
b101 &
b101 %
#1494238
b10000 &
b10000 %
#1494242
b1000 &
b1000 %
#1494246
b100 &
b100 %
#1494250
b10 &
b10 %
#1494254
b1 &
1#
b1 %
#1494258
b0 &
b0 %
0#
0$
#2500871
b1000 !
1"
#2500874
b1000 &
b1000 %
1$
#2500875
0"
#2500878
b100 &
b100 %
#2500882
b10 &
b10 %
#2500886
b1 &
1#
b1 %
#2500890
b0 &
b0 %
0#
0$
#4500012
