INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fft_core' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fft_core' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fft_core'...
Finished delivering C-model simulation files.
Delivering associated files for 'fft_core'...
Delivering EJava files for 'fft_core'...
Generating implementation netlist for 'fft_core'...
INFO:sim - Pre-processing HDL files for 'fft_core'...
Running synthesis for 'fft_core'
Running ngcbuild...
Writing VEO instantiation template for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core
Delivered 1 file into directory
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fft_core'...
Generating metadata file...
Regenerating ISE project file for 'fft_core'...
Generating ISE project...
XCO file found: fft_core.xco
XMDF file found: fft_core_xmdf.tcl
Adding
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.asy -view all -origin_type
imported
Adding
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.ngc -view all -origin_type
created
Checking file
"/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw
/ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.ngc" for project device match
...
File
"/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw
/ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.ngc" device information matches
project device.
Adding
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.sym -view all -origin_type
imported
Adding
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip
   /hw/ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/bill/workspace/EmbeddedSystemDesign/zynq_project-master/zynq_custom_ip/hw/
ise/fft_peripheral/ipcore_dir/tmp/_cg/fft_core.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fft_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fft_core'.
