{
    "//_NOTE": "Look at configuration.md and pdk_configuration.md in $OPENLANE_ROOT/docs/source/reference",
    "DESIGN_NAME": "lfsr",
    "RUN_CTS": 1,
    "RUN_LINTER": 1,
    "RT_MAX_LAYER": "met4",
    "LINTER_INCLUDE_PDK_MODELS": 1,
    "VERILOG_FILES": [
        "dir::../../verilog/lfsr.v"
    ],
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "lfsr.clk",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 2,
    "FP_PDN_HWIDTH": 2,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "FP_PDN_SKIPTRIM": true,
    "FP_PDN_MULTILAYER": "0",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 50
    },
    "SYNTH_READ_BLACKBOX_LIB": 1,
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6,
    "GRT_ALLOW_CONGESTION": 1,
    "FP_IO_HLENGTH": 2,
    "FP_IO_VLENGTH": 2,
    "PL_BASIC_PLACEMENT": 0,
    "MAX_FANOUT_CONSTRAINT": 4,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 140 90",
    "FP_CORE_UTIL": 55,
    "PL_TARGET_DENSITY": 0.60,
    "ROUTING_CORES": 4,
    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false
}
