-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\spike_generator\ur_ear_fpga_sim_spike_generator_spike_generator.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_spike_generator_spike_generator
-- Source Path: spike_generator
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_spike_generator_spike_generator IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        synout                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum1                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum2                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum3                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum4                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum5                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum6                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum7                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum8                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum9                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum10                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum11                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randNum12                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        spout_redock_1                    :   OUT   std_logic;
        spout_redock_2                    :   OUT   std_logic;
        spout_redock_3                    :   OUT   std_logic;
        spout_redock_4                    :   OUT   std_logic
        );
END ur_ear_fpga_sim_spike_generator_spike_generator;


ARCHITECTURE rtl OF ur_ear_fpga_sim_spike_generator_spike_generator IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT( nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT redocking_site
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          synout                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          uriRandNum                      :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          redockRandNum                   :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          TrefRandNum                     :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          t_rel                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          tabs                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nSites                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          tdres                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          t_rd_init                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          tau_rd                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          spout                           :   OUT   std_logic;
          sptime                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          recalculate_redocking           :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_spike_generator_Redocking_Calculation
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          t_rd_jump                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          t_rd_init                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          site_1_recalculate              :   IN    std_logic;
          site_2_recalculate              :   IN    std_logic;
          site_3_recalculate              :   IN    std_logic;
          site_4_recalculate              :   IN    std_logic;
          tau_rd                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    USE ENTITY work.ur_ear_fpga_sim_spike_generator_nfp_convert_double2single(rtl);

  FOR ALL : redocking_site
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_redocking_site(rtl);

  FOR ALL : ur_ear_fpga_sim_spike_generator_Redocking_Calculation
    USE ENTITY work.ur_ear_fpga_sim_spike_generator_Redocking_Calculation(rtl);

  -- Signals
  SIGNAL Data_Type_Conversion7_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion6_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion_out1        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion2_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Data_Type_Conversion3_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Calculation_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Site_4_out1            : std_logic;
  SIGNAL Redocking_Site_4_out2            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Site_4_out3            : std_logic;
  SIGNAL Redocking_Site_3_out1            : std_logic;
  SIGNAL Redocking_Site_3_out2            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Site_3_out3            : std_logic;
  SIGNAL Redocking_Site_2_out1            : std_logic;
  SIGNAL Redocking_Site_2_out2            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Site_2_out3            : std_logic;
  SIGNAL Redocking_Site_1_out1            : std_logic;
  SIGNAL Redocking_Site_1_out2            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Redocking_Site_1_out3            : std_logic;
  SIGNAL Constant_out1                    : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant1_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant2_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant4_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant5_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Constant3_out1                   : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Data_Type_Conversion1_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- TODO: Move workspace signals that are only
  -- used once into the subsystem in which they 
  -- used

  u_spike_generator_nfp_convert_double2single : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant_out1,  -- ufix64
              nfp_out => Data_Type_Conversion7_out1  -- ufix32
              );

  u_spike_generator_nfp_convert_double2single_1 : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant1_out1,  -- ufix64
              nfp_out => Data_Type_Conversion6_out1  -- ufix32
              );

  u_spike_generator_nfp_convert_double2single_2 : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant2_out1,  -- ufix64
              nfp_out => Data_Type_Conversion_out1  -- ufix32
              );

  u_spike_generator_nfp_convert_double2single_3 : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant4_out1,  -- ufix64
              nfp_out => Data_Type_Conversion2_out1  -- ufix32
              );

  u_spike_generator_nfp_convert_double2single_4 : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant5_out1,  -- ufix64
              nfp_out => Data_Type_Conversion3_out1  -- ufix32
              );

  u_spike_generator_nfp_convert_double2single_5 : ur_ear_fpga_sim_spike_generator_nfp_convert_double2single
    PORT MAP( nfp_in => Constant3_out1,  -- ufix64
              nfp_out => Data_Type_Conversion1_out1  -- ufix32
              );

  u_Redocking_Site_4 : redocking_site
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              synout => synout,  -- single
              uriRandNum => randNum10,  -- single
              redockRandNum => randNum11,  -- single
              TrefRandNum => randNum12,  -- single
              t_rel => Data_Type_Conversion7_out1,  -- single
              tabs => Data_Type_Conversion6_out1,  -- single
              nSites => Data_Type_Conversion_out1,  -- single
              tdres => Data_Type_Conversion2_out1,  -- single
              t_rd_init => Data_Type_Conversion3_out1,  -- single
              tau_rd => Redocking_Calculation_out1,  -- single
              spout => Redocking_Site_4_out1,
              sptime => Redocking_Site_4_out2,  -- single
              recalculate_redocking => Redocking_Site_4_out3
              );

  u_Redocking_Site_3 : redocking_site
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              synout => synout,  -- single
              uriRandNum => randNum7,  -- single
              redockRandNum => randNum8,  -- single
              TrefRandNum => randNum9,  -- single
              t_rel => Data_Type_Conversion7_out1,  -- single
              tabs => Data_Type_Conversion6_out1,  -- single
              nSites => Data_Type_Conversion_out1,  -- single
              tdres => Data_Type_Conversion2_out1,  -- single
              t_rd_init => Data_Type_Conversion3_out1,  -- single
              tau_rd => Redocking_Calculation_out1,  -- single
              spout => Redocking_Site_3_out1,
              sptime => Redocking_Site_3_out2,  -- single
              recalculate_redocking => Redocking_Site_3_out3
              );

  u_Redocking_Site_2 : redocking_site
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              synout => synout,  -- single
              uriRandNum => randNum4,  -- single
              redockRandNum => randNum5,  -- single
              TrefRandNum => randNum6,  -- single
              t_rel => Data_Type_Conversion7_out1,  -- single
              tabs => Data_Type_Conversion6_out1,  -- single
              nSites => Data_Type_Conversion_out1,  -- single
              tdres => Data_Type_Conversion2_out1,  -- single
              t_rd_init => Data_Type_Conversion3_out1,  -- single
              tau_rd => Redocking_Calculation_out1,  -- single
              spout => Redocking_Site_2_out1,
              sptime => Redocking_Site_2_out2,  -- single
              recalculate_redocking => Redocking_Site_2_out3
              );

  u_Redocking_Calculation : ur_ear_fpga_sim_spike_generator_Redocking_Calculation
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              t_rd_jump => Data_Type_Conversion1_out1,  -- single
              t_rd_init => Data_Type_Conversion3_out1,  -- single
              site_1_recalculate => Redocking_Site_1_out3,
              site_2_recalculate => Redocking_Site_2_out3,
              site_3_recalculate => Redocking_Site_3_out3,
              site_4_recalculate => Redocking_Site_4_out3,
              tau_rd => Redocking_Calculation_out1  -- single
              );

  u_Redocking_Site_1 : redocking_site
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              synout => synout,  -- single
              uriRandNum => randNum1,  -- single
              redockRandNum => randNum2,  -- single
              TrefRandNum => randNum3,  -- single
              t_rel => Data_Type_Conversion7_out1,  -- single
              tabs => Data_Type_Conversion6_out1,  -- single
              nSites => Data_Type_Conversion_out1,  -- single
              tdres => Data_Type_Conversion2_out1,  -- single
              t_rd_init => Data_Type_Conversion3_out1,  -- single
              tau_rd => Redocking_Calculation_out1,  -- single
              spout => Redocking_Site_1_out1,
              sptime => Redocking_Site_1_out2,  -- single
              recalculate_redocking => Redocking_Site_1_out3
              );

  Constant_out1 <= X"3f847ae147ae147b";

  Constant1_out1 <= X"3f847ae147ae147b";

  Constant2_out1 <= X"4010000000000000";

  Constant4_out1 <= X"3f10624dd2f1a9fc";

  Constant5_out1 <= X"3f8ff2e48e8a71df";

  Constant3_out1 <= X"3f3a36e2eb1c432d";

  spout_redock_1 <= Redocking_Site_1_out1;

  spout_redock_2 <= Redocking_Site_2_out1;

  spout_redock_3 <= Redocking_Site_3_out1;

  spout_redock_4 <= Redocking_Site_4_out1;

END rtl;

