Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2965
Number of terminals:      128
Number of snets:          2
Number of nets:           1381

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 342.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 62427.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 10798.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 667.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 695.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1278 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 336 unique inst patterns.
[INFO DRT-0084]   Complete 981 groups.
#scanned instances     = 2965
#unique  instances     = 342
#stdCellGenAp          = 10450
#stdCellValidPlanarAp  = 331
#stdCellValidViaAp     = 7615
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4610
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:04, memory = 130.72 (MB), peak = 130.72 (MB)

Number of guides:     11655

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4009.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3437.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1814.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 99.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5828 vertical wires in 1 frboxes and 3536 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 287 vertical wires in 1 frboxes and 909 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.27 (MB), peak = 150.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.53 (MB), peak = 150.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 184.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 241.44 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 248.55 (MB).
    Completing 40% with 134 violations.
    elapsed time = 00:00:00, memory = 279.78 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:00, memory = 298.62 (MB).
    Completing 60% with 220 violations.
    elapsed time = 00:00:01, memory = 316.88 (MB).
    Completing 70% with 220 violations.
    elapsed time = 00:00:01, memory = 323.45 (MB).
    Completing 80% with 220 violations.
    elapsed time = 00:00:01, memory = 326.33 (MB).
    Completing 90% with 339 violations.
    elapsed time = 00:00:01, memory = 346.64 (MB).
    Completing 100% with 431 violations.
    elapsed time = 00:00:02, memory = 346.22 (MB).
[INFO DRT-0199]   Number of violations = 821.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      3      0      0      0      0      0
Metal Spacing       12      0    103      0     12      4      0
Min Hole             0      0      4      0      0      0      0
Recheck              2      0    285      0     93      9      1
Short                0      0    271      1     21      0      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 368.80 (MB), peak = 605.78 (MB)
Total wire length = 43226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22656 um.
Total wire length on LAYER met2 = 19551 um.
Total wire length on LAYER met3 = 731 um.
Total wire length on LAYER met4 = 286 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10495.
Up-via summary (total 10495):.

------------------------
 FR_MASTERSLICE        0
            li1     4844
           met1     5527
           met2      116
           met3        8
           met4        0
------------------------
                   10495


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 821 violations.
    elapsed time = 00:00:00, memory = 368.84 (MB).
    Completing 20% with 821 violations.
    elapsed time = 00:00:00, memory = 388.70 (MB).
    Completing 30% with 821 violations.
    elapsed time = 00:00:00, memory = 390.09 (MB).
    Completing 40% with 636 violations.
    elapsed time = 00:00:00, memory = 392.53 (MB).
    Completing 50% with 636 violations.
    elapsed time = 00:00:00, memory = 394.17 (MB).
    Completing 60% with 436 violations.
    elapsed time = 00:00:00, memory = 393.75 (MB).
    Completing 70% with 436 violations.
    elapsed time = 00:00:01, memory = 394.17 (MB).
    Completing 80% with 436 violations.
    elapsed time = 00:00:01, memory = 394.39 (MB).
    Completing 90% with 158 violations.
    elapsed time = 00:00:01, memory = 394.39 (MB).
    Completing 100% with 92 violations.
    elapsed time = 00:00:02, memory = 394.39 (MB).
[INFO DRT-0199]   Number of violations = 93.
Viol/Layer        met1   met2
Metal Spacing       34      3
Min Hole             1      0
Recheck              1      0
Short               53      1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 402.03 (MB), peak = 638.36 (MB)
Total wire length = 42827 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22630 um.
Total wire length on LAYER met2 = 19211 um.
Total wire length on LAYER met3 = 698 um.
Total wire length on LAYER met4 = 286 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10429.
Up-via summary (total 10429):.

------------------------
 FR_MASTERSLICE        0
            li1     4838
           met1     5468
           met2      115
           met3        8
           met4        0
------------------------
                   10429


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 93 violations.
    elapsed time = 00:00:00, memory = 402.03 (MB).
    Completing 20% with 93 violations.
    elapsed time = 00:00:00, memory = 402.03 (MB).
    Completing 30% with 93 violations.
    elapsed time = 00:00:00, memory = 402.33 (MB).
    Completing 40% with 104 violations.
    elapsed time = 00:00:00, memory = 402.20 (MB).
    Completing 50% with 104 violations.
    elapsed time = 00:00:00, memory = 403.08 (MB).
    Completing 60% with 106 violations.
    elapsed time = 00:00:01, memory = 403.08 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:01, memory = 403.08 (MB).
    Completing 80% with 106 violations.
    elapsed time = 00:00:01, memory = 403.11 (MB).
    Completing 90% with 98 violations.
    elapsed time = 00:00:01, memory = 403.11 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:02, memory = 403.11 (MB).
[INFO DRT-0199]   Number of violations = 95.
Viol/Layer        met1   met2
Metal Spacing       33      4
Min Hole             1      0
Recheck              5      2
Short               47      3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 421.11 (MB), peak = 657.42 (MB)
Total wire length = 42700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22588 um.
Total wire length on LAYER met2 = 19131 um.
Total wire length on LAYER met3 = 694 um.
Total wire length on LAYER met4 = 286 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10331.
Up-via summary (total 10331):.

------------------------
 FR_MASTERSLICE        0
            li1     4838
           met1     5372
           met2      113
           met3        8
           met4        0
------------------------
                   10331


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 421.11 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:00, memory = 421.11 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:00, memory = 421.41 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:00, memory = 421.41 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:00, memory = 421.41 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:00, memory = 421.42 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:00, memory = 421.66 (MB).
    Completing 80% with 56 violations.
    elapsed time = 00:00:00, memory = 422.12 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 433.19 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 433.19 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 436.19 (MB), peak = 673.06 (MB)
Total wire length = 42696 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22332 um.
Total wire length on LAYER met2 = 19158 um.
Total wire length on LAYER met3 = 885 um.
Total wire length on LAYER met4 = 318 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10408.
Up-via summary (total 10408):.

------------------------
 FR_MASTERSLICE        0
            li1     4838
           met1     5411
           met2      149
           met3       10
           met4        0
------------------------
                   10408


[INFO DRT-0198] Complete detail routing.
Total wire length = 42696 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 22332 um.
Total wire length on LAYER met2 = 19158 um.
Total wire length on LAYER met3 = 885 um.
Total wire length on LAYER met4 = 318 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10408.
Up-via summary (total 10408):.

------------------------
 FR_MASTERSLICE        0
            li1     4838
           met1     5411
           met2      149
           met3       10
           met4        0
------------------------
                   10408


[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:07, memory = 436.19 (MB), peak = 673.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
