
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007962                       # Number of seconds simulated
sim_ticks                                  7962331000                       # Number of ticks simulated
final_tick                                 7962331000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94274                       # Simulator instruction rate (inst/s)
host_op_rate                                   145345                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52129742                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661124                       # Number of bytes of host memory used
host_seconds                                   152.74                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           52096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          293184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              345280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          52096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        18240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            18240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              814                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5395                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           285                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 285                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6542808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36821378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               43364186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6542808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6542808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2290786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2290786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2290786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6542808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36821378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              45654972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1628.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      9162.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003078866000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            32                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            32                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                16672                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 509                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         5395                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         285                       # Number of write requests accepted
system.mem_ctrl.readBursts                      10790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       570                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  345280                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    17312                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   345280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 18240                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                642                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                652                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                650                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                676                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                722                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                678                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                712                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                654                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                646                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               666                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               676                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               650                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               658                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 36                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                52                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                12                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7962294000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                  10790                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                   570                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3735                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3783                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     1280                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     1262                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      303                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      279                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       73                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       69                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      33                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      34                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      34                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2742                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     131.909555                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    111.666869                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     95.067482                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             60      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          869     31.69%     33.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1482     54.05%     87.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           64      2.33%     90.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          103      3.76%     94.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           21      0.77%     94.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           28      1.02%     95.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           17      0.62%     96.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           98      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2742                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      333.562500                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     146.321487                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     919.678167                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             26     81.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      9.38%     90.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            2      6.25%     96.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5375            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             32                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.906250                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.868031                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.173893                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                19     59.38%     59.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                11     34.38%     93.75% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      3.12%     96.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             32                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       293184                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        17312                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6542807.627565344796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36821378.061273768544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 2174237.669848189224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1628                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         9162                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          570                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     75631500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    595780000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 168603385000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     46456.70                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     65027.29                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 295795412.28                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     466401500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                671411500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    43160000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      43225.35                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 62225.35                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         43.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      43.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.57                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.54                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        3.46                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.62                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      8273                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      308                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.67                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 54.04                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1401812.32                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.54                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7641894500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      10228000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      105040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6383394000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    357193000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      205104500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    901371500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326377                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326377                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3118                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290309                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                356                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270602                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19707                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1884                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4918775                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110579                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           532                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626158                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7962332                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14502109                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326377                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6264552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        129                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           459                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1626113                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1312                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7920276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.826005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.476402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4316088     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   332235      4.19%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   105218      1.33%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   157464      1.99%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   265967      3.36%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   149556      1.89%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   359008      4.53%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   475943      6.01%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1758797     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7920276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040990                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.821339                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   643874                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4377132                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1503373                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1392595                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3302                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22354169                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3302                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1121110                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  219256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3091                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2417870                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4155647                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22340436                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1452                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 444892                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3533431                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19109                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21671402                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48528496                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24908375                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701887                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   158271                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 95                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6479072                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527246                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114477                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098330                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2093030                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22314982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22411990                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               840                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          114976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       159602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7920276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.829698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.095617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1158400     14.63%     14.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1381842     17.45%     32.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1388584     17.53%     49.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1035928     13.08%     62.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1137144     14.36%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              970154     12.25%     89.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              403524      5.09%     94.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              232894      2.94%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              211806      2.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7920276                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34943     35.20%     35.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6314      6.36%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.02%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.02%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            56698     57.12%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    669      0.67%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   411      0.41%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               147      0.15%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35593      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7211445     32.18%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196920     18.73%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  380      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  798      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  949      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 581      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                225      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097267      9.36%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097354      9.36%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                63114      0.28%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13503      0.06%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4595045     20.50%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097636      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22411990                       # Type of FU issued
system.cpu.iq.rate                           2.814752                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       99256                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004429                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22606584                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7462562                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7315745                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30237768                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967666                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949363                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7325200                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15150453                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2342                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17174                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7526                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       133908                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2541                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3302                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   59071                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                148399                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22315063                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               163                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527246                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114477                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    793                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                134953                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            989                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2906                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3895                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22405302                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4656531                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6688                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6767107                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313910                       # Number of branches executed
system.cpu.iew.exec_stores                    2110576                       # Number of stores executed
system.cpu.iew.exec_rate                     2.813912                       # Inst execution rate
system.cpu.iew.wb_sent                       22266631                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22265108                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13666317                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19597407                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.796305                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697353                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          115029                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3136                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7903002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.809070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.360426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2765116     34.99%     34.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2413454     30.54%     65.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40883      0.52%     66.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8487      0.11%     66.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       251848      3.19%     69.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        30625      0.39%     69.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       179533      2.27%     72.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       262758      3.32%     75.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1950298     24.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7903002                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1950298                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28267819                       # The number of ROB reads
system.cpu.rob.rob_writes                    44647675                       # The number of ROB writes
system.cpu.timesIdled                             604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.552961                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.552961                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.808447                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.808447                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25059640                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6957608                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688197                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851494                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1578161                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774861                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7399887                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.165760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6811175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.988321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.165760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13868105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13868105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4610377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4610377                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106183                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6716560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6716560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6716560                       # number of overall hits
system.cpu.dcache.overall_hits::total         6716560                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       169417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        169417                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          768                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       170185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         170185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170185                       # number of overall misses
system.cpu.dcache.overall_misses::total        170185                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4561869000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4561869000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61058000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61058000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4622927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4622927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4622927000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4622927000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886745                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035444                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024712                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024712                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26926.866843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26926.866843                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79502.604167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79502.604167                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27164.127273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27164.127273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27164.127273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27164.127273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.605727                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36241                       # number of writebacks
system.cpu.dcache.writebacks::total             36241                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        75320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        75320                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        75570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        75570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75570                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        94097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94097                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          518                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        94615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94615                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2759577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2759577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     52334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     52334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2811911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2811911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2811911000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2811911000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013739                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29326.939222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29326.939222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101030.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101030.888031                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29719.505364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29719.505364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29719.505364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29719.505364                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94359                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.403269                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1026                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1584.600390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.403269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3253252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3253252                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624774                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624774                       # number of overall hits
system.cpu.icache.overall_hits::total         1624774                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131124998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131124998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    131124998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131124998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131124998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131124998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1626113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1626113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1626113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1626113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1626113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1626113                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000823                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000823                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97927.556385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97927.556385                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97927.556385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97927.556385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97927.556385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97927.556385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          313                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          313                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1026                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1026                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1026                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1026                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1026                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104977998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104977998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104977998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104977998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104977998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104977998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000631                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000631                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000631                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000631                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102317.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102317.736842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102317.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102317.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102317.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102317.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                    770                       # number of replacements
system.l2bus.snoop_filter.tot_requests         190770                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        95129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              137                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               94879                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         36526                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             59903                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                762                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               762                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          94879                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       283589                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  286411                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8374784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8440448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1300                       # Total snoops (count)
system.l2bus.snoopTraffic                       18240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              96941                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001485                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.038513                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    96797     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                      144      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                96941                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            263252000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3080997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           283845000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3707.629413                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 190731                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5395                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                35.353290                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                91000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   454.088160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3253.541254                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.110861                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.794322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4018                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1531499                       # Number of tag accesses
system.l2cache.tags.data_accesses             1531499                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        36241                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        36241                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          350                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              350                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          212                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        89684                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        89896                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             212                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           90034                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               90246                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            212                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          90034                       # number of overall hits
system.l2cache.overall_hits::total              90246                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          412                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            412                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          814                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4983                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           814                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4581                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5395                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          814                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4581                       # number of overall misses
system.l2cache.overall_misses::total             5395                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     48324000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     48324000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     97416000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    585234000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    682650000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     97416000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    633558000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    730974000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     97416000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    633558000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    730974000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        36241                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        36241                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          762                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          762                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1026                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        93853                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        94879                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1026                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        94615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           95641                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1026                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        94615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          95641                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.540682                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.540682                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.793372                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.044421                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.052520                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.793372                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.048417                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.056409                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.793372                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.048417                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.056409                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 117291.262136                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 117291.262136                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 119675.675676                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 140377.548573                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 136995.785671                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 119675.675676                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 138301.244270                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 135491.010195                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 119675.675676                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 138301.244270                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 135491.010195                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            285                       # number of writebacks
system.l2cache.writebacks::total                  285                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           32                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          412                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          814                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4983                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          814                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4581                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5395                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          814                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4581                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5395                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     40084000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40084000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     81136000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    501854000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    582990000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     81136000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    541938000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    623074000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     81136000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    541938000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    623074000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.540682                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.540682                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.793372                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044421                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.052520                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.793372                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.048417                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.056409                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.793372                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.048417                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.056409                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97291.262136                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 97291.262136                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 99675.675676                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120377.548573                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 116995.785671                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 99675.675676                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 118301.244270                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 115491.010195                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 99675.675676                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 118301.244270                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 115491.010195                       # average overall mshr miss latency
system.l2cache.replacements                      1300                       # number of replacements
system.membus.snoop_filter.tot_requests          6589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7962331000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4983                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          285                       # Transaction distribution
system.membus.trans_dist::CleanEvict              909                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4983                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        11984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        11984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       363520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       363520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5395                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7729000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           27014500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
