vlog register_file.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:15 on Nov 04,2019
# vlog -reportprogress 300 register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 14:09:15 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.register_file_tb_1
# vsim work.register_file_tb_1 
# Start time: 14:09:28 on Nov 04,2019
# Loading sv_std.std
# Loading work.register_file_tb_1
# Loading work.register_file
add wave -position insertpoint  \
sim:/register_file_tb_1/clk \
sim:/register_file_tb_1/general_register_write_enable \
sim:/register_file_tb_1/stack_write_enable \
sim:/register_file_tb_1/address_1 \
sim:/register_file_tb_1/address_2 \
sim:/register_file_tb_1/address_3 \
sim:/register_file_tb_1/general_register_write_data \
sim:/register_file_tb_1/stack_register_write_data \
sim:/register_file_tb_1/read_data_1 \
sim:/register_file_tb_1/read_data_2
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
# End time: 09:19:49 on Nov 05,2019, Elapsed time: 19:10:21
# Errors: 0, Warnings: 1
