vhdtdtfi -lib work ../IO_LOGIC_U/SyncToClk.vhd -lib work ../IO_LOGIC_U/sdram_adapter_U.vhd -lib work ../IO_LOGIC_U/SdramCntl.vhd -lib work ../IO_LOGIC_U/Interface_Ctrl_U.vhd -lib work ../IO_LOGIC_U/HostIoToDut_U.vhd -lib work ../IO_LOGIC_U/ClkGen_U.vhd -lib work ../IO_LOGIC_U/IO_LOGIC_U.vhd -prj SOURCES -o IO_LOGIC_U.spl -module IO_LOGIC_U -template C:/Xilinx/13.4/ISE_DS/ISE//data/splfile.tft -deleteonerror 
vhdtdtfi -lib work ../../Memory_test_60MHZ_26_5_wo_sch/Memory_test_60MHZ_22_5_wo_sch/Memory_test_22_5/Common.vhd -lib work ../IO_LOGIC_U/SyncToClk.vhd -lib work ../IO_LOGIC_U/sdram_adapter_U.vhd -lib work ../IO_LOGIC_U/SdramCntl.vhd -lib work ../IO_LOGIC_U/Interface_Ctrl_U.vhd -lib work ../IO_LOGIC_U/HostIoToDut_U.vhd -lib work ../IO_LOGIC_U/ClkGen_U.vhd -lib work ../IO_LOGIC_U/IO_LOGIC_U.vhd -prj SOURCES -o IO_LOGIC_U.spl -module IO_LOGIC_U -template C:/Xilinx/13.4/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w IO_LOGIC_U.spl E:/XuLA-25_Project/OurProj/current_files/final/SOURCES/IO_LOGIC_U.sym 
vhdtdtfi -lib work ../../Memory_test_60MHZ_26_5_wo_sch/Memory_test_60MHZ_22_5_wo_sch/Memory_test_22_5/Common.vhd -lib work ../IO_LOGIC_U/SyncToClk.vhd -lib work ../IO_LOGIC_U/sdram_adapter_U.vhd -lib work ../IO_LOGIC_U/SdramCntl.vhd -lib work ../IO_LOGIC_U/Interface_Ctrl_U.vhd -lib work ../IO_LOGIC_U/HostIoToDut_U.vhd -lib work ../IO_LOGIC_U/ClkGen_U.vhd -lib work ../IO_LOGIC_U/IO_LOGIC_U.vhd -prj SOURCES -o IO_LOGIC_U.spl -module IO_LOGIC_U -template C:/Xilinx/13.4/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w IO_LOGIC_U.spl E:/XuLA-25_Project/OurProj/current_files/final/SOURCES/IO_LOGIC_U.sym 
