Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 19:18:44 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer1/BRAM_reg_1_9/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 3.768ns (37.691%)  route 6.229ns (62.309%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 11.924 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=227, routed)         1.559    -0.970    rast/clk_pixel
    SLICE_X35Y13         FDRE                                         r  rast/y_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  rast/y_iter_reg[2]/Q
                         net (fo=12, routed)          1.007     0.494    rast/y_iter_reg_n_0_[2]
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.618 r  rast/write_addr[10]_i_12/O
                         net (fo=1, routed)           0.000     0.618    rast/z_buffer1/S[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.151 r  rast/z_buffer1/write_addr_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.151    rast/z_buffer1/write_addr_reg[10]_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.474 r  rast/z_buffer1/write_addr_reg[14]_i_3/O[1]
                         net (fo=2, routed)           0.447     1.921    rast/z_buffer1_n_25
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.306     2.227 r  rast/write_addr[10]_i_6/O
                         net (fo=1, routed)           0.000     2.227    rast/z_buffer1/write_addr_reg[10][3]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.603 r  rast/z_buffer1/write_addr_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.603    rast/z_buffer1/write_addr_reg[10]_i_2_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.842 r  rast/z_buffer1/write_addr_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.594     3.436    rast/z_buffer1/write_addr1[12]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     4.287 r  rast/z_buffer1/write_addr_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.287    rast/z_buffer1/write_addr_reg[14]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.522 r  rast/z_buffer1/write_addr_reg[16]_i_2/O[0]
                         net (fo=3, routed)           1.034     5.556    rast/z_buffer1/write_addr0[12]
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.325     5.881 r  rast/z_buffer1/BRAM_reg_0_9_i_2__0/O
                         net (fo=8, routed)           3.147     9.027    rast/z_buffer1/read_addr1[15]
    RAMB36_X0Y15         RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_1_9/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=227, routed)         1.467    11.924    rast/z_buffer1/clk_pixel
    RAMB36_X0Y15         RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_1_9/CLKBWRCLK
                         clock pessimism              0.482    12.406    
                         clock uncertainty           -0.168    12.238    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.719    11.519    rast/z_buffer1/BRAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  2.492    




