{
  "totalCount" : 5504,
  "totalCountFiltered" : 5504,
  "duration" : 841,
  "indexDuration" : 442,
  "requestDuration" : 656,
  "searchUid" : "5598a383-7794-4f65-beca-b3ac1f9ee5eb",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Obtaining IP address of DSTREAM connected via USB",
    "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "firstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Obtaining IP address of DSTREAM connected via USB ",
      "document_number" : "ka004838",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5282252",
      "sysurihash" : "IhgXuwQñxhZðsdcE",
      "urihash" : "IhgXuwQñxhZðsdcE",
      "sysuri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "systransactionid" : 903732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655388156000,
      "topparentid" : 5282252,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655388232000,
      "sysconcepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "documenttype" : "html",
      "sysindexeddate" : 1655388258000,
      "permanentid" : "d16ee4b04039c6e73e4300844dd73aef2e0a55ab1de7b2dbe0a952e3ddf9",
      "syslanguage" : [ "English" ],
      "itemid" : "62ab384831ea212bb66234ab",
      "transactionid" : 903732,
      "title" : "Obtaining IP address of DSTREAM connected via USB ",
      "products" : [ "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1655388258000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004838:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655388258728188303,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2669,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655388244399,
      "syssize" : 2669,
      "sysdate" : 1655388258000,
      "haslayout" : "1",
      "topparent" : "5282252",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5282252,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 211,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655388258000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004838/1-0/?lang=en",
      "modified" : 1655388232000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655388258728188303,
      "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Obtaining IP address of DSTREAM connected via USB",
    "Uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "Excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "FirstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ..."
  }, {
    "title" : "Arm Fortran Compiler Developer and Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "firstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Fortran Compiler Developer and Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "X6J2olRmhNtnwezn",
        "urihash" : "X6J2olRmhNtnwezn",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
        "systransactionid" : 893944,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653490229000,
        "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b30f7d10f7540e0c4f8",
        "transactionid" : 893944,
        "title" : "Arm Fortran Compiler Developer and Reference Guide ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1653490229000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653490229241025908,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5689,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653490147086,
        "syssize" : 5689,
        "sysdate" : 1653490229000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 333,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653490229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653490229241025908,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Fortran Compiler Developer and Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
    },
    "childResults" : [ {
      "title" : "Using the compiler",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "firstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Using the compiler ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "SdbMyBV2ðXECJ4fð",
        "urihash" : "SdbMyBV2ðXECJ4fð",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "cb01cdf67a78a3eca638cc667af0d63296e0b3cc198efaa1118d0501d82d",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c503",
        "transactionid" : 862521,
        "title" : "Using the compiler ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142862700952,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 9282,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 9282,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 362,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142862700952,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "syscollection" : "default"
      },
      "Title" : "Using the compiler",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "Excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "FirstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ..."
    }, {
      "title" : "Compiler options",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "excerpt" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "firstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Compiler options ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "WF048tE9F98FHñld",
        "urihash" : "WF048tE9F98FHñld",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "c4d13a1818a97e83f9bfbd2eed6410d953090ee134f1665b10c9adade6e8",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51c",
        "transactionid" : 862521,
        "title" : "Compiler options ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142793317857,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 1284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 1284,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142793317857,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "syscollection" : "default"
      },
      "Title" : "Compiler options",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "Excerpt" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "FirstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ..."
    }, {
      "title" : "-###",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "excerpt" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "firstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "-### ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "8YjTkoDkPQtqqHhI",
        "urihash" : "8YjTkoDkPQtqqHhI",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "systransactionid" : 862520,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823142000,
        "permanentid" : "5685d515bf558b91bd27c6bcb40b2b4930c94f79927add8c76f8dddec5bf",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51e",
        "transactionid" : 862520,
        "title" : "-### ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142724827197,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 96,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823142000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options/----?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142724827197,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "syscollection" : "default"
      },
      "Title" : "-###",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "Excerpt" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "FirstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###"
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
      "document_number" : "101380",
      "document_version" : "2201",
      "content_type" : "Reference Guide",
      "systopparent" : "5206791",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "tPlvrYDAl2jUebw6",
      "urihash" : "tPlvrYDAl2jUebw6",
      "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "systransactionid" : 862521,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1648771200000,
      "topparentid" : 5206791,
      "numberofpages" : 137,
      "sysconcepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5206791,
      "parentitem" : "62470b30f7d10f7540e0c4f8",
      "concepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "documenttype" : "pdf",
      "isattachment" : "5206791",
      "sysindexeddate" : 1648823143000,
      "permanentid" : "bef46b21ef274b8e4fabcf2fee38d76c0b4f5c561de9b6c90d5c611ce597",
      "syslanguage" : [ "English" ],
      "itemid" : "62470b33f7d10f7540e0c58f",
      "transactionid" : 862521,
      "title" : "Arm Fortran Compiler Developer and Reference Guide ",
      "subject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "date" : 1648823143000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101380:2201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648823143624926982,
      "sysisattachment" : "5206791",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5206791,
      "size" : 1241215,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648823125456,
      "syssubject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "syssize" : 1241215,
      "sysdate" : 1648823143000,
      "topparent" : "5206791",
      "author" : "Arm Ltd.",
      "label_version" : "22.0.1",
      "systopparentid" : 5206791,
      "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
      "wordcount" : 2625,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648823143000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648823143624926982,
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Fortran Compiler Developer and Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "Excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "FirstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ..."
  }, {
    "title" : "Overview: Debugging Arm-based Linux applications",
    "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "excerpt" : "Overview: Debugging Arm-based Linux applications Arm\\u00AE Debugger supports debugging Linux ... The integrated suite of tools in Arm Development Studio enables rapid development of optimal ...",
    "firstSentences" : "Overview: Debugging Arm-based Linux applications Arm\\u00AE Debugger supports debugging Linux applications and libraries that are written in C, C++, and Arm assembly. The integrated suite of tools ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio Getting Started Guide",
      "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
      "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
      "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Development Studio Getting Started Guide ",
        "document_number" : "101469",
        "document_version" : "2022-1",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5316199",
        "sysurihash" : "CfGD5ñMT5bvDVvSY",
        "urihash" : "CfGD5ñMT5bvDVvSY",
        "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "systransactionid" : 924966,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658361600000,
        "topparentid" : 5316199,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658831253000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1658831343000,
        "permanentid" : "cf14f08cd1bfc1806e2e08df13430d1339798fe0ed587a001d1c738cf9c2",
        "syslanguage" : [ "English" ],
        "itemid" : "62dfc1959a00b253d2043061",
        "transactionid" : 924966,
        "title" : "Arm Development Studio Getting Started Guide ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1658831343000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101469:2022-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658831343377832747,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 5814,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658831318155,
        "syssize" : 5814,
        "sysdate" : 1658831343000,
        "haslayout" : "1",
        "topparent" : "5316199",
        "label_version" : "2022.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5316199,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
        "wordcount" : 333,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.1-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658831343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101469/2022-1/?lang=en",
        "modified" : 1658831253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658831343377832747,
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Getting Started Guide",
      "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ..."
    },
    "childResults" : [ {
      "title" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects",
      "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "excerpt" : "Specify -application com.arm.cmsis.pack.uv.headlessuvimport to build, clean, and import ... Example 1. ... armds_ide -nosplash -application com.arm.cmsis.pack.uv.headlessuvimport -data <\\/path ...",
      "firstSentences" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects You can run Arm\\u00AE Development Studio IDE from the command-line to clean, build, and import Eclipse ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Getting Started Guide ",
          "document_number" : "101469",
          "document_version" : "2022-1",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5316199",
          "sysurihash" : "CfGD5ñMT5bvDVvSY",
          "urihash" : "CfGD5ñMT5bvDVvSY",
          "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "systransactionid" : 924966,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1658361600000,
          "topparentid" : 5316199,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658831253000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831343000,
          "permanentid" : "cf14f08cd1bfc1806e2e08df13430d1339798fe0ed587a001d1c738cf9c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62dfc1959a00b253d2043061",
          "transactionid" : 924966,
          "title" : "Arm Development Studio Getting Started Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101469:2022-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831343377832747,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 5814,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831318155,
          "syssize" : 5814,
          "sysdate" : 1658831343000,
          "haslayout" : "1",
          "topparent" : "5316199",
          "label_version" : "2022.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5316199,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.1-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101469/2022-1/?lang=en",
          "modified" : 1658831253000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658831343377832747,
          "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects ",
        "document_number" : "101469",
        "document_version" : "2022-1",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5316199",
        "sysurihash" : "ZJJNVn6jPnTGSF7y",
        "urihash" : "ZJJNVn6jPnTGSF7y",
        "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
        "systransactionid" : 924965,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658361600000,
        "topparentid" : 5316199,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658831253000,
        "sysconcepts" : "Arm Development Studio ; import ; build ; command-line ; u03BCVision ; u00AE ; pack ; cmsis ; headlessuvimport ; environment ; Headless tools ; cleanBuild startup ; Program Files ; workspace",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5316199,
        "parentitem" : "62dfc1959a00b253d2043061",
        "concepts" : "Arm Development Studio ; import ; build ; command-line ; u03BCVision ; u00AE ; pack ; cmsis ; headlessuvimport ; environment ; Headless tools ; cleanBuild startup ; Program Files ; workspace",
        "documenttype" : "html",
        "isattachment" : "5316199",
        "sysindexeddate" : 1658831342000,
        "permanentid" : "df1a85b9111eb8a3a02422399d8992e90dd8a323d45ef1eb2579d4673fc3",
        "syslanguage" : [ "English" ],
        "itemid" : "62dfc1989a00b253d20430a1",
        "transactionid" : 924965,
        "title" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1658831342000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101469:2022-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658831342174008061,
        "sysisattachment" : "5316199",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5316199,
        "size" : 3876,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658831318015,
        "syssize" : 3876,
        "sysdate" : 1658831342000,
        "haslayout" : "1",
        "topparent" : "5316199",
        "label_version" : "2022.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5316199,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.1-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658831342000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects?lang=en",
        "modified" : 1658831253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658831342174008061,
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
        "syscollection" : "default"
      },
      "Title" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects",
      "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Run-the-Arm-Development-Studio-IDE-from-the-command-line-to-clean--build--and-import-projects",
      "Excerpt" : "Specify -application com.arm.cmsis.pack.uv.headlessuvimport to build, clean, and import ... Example 1. ... armds_ide -nosplash -application com.arm.cmsis.pack.uv.headlessuvimport -data <\\/path ...",
      "FirstSentences" : "Run the Arm Development Studio IDE from the command-line to clean, build, and import projects You can run Arm\\u00AE Development Studio IDE from the command-line to clean, build, and import Eclipse ..."
    }, {
      "title" : "Projects and examples in Arm Development Studio",
      "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "excerpt" : "Projects and examples in Arm Development Studio Describes how to work with projects in Arm\\u00AE Development ... Also lists the example projects we provide, and how to import them into your ...",
      "firstSentences" : "Projects and examples in Arm Development Studio Describes how to work with projects in Arm\\u00AE Development Studio. Also lists the example projects we provide, and how to import them into your ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Getting Started Guide ",
          "document_number" : "101469",
          "document_version" : "2022-1",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5316199",
          "sysurihash" : "CfGD5ñMT5bvDVvSY",
          "urihash" : "CfGD5ñMT5bvDVvSY",
          "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "systransactionid" : 924966,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1658361600000,
          "topparentid" : 5316199,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658831253000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831343000,
          "permanentid" : "cf14f08cd1bfc1806e2e08df13430d1339798fe0ed587a001d1c738cf9c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62dfc1959a00b253d2043061",
          "transactionid" : 924966,
          "title" : "Arm Development Studio Getting Started Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101469:2022-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831343377832747,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 5814,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831318155,
          "syssize" : 5814,
          "sysdate" : 1658831343000,
          "haslayout" : "1",
          "topparent" : "5316199",
          "label_version" : "2022.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5316199,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.1-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101469/2022-1/?lang=en",
          "modified" : 1658831253000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658831343377832747,
          "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Projects and examples in Arm Development Studio ",
        "document_number" : "101469",
        "document_version" : "2022-1",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5316199",
        "sysurihash" : "AgsFBppñkð5JqLKt",
        "urihash" : "AgsFBppñkð5JqLKt",
        "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
        "systransactionid" : 924965,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658361600000,
        "topparentid" : 5316199,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658831253000,
        "sysconcepts" : "Arm Development Studio ; workspace ; resources ; existing ; tools external ; level folders ; selection ; Importing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5316199,
        "parentitem" : "62dfc1959a00b253d2043061",
        "concepts" : "Arm Development Studio ; workspace ; resources ; existing ; tools external ; level folders ; selection ; Importing",
        "documenttype" : "html",
        "isattachment" : "5316199",
        "sysindexeddate" : 1658831342000,
        "permanentid" : "95113540157b8e7b159114622e4df8843c28ee5b62ae1c6981ac5578b0f6",
        "syslanguage" : [ "English" ],
        "itemid" : "62dfc1989a00b253d2043099",
        "transactionid" : 924965,
        "title" : "Projects and examples in Arm Development Studio ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1658831342000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101469:2022-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658831342145164600,
        "sysisattachment" : "5316199",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5316199,
        "size" : 900,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658831318028,
        "syssize" : 900,
        "sysdate" : 1658831342000,
        "haslayout" : "1",
        "topparent" : "5316199",
        "label_version" : "2022.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5316199,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.1-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658831342000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio?lang=en",
        "modified" : 1658831253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658831342145164600,
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
        "syscollection" : "default"
      },
      "Title" : "Projects and examples in Arm Development Studio",
      "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio",
      "Excerpt" : "Projects and examples in Arm Development Studio Describes how to work with projects in Arm\\u00AE Development ... Also lists the example projects we provide, and how to import them into your ...",
      "FirstSentences" : "Projects and examples in Arm Development Studio Describes how to work with projects in Arm\\u00AE Development Studio. Also lists the example projects we provide, and how to import them into your ..."
    }, {
      "title" : "Setting up the compilation tools for a specific build configuration",
      "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "excerpt" : "Setting up the compilation tools for a specific build configuration The C\\/C++ Build ... These settings determine how the compilation tools build an Arm executable image or ... Figure 1.",
      "firstSentences" : "Setting up the compilation tools for a specific build configuration The C\\/C++ Build configuration panels enable you to set up the compilation tools for a specific build configuration. These ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Getting Started Guide ",
          "document_number" : "101469",
          "document_version" : "2022-1",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5316199",
          "sysurihash" : "CfGD5ñMT5bvDVvSY",
          "urihash" : "CfGD5ñMT5bvDVvSY",
          "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "systransactionid" : 924966,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1658361600000,
          "topparentid" : 5316199,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658831253000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831343000,
          "permanentid" : "cf14f08cd1bfc1806e2e08df13430d1339798fe0ed587a001d1c738cf9c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62dfc1959a00b253d2043061",
          "transactionid" : 924966,
          "title" : "Arm Development Studio Getting Started Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831343000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101469:2022-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831343377832747,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 5814,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831318155,
          "syssize" : 5814,
          "sysdate" : 1658831343000,
          "haslayout" : "1",
          "topparent" : "5316199",
          "label_version" : "2022.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5316199,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.1-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101469/2022-1/?lang=en",
          "modified" : 1658831253000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658831343377832747,
          "uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio Getting Started Guide Version 2022.1 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Setting up the compilation tools for a specific build configuration ",
        "document_number" : "101469",
        "document_version" : "2022-1",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5316199",
        "sysurihash" : "aDyYfIaIkV6wGzgI",
        "urihash" : "aDyYfIaIkV6wGzgI",
        "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
        "systransactionid" : 924965,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658361600000,
        "topparentid" : 5316199,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658831253000,
        "sysconcepts" : "build configuration ; compilation tools ; settings ; Note Makefile ; tab ; select Properties ; source file ; Explorer view ; executable image",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5316199,
        "parentitem" : "62dfc1959a00b253d2043061",
        "concepts" : "build configuration ; compilation tools ; settings ; Note Makefile ; tab ; select Properties ; source file ; Explorer view ; executable image",
        "documenttype" : "html",
        "isattachment" : "5316199",
        "sysindexeddate" : 1658831342000,
        "permanentid" : "0a19ece2244b1fea4f9b0d6f4942b7097e3d8d11f6597de3b68057c18e4c",
        "syslanguage" : [ "English" ],
        "itemid" : "62dfc1989a00b253d204309f",
        "transactionid" : 924965,
        "title" : "Setting up the compilation tools for a specific build configuration ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1658831342000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101469:2022-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658831342110971442,
        "sysisattachment" : "5316199",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5316199,
        "size" : 1118,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658831318015,
        "syssize" : 1118,
        "sysdate" : 1658831342000,
        "haslayout" : "1",
        "topparent" : "5316199",
        "label_version" : "2022.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5316199,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.1-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658831342000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration?lang=en",
        "modified" : 1658831253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658831342110971442,
        "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
        "syscollection" : "default"
      },
      "Title" : "Setting up the compilation tools for a specific build configuration",
      "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Projects-and-examples-in-Arm-Development-Studio/Working-with-projects/Setting-up-the-compilation-tools-for-a-specific-build-configuration",
      "Excerpt" : "Setting up the compilation tools for a specific build configuration The C\\/C++ Build ... These settings determine how the compilation tools build an Arm executable image or ... Figure 1.",
      "FirstSentences" : "Setting up the compilation tools for a specific build configuration The C\\/C++ Build configuration panels enable you to set up the compilation tools for a specific build configuration. These ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Overview: Debugging Arm-based Linux applications ",
      "document_number" : "101469",
      "document_version" : "2022-1",
      "content_type" : "Getting Started Guide",
      "systopparent" : "5316199",
      "sysurihash" : "LOGWMUFMysIvdW0g",
      "urihash" : "LOGWMUFMysIvdW0g",
      "sysuri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
      "systransactionid" : 924965,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658361600000,
      "topparentid" : 5316199,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658831253000,
      "sysconcepts" : "using gdbserver ; Linux applications ; connection ; debugging ; Related ; libraries Overview ; target device ; integrated suite ; communication",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "attachmentparentid" : 5316199,
      "parentitem" : "62dfc1959a00b253d2043061",
      "concepts" : "using gdbserver ; Linux applications ; connection ; debugging ; Related ; libraries Overview ; target device ; integrated suite ; communication",
      "documenttype" : "html",
      "isattachment" : "5316199",
      "sysindexeddate" : 1658831342000,
      "permanentid" : "3d3955cdd1a70dafb1caea7a8b9d52109aa5a42442a7773a1cbaea6fd80c",
      "syslanguage" : [ "English" ],
      "itemid" : "62dfc1989a00b253d204308f",
      "transactionid" : 924965,
      "title" : "Overview: Debugging Arm-based Linux applications ",
      "products" : [ "Arm Development Studio" ],
      "date" : 1658831342000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
      "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
      "document_id" : "101469:2022-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658831342208681159,
      "sysisattachment" : "5316199",
      "navigationhierarchiescontenttype" : "Getting Started Guide",
      "sysattachmentparentid" : 5316199,
      "size" : 718,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658831318090,
      "syssize" : 718,
      "sysdate" : 1658831342000,
      "haslayout" : "1",
      "topparent" : "5316199",
      "label_version" : "2022.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5316199,
      "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
      "content_description" : "This book describes how to get started with Arm Development Studio. It takes you through the processes of installing and licensing Arm Development Studio, and guides you through some of the common tasks that you might encounter when using Arm Development Studio for the first time.",
      "wordcount" : 52,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2022.1-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658831342000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101469/2022-1/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101469/2022-1/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications?lang=en",
      "modified" : 1658831253000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658831342208681159,
      "uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
      "syscollection" : "default"
    },
    "Title" : "Overview: Debugging Arm-based Linux applications",
    "Uri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "PrintableUri" : "https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "ClickUri" : "https://developer.arm.com/documentation/101469/2022-1/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101469/2022-1/en/Introduction-to-Arm-Debugger/Overview--Debugging-Arm-based-Linux-applications",
    "Excerpt" : "Overview: Debugging Arm-based Linux applications Arm\\u00AE Debugger supports debugging Linux ... The integrated suite of tools in Arm Development Studio enables rapid development of optimal ...",
    "FirstSentences" : "Overview: Debugging Arm-based Linux applications Arm\\u00AE Debugger supports debugging Linux applications and libraries that are written in C, C++, and Arm assembly. The integrated suite of tools ..."
  }, {
    "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "document_number" : "ka005107",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277384",
      "sysurihash" : "AwI6fVñef8JDWl8I",
      "urihash" : "AwI6fVñef8JDWl8I",
      "sysuri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "systransactionid" : 900355,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1654776694000,
      "topparentid" : 5277384,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654776757000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1654776830000,
      "permanentid" : "d04d9b63bd542acacc487e0c200d9f62e9d1977557c043c09ecc1910d561",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1e3b531ea212bb66231c3",
      "transactionid" : 900355,
      "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1654776830000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005107:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654776830414741420,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654776775498,
      "syssize" : 63,
      "sysdate" : 1654776830000,
      "haslayout" : "1",
      "topparent" : "5277384",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277384,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654776830000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005107/1-0/?lang=en",
      "modified" : 1654776757000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654776830414741420,
      "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "Uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? KBA",
    "firstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "document_number" : "ka004732",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262659",
      "sysurihash" : "mxgVflQWm0qðMHUT",
      "urihash" : "mxgVflQWm0qðMHUT",
      "sysuri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "systransactionid" : 889139,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1652815604000,
      "topparentid" : 5262659,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652815642000,
      "sysconcepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "concepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1652815652000,
      "permanentid" : "cb75a21f94d345fa50e8279a7ee4af4dde6c97afece8f80b0e16adff2e9d",
      "syslanguage" : [ "English" ],
      "itemid" : "6283f71af7d9d84d9a3aa30f",
      "transactionid" : 889139,
      "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "products" : [ "CM000-KD-10200", "CM000-KD-10201", "CM000-KD-10300", "CM000-KD-10301", "CMDSM-KD-01800", "CMDSM-KD-01801", "CoreLink MMU-600", "PL473", "PL475", "PL475-PRU", "PL475-TRM", "PM204", "ZB454", "ZB455", "ZB673" ],
      "date" : 1652815652000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004732:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652815652072888432,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1992,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652815648703,
      "syssize" : 1992,
      "sysdate" : 1652815652000,
      "haslayout" : "1",
      "topparent" : "5262659",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262659,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652815652000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004732/1-0/?lang=en",
      "modified" : 1652815642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652815652072888432,
      "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "Uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "Excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? KBA",
    "FirstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ..."
  }, {
    "title" : "Fast Models Model Trace Interface Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "firstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932421,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932421,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    },
    "childResults" : [ {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932421,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932421,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Fast Models Model Trace Interface Reference Manual ",
      "document_number" : "dui0819",
      "document_version" : "a",
      "content_type" : "Reference Guide",
      "systopparent" : "3684782",
      "sysurihash" : "3rNagELN9dqcuVj8",
      "urihash" : "3rNagELN9dqcuVj8",
      "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "systransactionid" : 932421,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655683200000,
      "topparentid" : 3684782,
      "numberofpages" : 61,
      "sysconcepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 3684782,
      "parentitem" : "62ea86dc7c7cfd469f63e524",
      "concepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "documenttype" : "pdf",
      "isattachment" : "3684782",
      "sysindexeddate" : 1659537175000,
      "permanentid" : "d1a42fe2ccebdf76f7917b7845daf7a019c7010277c85af3f7160c7a7295",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea86dc7c7cfd469f63e526",
      "transactionid" : 932421,
      "title" : "Fast Models Model Trace Interface Reference Manual ",
      "date" : 1659537175000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0819:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659537175460373278,
      "sysisattachment" : "3684782",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 3684782,
      "size" : 1154344,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659537168765,
      "syssize" : 1154344,
      "sysdate" : 1659537175000,
      "topparent" : "3684782",
      "label_version" : "1.1",
      "systopparentid" : 3684782,
      "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
      "wordcount" : 868,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659537175000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659537175460373278,
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Fast Models Model Trace Interface Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "Excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "FirstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface"
  }, {
    "title" : "Arm Streamline Target Setup Guide for Android",
    "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Android",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Android ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "pqfOrRvðhQuHFIUD",
        "urihash" : "pqfOrRvðhQuHFIUD",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
        "systransactionid" : 920751,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658155955000,
        "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0532e6f58973271ea3db",
        "transactionid" : 920751,
        "title" : "Arm Streamline Target Setup Guide for Android ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1658155955000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658155955318744585,
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "size" : 4584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658155927389,
        "syssize" : 4584,
        "sysdate" : 1658155955000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658155955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658155955318744585,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Android",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
    },
    "childResults" : [ {
      "title" : "Generate a headless capture",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "firstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Generate a headless capture ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "eky6xJqjr5lhiW4A",
        "urihash" : "eky6xJqjr5lhiW4A",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "systransactionid" : 893898,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480883000,
        "permanentid" : "af92b9a00ccba1c584e88a9ac868a427273e2e3cbd27f5d5c9383876fdd6",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3ea",
        "transactionid" : 893898,
        "title" : "Generate a headless capture ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480883000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480883531390411,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 2561,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 2561,
        "sysdate" : 1653480883000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480883000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480883531390411,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "syscollection" : "default"
      },
      "Title" : "Generate a headless capture",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "Excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "FirstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ..."
    }, {
      "title" : "Application profiling on an Android device",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "firstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Application profiling on an Android device ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "AsQWR4ZyU4IZco02",
        "urihash" : "AsQWR4ZyU4IZco02",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "systransactionid" : 893897,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480873000,
        "permanentid" : "d05e10bd03ab3d7223a01630492df9fd3d9b6e5f5b9f7033150c7daefa0f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e5",
        "transactionid" : 893897,
        "title" : "Application profiling on an Android device ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480873000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480873960808325,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 707,
        "sysdate" : 1653480873000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480873960808325,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "syscollection" : "default"
      },
      "Title" : "Application profiling on an Android device",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "Excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "FirstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ..."
    }, {
      "title" : "Profile your application",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "firstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Profile your application ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "idbA5QZ6Es3oRkOY",
        "urihash" : "idbA5QZ6Es3oRkOY",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "systransactionid" : 893896,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480869000,
        "permanentid" : "b2d341a8e10ad19b9a6ead1d10e30c5f7cd74c08765dbf86114f00cf46c7",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e6",
        "transactionid" : 893896,
        "title" : "Profile your application ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480869000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480869129214512,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 803,
        "sysdate" : 1653480869000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480869000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480869129214512,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "syscollection" : "default"
      },
      "Title" : "Profile your application",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "Excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "FirstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Android ",
      "document_number" : "101813",
      "document_version" : "0800",
      "content_type" : "Target Setup Guide",
      "systopparent" : "5064245",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "aZ03GdgzyUclñ5Yq",
      "urihash" : "aZ03GdgzyUclñ5Yq",
      "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "systransactionid" : 893898,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1645142400000,
      "topparentid" : 5064245,
      "numberofpages" : 26,
      "sysconcepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5064245,
      "parentitem" : "621e0532e6f58973271ea3db",
      "concepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "documenttype" : "pdf",
      "isattachment" : "5064245",
      "sysindexeddate" : 1653480887000,
      "permanentid" : "7abc35e12ebb0bf9da5446dfb829ac643733791244fe8d3a210a5f8cace0",
      "syslanguage" : [ "English" ],
      "itemid" : "621e0533e6f58973271ea3f9",
      "transactionid" : 893898,
      "title" : "Arm Streamline Target Setup Guide for Android ",
      "subject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "date" : 1653480887000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101813:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653480887593353208,
      "sysisattachment" : "5064245",
      "navigationhierarchiescontenttype" : "Target Setup Guide",
      "sysattachmentparentid" : 5064245,
      "size" : 677575,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653480710159,
      "syssubject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "syssize" : 677575,
      "sysdate" : 1653480887000,
      "topparent" : "5064245",
      "author" : "Arm Ltd.",
      "label_version" : "8.0",
      "systopparentid" : 5064245,
      "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "wordcount" : 1173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653480887000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653480887593353208,
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Android",
    "Uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "Excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ..."
  }, {
    "title" : "Arm CortexA510 Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "firstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
        "document_number" : "PJ02607EXP-1901056752-266",
        "document_version" : "0102",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5294261",
        "sysurihash" : "TsDJQI2ðyu7YXðo6",
        "urihash" : "TsDJQI2ðyu7YXðo6",
        "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "systransactionid" : 988378,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1656374400000,
        "topparentid" : 5294261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656441872000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665584403000,
        "permanentid" : "79c47db7fcf0da4a47eb77c5f61bfc66880d616e4ce5143a71a036255f49",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb4c10b334256d9ea8d28d",
        "transactionid" : 988378,
        "title" : "Arm CortexA510 Core Software Optimization Guide ",
        "products" : [ "Cortex-A510" ],
        "date" : 1665584403000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJ02607EXP-1901056752-266:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665584403863400271,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665584372234,
        "syssize" : 193,
        "sysdate" : 1665584403000,
        "haslayout" : "1",
        "topparent" : "5294261",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294261,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products" ],
        "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665584403000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJ02607EXP-1901056752-266/0102/?lang=en",
        "modified" : 1656441872000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665584403863400271,
        "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "Excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "FirstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
      "document_number" : "PJ02607EXP-1901056752-266",
      "document_version" : "0102",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5294261",
      "sysauthor" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "sysurihash" : "vO1IBtpLhkFbVHOk",
      "urihash" : "vO1IBtpLhkFbVHOk",
      "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "systransactionid" : 910258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294261,
      "numberofpages" : 71,
      "sysconcepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5294261,
      "parentitem" : "62bb4c10b334256d9ea8d28d",
      "concepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5294261",
      "sysindexeddate" : 1656441914000,
      "permanentid" : "fa6b752462c886fc801fbdb253cff6190ac74318277d0c1b7689d230c509",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb4c10b334256d9ea8d28f",
      "transactionid" : 910258,
      "title" : "Arm CortexA510 Core Software Optimization Guide ",
      "date" : 1656441914000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJ02607EXP-1901056752-266:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656441914342448067,
      "sysisattachment" : "5294261",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 5294261,
      "size" : 1276879,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656441901028,
      "syssize" : 1276879,
      "sysdate" : 1656441914000,
      "topparent" : "5294261",
      "author" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "label_version" : "0102",
      "systopparentid" : 5294261,
      "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
      "wordcount" : 2287,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656441914000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656441914342448067,
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "Excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266"
  }, {
    "title" : "Arm Cortex-M23 Safety Certificate",
    "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-M23 Safety Certificate",
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M23 Safety Certificate",
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-M23 Safety Certificate ",
          "document_number" : "FS-71-220-21-0797",
          "document_version" : "0100",
          "content_type" : "Functional Safety Certificate",
          "systopparent" : "4954625",
          "sysurihash" : "NqlSHC5bkOAeWZMB",
          "urihash" : "NqlSHC5bkOAeWZMB",
          "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1642982460000,
          "topparentid" : 4954625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643031466000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149699000,
          "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
          "syslanguage" : [ "English" ],
          "itemid" : "61eeabaa2b845d1c28eb3b9a",
          "transactionid" : 864277,
          "title" : "Arm Cortex-M23 Safety Certificate ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649149699000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "FS-71-220-21-0797:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149699389547931,
          "navigationhierarchiescontenttype" : "Functional Safety Certificate",
          "size" : 152,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149441799,
          "syssize" : 152,
          "sysdate" : 1649149699000,
          "haslayout" : "1",
          "topparent" : "4954625",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4954625,
          "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149699000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/FS-71-220-21-0797/0100/?lang=en",
          "modified" : 1643031466000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149699389547931,
          "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M23 Safety Certificate",
        "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-M23 Safety Certificate ",
        "document_number" : "FS-71-220-21-0797",
        "document_version" : "0100",
        "content_type" : "Functional Safety Certificate",
        "systopparent" : "4954625",
        "sysurihash" : "VxuDTiHJMFSk5pC7",
        "urihash" : "VxuDTiHJMFSk5pC7",
        "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "validityscore" : 0.0,
        "published" : 1642982460000,
        "topparentid" : 4954625,
        "numberofpages" : 1,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 4954625,
        "parentitem" : "61eeabaa2b845d1c28eb3b9a",
        "documenttype" : "pdf",
        "isattachment" : "4954625",
        "sysindexeddate" : 1649149699000,
        "permanentid" : "64528b17c4645144ad1da8e896cc1c258237bed156c7d00e45a98fe48954",
        "itemid" : "61eeabaa2b845d1c28eb3b9c",
        "transactionid" : 864277,
        "title" : "Arm Cortex-M23 Safety Certificate ",
        "date" : 1649149699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "FS-71-220-21-0797:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149699170002826,
        "sysisattachment" : "4954625",
        "navigationhierarchiescontenttype" : "Functional Safety Certificate",
        "sysattachmentparentid" : 4954625,
        "size" : 80366,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149442889,
        "syssize" : 80366,
        "sysdate" : 1649149699000,
        "topparent" : "4954625",
        "label_version" : "r1p0",
        "systopparentid" : 4954625,
        "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
        "wordcount" : 0,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149699000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "sysrowid" : 1649149699170002826,
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M23 Safety Certificate",
      "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-M23 Safety Certificate ",
      "document_number" : "FS-71-220-21-0797",
      "document_version" : "0100",
      "content_type" : "Functional Safety Certificate",
      "systopparent" : "4954625",
      "sysurihash" : "NqlSHC5bkOAeWZMB",
      "urihash" : "NqlSHC5bkOAeWZMB",
      "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1642982460000,
      "topparentid" : 4954625,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643031466000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149699000,
      "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
      "syslanguage" : [ "English" ],
      "itemid" : "61eeabaa2b845d1c28eb3b9a",
      "transactionid" : 864277,
      "title" : "Arm Cortex-M23 Safety Certificate ",
      "products" : [ "Cortex-M23" ],
      "date" : 1649149699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "FS-71-220-21-0797:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149699389547931,
      "navigationhierarchiescontenttype" : "Functional Safety Certificate",
      "size" : 152,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149441799,
      "syssize" : 152,
      "sysdate" : 1649149699000,
      "haslayout" : "1",
      "topparent" : "4954625",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4954625,
      "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149699000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/FS-71-220-21-0797/0100/?lang=en",
      "modified" : 1643031466000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149699389547931,
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M23 Safety Certificate",
    "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
  }, {
    "title" : "How do I configure multiple instances of ISP ACT server?",
    "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "firstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I configure multiple instances of ISP ACT server? ",
      "document_number" : "ka005051",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5233942",
      "sysurihash" : "nOsjbAECbPNELTD9",
      "urihash" : "nOsjbAECbPNELTD9",
      "sysuri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "systransactionid" : 870537,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650021407000,
      "topparentid" : 5233942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1650021458000,
      "sysconcepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604" ],
      "concepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "documenttype" : "html",
      "sysindexeddate" : 1650021527000,
      "permanentid" : "1ac0abbf78ad6ce0dd77afa70e9efc51750fd61bc969d54fe1b4af3d8488",
      "syslanguage" : [ "English" ],
      "itemid" : "6259545264e3265f7c90b30b",
      "transactionid" : 870537,
      "title" : "How do I configure multiple instances of ISP ACT server? ",
      "products" : [ "IV006", "Mali-C71AE" ],
      "date" : 1650021527000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005051:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650021527567305777,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6157,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650021496347,
      "syssize" : 6157,
      "sysdate" : 1650021527000,
      "haslayout" : "1",
      "topparent" : "5233942",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5233942,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera", "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650021527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005051/1-0/?lang=en",
      "modified" : 1650021458000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650021527567305777,
      "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure multiple instances of ISP ACT server?",
    "Uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "Excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "FirstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ..."
  }, {
    "title" : "Arm RAN Acceleration Library Release Note",
    "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Release Note",
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "clickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "firstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Release Note ",
        "document_number" : "107561",
        "document_version" : "22-04",
        "content_type" : "Release Note",
        "systopparent" : "5242327",
        "sysurihash" : "jk5U7uqEPe9b2NxA",
        "urihash" : "jk5U7uqEPe9b2NxA",
        "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "systransactionid" : 919663,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1651104000000,
        "topparentid" : 5242327,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651149076000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657898864000,
        "permanentid" : "48062da30d4faf330e0175508f312aca3d5aea7802217d4f225d2544636c",
        "syslanguage" : [ "English" ],
        "itemid" : "626a89147e121f01fd22e322",
        "transactionid" : 919663,
        "title" : "Arm RAN Acceleration Library Release Note ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1657898864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "5G", "AArch64", "Networking" ],
        "document_id" : "107561:22-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657898864333593838,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657898858794,
        "syssize" : 180,
        "sysdate" : 1657898864000,
        "haslayout" : "1",
        "topparent" : "5242327",
        "label_version" : "22.04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242327,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657898864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107561/22-04/?lang=en",
        "modified" : 1651149076000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1657898864333593838,
        "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Release Note",
      "Uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "Excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "FirstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm RAN Acceleration Library Release Note ",
      "document_number" : "107561",
      "document_version" : "22-04",
      "content_type" : "Release Note",
      "systopparent" : "5242327",
      "sysauthor" : "Arm",
      "sysurihash" : "IOKTgFOgG0meVñUS",
      "urihash" : "IOKTgFOgG0meVñUS",
      "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "systransactionid" : 877822,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651104000000,
      "topparentid" : 5242327,
      "numberofpages" : 12,
      "sysconcepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 5242327,
      "parentitem" : "626a89147e121f01fd22e322",
      "concepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "documenttype" : "pdf",
      "isattachment" : "5242327",
      "sysindexeddate" : 1651149131000,
      "permanentid" : "1fd88e4ced088b727ae4a1d898e2a35fd672f009f1c1c9bf807c37fdb1f6",
      "syslanguage" : [ "English" ],
      "itemid" : "626a89147e121f01fd22e324",
      "transactionid" : 877822,
      "title" : "Arm RAN Acceleration Library Release Note ",
      "subject" : "Release Notes",
      "date" : 1651149131000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107561:22-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651149131301741232,
      "sysisattachment" : "5242327",
      "navigationhierarchiescontenttype" : "Release Note",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 5242327,
      "size" : 293574,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651149086576,
      "syssubject" : "Release Notes",
      "syssize" : 293574,
      "sysdate" : 1651149131000,
      "topparent" : "5242327",
      "author" : "Arm",
      "label_version" : "22.04",
      "systopparentid" : 5242327,
      "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
      "wordcount" : 618,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651149131000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651149131301741232,
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm RAN Acceleration Library Release Note",
    "Uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "Excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ..."
  }, {
    "title" : "Get started with Performance Advisor",
    "uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "excerpt" : "1.1 ... and regulations to assure that this document or any portion thereof is not exported, ... All rights reserved. ... Copyright © 2022 Arm Limited (or its aﬃliates). ... Product Status",
    "firstSentences" : "Get started with Performance Advisor 1.1 Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102478_0101_00_en Get started with Performance Advisor Get ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Get started with Performance Advisor",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Get started with Performance Advisor ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "Oyc83jPW5iwDSbðA",
        "urihash" : "Oyc83jPW5iwDSbðA",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c825",
        "transactionid" : 910105,
        "title" : "Get started with Performance Advisor ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608779260039,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 4361,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 4361,
        "sysdate" : 1656424608000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608779260039,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Get started with Performance Advisor",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
    },
    "childResults" : [ {
      "title" : "Generate a performance report",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "excerpt" : "Generate a performance report Do the following: In a terminal, navigate to the location of your ... This file is usually a Streamline .apc directory but can also be a .zip file that has been ...",
      "firstSentences" : "Generate a performance report Do the following: In a terminal, navigate to the location of your Streamline capture file. This file is usually a Streamline .apc directory but can also be a .zip ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbðA",
          "urihash" : "Oyc83jPW5iwDSbðA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Generate a performance report ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "7FH2xkIñbboe4ocg",
        "urihash" : "7FH2xkIñbboe4ocg",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "report ; captures ; apc ; command ; screenshots ; game ; professional edition ; Mobile Studio ; command-line entry ; user guide ; system-wide ; Double-click ; SlowFrames ; MyGameProfile ; build-name ; application-name",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "report ; captures ; apc ; command ; screenshots ; game ; professional edition ; Mobile Studio ; command-line entry ; user guide ; system-wide ; Double-click ; SlowFrames ; MyGameProfile ; build-name ; application-name",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "d900c612244dd3e94ccec4cea02c38862e1ab7af1f4fd35566dd0b394264",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c82a",
        "transactionid" : 910105,
        "title" : "Generate a performance report ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608034366796,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 1948,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 1948,
        "sysdate" : 1656424608000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Generate-a-performance-report?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608034366796,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
        "syscollection" : "default"
      },
      "Title" : "Generate a performance report",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "Excerpt" : "Generate a performance report Do the following: In a terminal, navigate to the location of your ... This file is usually a Streamline .apc directory but can also be a .zip file that has been ...",
      "FirstSentences" : "Generate a performance report Do the following: In a terminal, navigate to the location of your Streamline capture file. This file is usually a Streamline .apc directory but can also be a .zip ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Overview",
      "excerpt" : "Overview To get quick analytics on how your Android application performs on your target device, use ... This tutorial describes how to: Run the Python script lwi_me.py to set up the device ...",
      "firstSentences" : "Overview To get quick analytics on how your Android application performs on your target device, use Performance Advisor to turn a Streamline capture into an easy-to-read performance summary. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbðA",
          "urihash" : "Oyc83jPW5iwDSbðA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "6CsMzMETFDMZAVVN",
        "urihash" : "6CsMzMETFDMZAVVN",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "Performance Advisor ; script lwi ; py ; format ; capture ; Android ; frame data ; layer library ; relevant OpenGL ; command-line documentation ; Professional edition",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "Performance Advisor ; script lwi ; py ; format ; capture ; Android ; frame data ; layer library ; relevant OpenGL ; command-line documentation ; Professional edition",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "c71bc097a7769f24700177d5c791c7a145ea471592bc230ae6feafa69350",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c827",
        "transactionid" : 910105,
        "title" : "Overview ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608000890232,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 1129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 1129,
        "sysdate" : 1656424607000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Overview?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608000890232,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Overview",
      "Excerpt" : "Overview To get quick analytics on how your Android application performs on your target device, use ... This tutorial describes how to: Run the Python script lwi_me.py to set up the device ...",
      "FirstSentences" : "Overview To get quick analytics on how your Android application performs on your target device, use Performance Advisor to turn a Streamline capture into an easy-to-read performance summary. This ..."
    }, {
      "title" : "Command-line options",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "excerpt" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line ... Refer to the following topics in the Performance Advisor user guide for full ...",
      "firstSentences" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line options to control how they run. Refer to the following topics in the Performance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbðA",
          "urihash" : "Oyc83jPW5iwDSbðA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Command-line options ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "RzrYnqGcuNhQ2GF7",
        "urihash" : "RzrYnqGcuNhQ2GF7",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "command-line options ; py ; lwi ; Advisor user ; command",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "command-line options ; py ; lwi ; Advisor user ; command",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424607000,
        "permanentid" : "5b38e9ecba286e07f1b0e90c69aa4bfcc101f6e49a648fc51b809eea0dae",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c82c",
        "transactionid" : 910105,
        "title" : "Command-line options ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424607869903889,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 554,
        "sysdate" : 1656424607000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Command-line-options?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424607869903889,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
        "syscollection" : "default"
      },
      "Title" : "Command-line options",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "Excerpt" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line ... Refer to the following topics in the Performance Advisor user guide for full ...",
      "FirstSentences" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line options to control how they run. Refer to the following topics in the Performance ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Get started with Performance Advisor ",
      "document_number" : "102478",
      "document_version" : "0101",
      "content_type" : "Getting Started Guide",
      "systopparent" : "5292621",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "TyViN2Zse8THxVgð",
      "urihash" : "TyViN2Zse8THxVgð",
      "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
      "keywords" : "4048058, Streamline Performance Analyzer, Streamline for Android",
      "systransactionid" : 910105,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656288000000,
      "topparentid" : 5292621,
      "numberofpages" : 15,
      "sysconcepts" : "lwi ; documentation ; Performance Advisor ; capture file ; professional edition ; arm ; script ; Android Studio ; user guide ; terminal window ; frame data ; JSON format ; party patents ; screenshots ; Temporarily ; report",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
      "attachmentparentid" : 5292621,
      "parentitem" : "62bb0864b334256d9ea8c825",
      "concepts" : "lwi ; documentation ; Performance Advisor ; capture file ; professional edition ; arm ; script ; Android Studio ; user guide ; terminal window ; frame data ; JSON format ; party patents ; screenshots ; Temporarily ; report",
      "documenttype" : "pdf",
      "isattachment" : "5292621",
      "sysindexeddate" : 1656424608000,
      "permanentid" : "3e69e41d26af44cc2dbf7bcfc2cb9bf697131a8a51e67f646a18939187c6",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb0864b334256d9ea8c82e",
      "transactionid" : 910105,
      "title" : "Get started with Performance Advisor ",
      "subject" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "date" : 1656424608000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102478:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656424608609570363,
      "sysisattachment" : "5292621",
      "navigationhierarchiescontenttype" : "Getting Started Guide",
      "sysattachmentparentid" : 5292621,
      "size" : 1175848,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656424582983,
      "syssubject" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "syssize" : 1175848,
      "sysdate" : 1656424608000,
      "topparent" : "5292621",
      "author" : "Arm Ltd.",
      "label_version" : "1.1",
      "systopparentid" : 5292621,
      "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "wordcount" : 619,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656424608000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656424608609570363,
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Get started with Performance Advisor",
    "Uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "Excerpt" : "1.1 ... and regulations to assure that this document or any portion thereof is not exported, ... All rights reserved. ... Copyright © 2022 Arm Limited (or its aﬃliates). ... Product Status",
    "FirstSentences" : "Get started with Performance Advisor 1.1 Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102478_0101_00_en Get started with Performance Advisor Get ..."
  }, {
    "title" : "Mali-G78 performance counter reference",
    "uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "excerpt" : "Document ID: 102626_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Mali-G78 Performance Counters 1.0 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102626_0100_en Mali-G78 Performance Counters Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G78 performance counter reference",
      "uri" : "https://developer.arm.com/documentation/102626/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102626/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en",
      "excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "firstSentences" : "Mali-G78 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G78 GPU, which is part of the Valhall ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Mali-G78 performance counter reference ",
        "document_number" : "102626",
        "document_version" : "0100",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "4857910",
        "sysurihash" : "ñ8l8ovqf4QQyEWxK",
        "urihash" : "ñ8l8ovqf4QQyEWxK",
        "sysuri" : "https://developer.arm.com/documentation/102626/0100/en",
        "systransactionid" : 920922,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645056000000,
        "topparentid" : 4857910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645097978000,
        "sysconcepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; optimizations ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; counters ; workloads ; expressions ; rendering ; template ; G78 ; Valhall Job Manager ; external memory ; fragment queue",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24" ],
        "concepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; optimizations ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; counters ; workloads ; expressions ; rendering ; template ; G78 ; Valhall Job Manager ; external memory ; fragment queue",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658180561000,
        "permanentid" : "b8ef6dfe0ca505184208d0a47ac17efb66a727ffa3eab98c2c33cf9a4892",
        "syslanguage" : [ "English" ],
        "itemid" : "620e33fa9ae8726b321114ae",
        "transactionid" : 920922,
        "title" : "Mali-G78 performance counter reference ",
        "products" : [ "Mali-G78 GPU" ],
        "date" : 1658180561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658180561377103771,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 61694,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658180536402,
        "syssize" : 61694,
        "sysdate" : 1658180561000,
        "haslayout" : "1",
        "topparent" : "4857910",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857910,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 1213,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658180561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0100/?lang=en",
        "modified" : 1645695033000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658180561377103771,
        "uri" : "https://developer.arm.com/documentation/102626/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G78 performance counter reference",
      "Uri" : "https://developer.arm.com/documentation/102626/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en",
      "Excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "FirstSentences" : "Mali-G78 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G78 GPU, which is part of the Valhall ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Mali-G78 performance counter reference ",
      "document_number" : "102626",
      "document_version" : "0100",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "4857910",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "GSLGCN9gOmñxMi5N",
      "urihash" : "GSLGCN9gOmñxMi5N",
      "sysuri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
      "keywords" : "Mali-G78 GPU",
      "systransactionid" : 877790,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1645056000000,
      "topparentid" : 4857910,
      "numberofpages" : 43,
      "sysconcepts" : "GPU ; counters ; workloads ; optimization opportunities ; non-fragment ; shader cores ; utilization ; memory system ; optimizations ; counter increments ; data paths ; CPU ; functional units ; arm ; Job Manager ; bound applications",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24" ],
      "attachmentparentid" : 4857910,
      "parentitem" : "620e33fa9ae8726b321114ae",
      "concepts" : "GPU ; counters ; workloads ; optimization opportunities ; non-fragment ; shader cores ; utilization ; memory system ; optimizations ; counter increments ; data paths ; CPU ; functional units ; arm ; Job Manager ; bound applications",
      "documenttype" : "pdf",
      "isattachment" : "4857910",
      "sysindexeddate" : 1651143230000,
      "permanentid" : "b1c79d28d22c39929cbb16966f42fce1ef6e8a45ec28701170a4c75f6ae7",
      "syslanguage" : [ "English" ],
      "itemid" : "620e33fb9ae8726b321114ca",
      "transactionid" : 877790,
      "title" : "Mali-G78 performance counter reference ",
      "subject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "date" : 1651143230000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102626:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651143230139873609,
      "sysisattachment" : "4857910",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 4857910,
      "size" : 391381,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651143223481,
      "syssubject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "syssize" : 391381,
      "sysdate" : 1651143230000,
      "topparent" : "4857910",
      "author" : "Arm Ltd.",
      "label_version" : "0100",
      "systopparentid" : 4857910,
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 1528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651143230000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651143230139873609,
      "uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Mali-G78 performance counter reference",
    "Uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "Excerpt" : "Document ID: 102626_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Mali-G78 Performance Counters 1.0 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102626_0100_en Mali-G78 Performance Counters Reference ..."
  }, {
    "title" : "Arm Mobile Studio tools fail with a license error",
    "uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "clickUri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "excerpt" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile ... The possible causes for this are described here. ... If you are unsure, unset this variable.",
    "firstSentences" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile Studio tools will fail with a licensing error. The possible causes for this are described here. Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mobile Studio FAQs",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mobile Studio FAQs ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "6QsWi5Y0VpqJnCña",
        "urihash" : "6QsWi5Y0VpqJnCña",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656424343000,
        "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb6624988",
        "transactionid" : 910102,
        "title" : "Arm Mobile Studio FAQs ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424343000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424343891176547,
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "size" : 4297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 4297,
        "sysdate" : 1656424343000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424343891176547,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio FAQs",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "Blank sections in Performance Advisor FPS chart",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "excerpt" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, ... Figure 1. FPS summary chart showing blank sections Condition Affected releases: All.",
      "firstSentences" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, some sections of the FPS chart are shown in white, instead of showing a color to indicate the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCña",
          "urihash" : "6QsWi5Y0VpqJnCña",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Blank sections in Performance Advisor FPS chart ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "HpkYgZQtqeEWHM8Q",
        "urihash" : "HpkYgZQtqeEWHM8Q",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "Performance Advisor ; chart ; cause ; report ; scheduling ; main-thread option ; Mobile Studio ; workload boundaries ; Frame markers ; Unknown regions ; Affected releases ; type of boundness ; u2018unknown ; vertex-bound ; fragment-bound",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "Performance Advisor ; chart ; cause ; report ; scheduling ; main-thread option ; Mobile Studio ; workload boundaries ; Frame markers ; Unknown regions ; Affected releases ; type of boundness ; u2018unknown ; vertex-bound ; fragment-bound",
        "documenttype" : "html",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424346000,
        "permanentid" : "6f81130a43a67bf3ce2e53d39c552f59e2e7bbddc529ea7d7ae285f93150",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb6624990",
        "transactionid" : 910102,
        "title" : "Blank sections in Performance Advisor FPS chart ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424346000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424346936262382,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 1253,
        "sysdate" : 1656424346000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424346000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424346936262382,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
        "syscollection" : "default"
      },
      "Title" : "Blank sections in Performance Advisor FPS chart",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "Excerpt" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, ... Figure 1. FPS summary chart showing blank sections Condition Affected releases: All.",
      "FirstSentences" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, some sections of the FPS chart are shown in white, instead of showing a color to indicate the ..."
    }, {
      "title" : "Cannot import Performance Advisor JSON into ELK",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "excerpt" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance ... Condition Affected releases: 2020.1 Cause Elasticsearch does not process JSON files that ...",
      "firstSentences" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance Advisor has generated into an Elasticsearch database, the import fails. Condition Affected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCña",
          "urihash" : "6QsWi5Y0VpqJnCña",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cannot import Performance Advisor JSON into ELK ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "ðiBtJAx5F6CANkcñ",
        "urihash" : "ðiBtJAx5F6CANkcñ",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "JSON files ; Cause Elasticsearch ; Performance Advisor ; newlines ; import ; id ; u2019t ; Alternatively ; python3 prepare-json-for-elastic-search ; acceptable format ; Python script ; Workaround Download ; Arm Mobile Studio ; Affected releases ; Content-Type",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "JSON files ; Cause Elasticsearch ; Performance Advisor ; newlines ; import ; id ; u2019t ; Alternatively ; python3 prepare-json-for-elastic-search ; acceptable format ; Python script ; Workaround Download ; Arm Mobile Studio ; Affected releases ; Content-Type",
        "documenttype" : "html",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424345000,
        "permanentid" : "362a2d1849404d51980fb700e181ecb439ad9aaa0a5daf54dca7ebcbba46",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb662498c",
        "transactionid" : 910102,
        "title" : "Cannot import Performance Advisor JSON into ELK ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424345000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424345876200119,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1781,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 1781,
        "sysdate" : 1656424345000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424345000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424345876200119,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
        "syscollection" : "default"
      },
      "Title" : "Cannot import Performance Advisor JSON into ELK",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "Excerpt" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance ... Condition Affected releases: 2020.1 Cause Elasticsearch does not process JSON files that ...",
      "FirstSentences" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance Advisor has generated into an Elasticsearch database, the import fails. Condition Affected ..."
    }, {
      "title" : "Arm Mobile Studio FAQs",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "excerpt" : "Document ID: 102718_0102_00_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "Arm Mobile Studio 1.2 FAQs Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102718_0102_00_en Arm Mobile Studio FAQs Arm Mobile Studio FAQs Copyright © ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCña",
          "urihash" : "6QsWi5Y0VpqJnCña",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mobile Studio FAQs ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "l0qsDIoTQbPKqf7A",
        "urihash" : "l0qsDIoTQbPKqf7A",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
        "keywords" : "a44ead2, Arm Mobile Studio",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "numberofpages" : 41,
        "sysconcepts" : "applications ; Performance Advisor ; py script ; Arm Mobile Studio ; android ; Related information ; Offline Compiler ; lwi ; Mobile Studio ; environment variables ; JSON files ; adb command ; Elasticsearch ; Starter Edition ; third party ; licensing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "applications ; Performance Advisor ; py script ; Arm Mobile Studio ; android ; Related information ; Offline Compiler ; lwi ; Mobile Studio ; environment variables ; JSON files ; adb command ; Elasticsearch ; Starter Edition ; third party ; licensing",
        "documenttype" : "pdf",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424345000,
        "permanentid" : "13e79b16c7943dbbdb5769bd2fe137adb294bb4e27cf85c30a78d889c585",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076731ea212bb66249ab",
        "transactionid" : 910102,
        "title" : "Arm Mobile Studio FAQs ",
        "subject" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "date" : 1656424345000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424345342135378,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1091329,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424311998,
        "syssubject" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "syssize" : 1091329,
        "sysdate" : 1656424345000,
        "topparent" : "5292588",
        "author" : "Arm Ltd.",
        "label_version" : "1.2",
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 1142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424345000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424345342135378,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio FAQs",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "Excerpt" : "Document ID: 102718_0102_00_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "Arm Mobile Studio 1.2 FAQs Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102718_0102_00_en Arm Mobile Studio FAQs Arm Mobile Studio FAQs Copyright © ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Mobile Studio tools fail with a license error ",
      "document_number" : "102718",
      "document_version" : "0102",
      "content_type" : "Frequently Asked Questions",
      "systopparent" : "5292588",
      "sysurihash" : "Dde3iqfI91Vw4uXR",
      "urihash" : "Dde3iqfI91Vw4uXR",
      "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
      "systransactionid" : 910102,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656424294000,
      "sysconcepts" : "Mobile Studio ; environment variables ; Starter Edition ; licensing ; build ; Solution Check ; take precedence ; automatically detected ; misconfiguration ; configuration",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
      "attachmentparentid" : 5292588,
      "parentitem" : "62bb076631ea212bb6624988",
      "concepts" : "Mobile Studio ; environment variables ; Starter Edition ; licensing ; build ; Solution Check ; take precedence ; automatically detected ; misconfiguration ; configuration",
      "documenttype" : "html",
      "isattachment" : "5292588",
      "sysindexeddate" : 1656424347000,
      "permanentid" : "04559f9759158478caef87143c99a84012dd04a66c105e204adbdc8aa848",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb076631ea212bb662498b",
      "transactionid" : 910102,
      "title" : "Arm Mobile Studio tools fail with a license error ",
      "products" : [ "Arm Mobile Studio" ],
      "date" : 1656424346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102718:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656424346985790725,
      "sysisattachment" : "5292588",
      "navigationhierarchiescontenttype" : "Frequently Asked Questions",
      "sysattachmentparentid" : 5292588,
      "size" : 2028,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656424309397,
      "syssize" : 2028,
      "sysdate" : 1656424346000,
      "haslayout" : "1",
      "topparent" : "5292588",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292588,
      "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
      "document_revision" : "0102-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656424347000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "modified" : 1656424294000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656424346985790725,
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
      "syscollection" : "default"
    },
    "Title" : "Arm Mobile Studio tools fail with a license error",
    "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "Excerpt" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile ... The possible causes for this are described here. ... If you are unsure, unset this variable.",
    "FirstSentences" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile Studio tools will fail with a licensing error. The possible causes for this are described here. Arm ..."
  }, {
    "title" : "What are the steps to allow the generation of the vpd file?",
    "uri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005036/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005036/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "What are the steps to allow the generation of the vpd file? ",
      "document_number" : "ka005036",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5229248",
      "sysurihash" : "8fajXF4wtJuT7GN7",
      "urihash" : "8fajXF4wtJuT7GN7",
      "sysuri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
      "systransactionid" : 864364,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1649157337000,
      "topparentid" : 5229248,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649157422000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649157495000,
      "permanentid" : "82b9007b2285baf431e62af36f56a28dd9f20b992e49425bb1d4f8f90a60",
      "syslanguage" : [ "English" ],
      "itemid" : "624c252ebe157c1d6e27ff89",
      "transactionid" : 864364,
      "title" : "What are the steps to allow the generation of the vpd file? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649157495000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005036:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649157495561758509,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005036/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649157473844,
      "syssize" : 63,
      "sysdate" : 1649157495000,
      "haslayout" : "1",
      "topparent" : "5229248",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5229248,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649157495000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005036/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005036/1-0/?lang=en",
      "modified" : 1649157422000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649157495561758509,
      "uri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the steps to allow the generation of the vpd file?",
    "Uri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005036/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005036/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005036/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm Log4j security response",
    "uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004940/1-0/en",
    "excerpt" : "Note: Arm Development Studio is a separate product from DS-5 and therefore requires a ... Unaffected: All other versions. ... The analytics feature is permanently disabled server-side in Arm.",
    "firstSentences" : "Article ID: KA004940 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Arm Compiler 5, Arm Compiler 6, Arm Compiler for Linux, Arm Development Studio, Arm Forge, Arm Log4j ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Log4j security response ",
      "document_number" : "ka004940",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4899568",
      "sysurihash" : "5OOd8bOKSZH5TMsY",
      "urihash" : "5OOd8bOKSZH5TMsY",
      "sysuri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
      "systransactionid" : 910095,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656421246000,
      "topparentid" : 4899568,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656421326000,
      "sysconcepts" : "analytics feature ; residual risk ; disabled server-side ; Development Studio ; environment variable ; data collection ; vulnerabilities ; Log4j ; FlexNet Publisher ; Viz Unaffected ; Graphics Analyzer ; Arm-based devices ; programming languages ; Java runtimes",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f", "5eec70d4e24a5e02d07b26b4|5eec70d5e24a5e02d07b26b8|5eec715ee24a5e02d07b26c6", "5fbba124cd74e712c4497249|5eec715ee24a5e02d07b26c6", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5eec70d4e24a5e02d07b26b5|5eec70d4e24a5e02d07b26b6", "5eec70d4e24a5e02d07b26b5|5eec70d4e24a5e02d07b26b6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c" ],
      "concepts" : "analytics feature ; residual risk ; disabled server-side ; Development Studio ; environment variable ; data collection ; vulnerabilities ; Log4j ; FlexNet Publisher ; Viz Unaffected ; Graphics Analyzer ; Arm-based devices ; programming languages ; Java runtimes",
      "documenttype" : "html",
      "sysindexeddate" : 1656421371000,
      "permanentid" : "b0fa9fb185071e7576906720d8973ae854267fa4723b58a5597b9eb54166",
      "syslanguage" : [ "English" ],
      "itemid" : "62bafbceb334256d9ea8c7eb",
      "transactionid" : 910095,
      "title" : "Arm Log4j security response ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Linux", "Arm Development Studio", "Arm Forge", "Arm Log4j Vulnerabilities", "Arm Mobile Studio", "BX301A01B", "BX304L01B", "BX304X07X", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "DS-5 Development Studio", "DS000", "DS100", "DS500", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DSAV1", "DSAV1-KD-01004", "DSAV1-KD-01006", "DSAV1-KD-01007", "DSAV1-KD-03003", "DSAV1-KD-03004", "DSAV1-KD-04005", "DSAV1-KD-04006", "DSAV1-KD-04007", "DSHC0", "DSHVE", "EM000", "EM080", "EM081", "EM08M", "EM08S", "EM08V", "EM090", "FM000", "FM000-KT-00008", "FM00A", "FM00B", "FM00CF", "FM00CN", "FM00MF", "FM00SF", "FM00SN", "FM083", "FM084", "FMFM00CRYPT", "Fast Models", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "SD401", "SYSOC", "SYSOC-KS-40001", "Socrates", "TX004X07X", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "XX518", "XX583", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP" ],
      "date" : 1656421371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004940:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656421371107038269,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5774,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656421353398,
      "syssize" : 5774,
      "sysdate" : 1656421371000,
      "haslayout" : "1",
      "topparent" : "4899568",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4899568,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 250,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Arm Security Center|Arm Log4j Vulnerabilities", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms", "Tools and Software|Open Source Software|GNU Toolchain", "Compilers|GNU Toolchain", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|IP Configuration Tools|Socrates", "IP Configuration Tools|Socrates", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "Tools and Software", "Tools and Software|IP Configuration Tools", "Tools and Software|IP Configuration Tools|Socrates", "Tools and Software|Open Source Software", "Tools and Software|Open Source Software|GNU Toolchain", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Arm Security Center", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "21",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656421371000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004940/1-0/?lang=en",
      "modified" : 1656421326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656421371107038269,
      "uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Log4j security response",
    "Uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004940/1-0/en",
    "Excerpt" : "Note: Arm Development Studio is a separate product from DS-5 and therefore requires a ... Unaffected: All other versions. ... The analytics feature is permanently disabled server-side in Arm.",
    "FirstSentences" : "Article ID: KA004940 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Arm Compiler 5, Arm Compiler 6, Arm Compiler for Linux, Arm Development Studio, Arm Forge, Arm Log4j ..."
  }, {
    "title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one?",
    "uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005118/1-0/en",
    "excerpt" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential ... ANSWER Keil confirms at LICENSE: Merge FlexNet License Files (arm.com) that merging ... KBA",
    "firstSentences" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Flex License QUESTION Is it possible to merge a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Is it possible to merge a 1-year limited Flex license with a perpetual one? ",
      "document_number" : "ka005118",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292586",
      "sysurihash" : "4gkp9m2ldJdtEtEw",
      "urihash" : "4gkp9m2ldJdtEtEw",
      "sysuri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
      "systransactionid" : 910092,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656419800000,
      "topparentid" : 5292586,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656419873000,
      "sysconcepts" : "FlexLM ; dat file ; Flex ; expiry ; mind",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3" ],
      "concepts" : "FlexLM ; dat file ; Flex ; expiry ; mind",
      "documenttype" : "html",
      "sysindexeddate" : 1656419902000,
      "permanentid" : "6ccf40ece4b2bb1f0ab376e59b083f472e94a84db36aab68afae093c56c9",
      "syslanguage" : [ "English" ],
      "itemid" : "62baf62131ea212bb6624983",
      "transactionid" : 910092,
      "title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one? ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1656419902000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005118:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656419902408086758,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 784,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656419893958,
      "syssize" : 784,
      "sysdate" : 1656419902000,
      "haslayout" : "1",
      "topparent" : "5292586",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292586,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656419902000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005118/1-0/?lang=en",
      "modified" : 1656419873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656419902408086758,
      "uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one?",
    "Uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005118/1-0/en",
    "Excerpt" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential ... ANSWER Keil confirms at LICENSE: Merge FlexNet License Files (arm.com) that merging ... KBA",
    "FirstSentences" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Flex License QUESTION Is it possible to merge a ..."
  }, {
    "title" : "Debug the Linux Application and Kernel",
    "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "excerpt" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE- ... Debug the Hello World Linux application This section explains how to debug a Linux ...",
    "firstSentences" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE-A. Create the Hello World Linux application Create and modify a project for an Arm\\u00AE ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "NS2JHwdxvdHKdAr8",
        "urihash" : "NS2JHwdxvdHKdAr8",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "systransactionid" : 905501,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655722828000,
        "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b717e121f01fd22df75",
        "transactionid" : 905501,
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1655722828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655722828929600587,
        "navigationhierarchiescontenttype" : "Workbook",
        "size" : 5180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655722787946,
        "syssize" : 5180,
        "sysdate" : 1655722828000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655722828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/?lang=en",
        "modified" : 1655722776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655722828929600587,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Configure Arm Debugger for the Linux kernel debug project",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "excerpt" : "Click OK. ... The Commands view shows the debug output. ... Next steps Debug the Linux kernel: Pre-MMU stage. Configure Arm Debugger for the Linux kernel debug project",
      "firstSentences" : "Configure Arm Debugger for the Linux kernel debug project Describes how to configure Arm\\u00AE Debugger for the Linux kernel, and begin debugging the kernel using breakpoints. Before you begin You ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Configure Arm Debugger for the Linux kernel debug project ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "b5SfI1y8ilAcñm6W",
        "urihash" : "b5SfI1y8ilAcñm6W",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "Linux kernel ; Arm Debugger ; view ; breakpoints ; target ; entry ; Host Path ; head ; execution ; read init ; setup tasks ; Connection Type ; Procedure Power-up ; workspace ; g59b38c3",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "Linux kernel ; Arm Debugger ; view ; breakpoints ; target ; entry ; Host Path ; head ; execution ; read init ; setup tasks ; Connection Type ; Procedure Power-up ; workspace ; g59b38c3",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071947000,
        "permanentid" : "f07b0d57514675d35630816ccb09f58b7faa55a8f05f7b38b85d52b6efd7",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df93",
        "transactionid" : 877344,
        "title" : "Configure Arm Debugger for the Linux kernel debug project ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071947000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071947081155000,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 2484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881770,
        "syssize" : 2484,
        "sysdate" : 1651071947000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 192,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071947081155000,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
        "syscollection" : "default"
      },
      "Title" : "Configure Arm Debugger for the Linux kernel debug project",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "Excerpt" : "Click OK. ... The Commands view shows the debug output. ... Next steps Debug the Linux kernel: Pre-MMU stage. Configure Arm Debugger for the Linux kernel debug project",
      "FirstSentences" : "Configure Arm Debugger for the Linux kernel debug project Describes how to configure Arm\\u00AE Debugger for the Linux kernel, and begin debugging the kernel using breakpoints. Before you begin You ..."
    }, {
      "title" : "Store the Cortex-M image on an SD Card",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "excerpt" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start ... Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "firstSentences" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start-up. Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Store the Cortex-M image on an SD Card ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "sJEsUnwcldh9Pa0l",
        "urihash" : "sJEsUnwcldh9Pa0l",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "card ; BIN ; Cortex-M ; boot partition ; start-up ; execution ; u00AE",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "card ; BIN ; Cortex-M ; boot partition ; start-up ; execution ; u00AE",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071946000,
        "permanentid" : "cd84740da3fa1370a3120755050a09e5cfea034c94723c4b4936016b26d6",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df98",
        "transactionid" : 877344,
        "title" : "Store the Cortex-M image on an SD Card ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071946000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071946837924573,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 442,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881755,
        "syssize" : 442,
        "sysdate" : 1651071946000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071946837924573,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
        "syscollection" : "default"
      },
      "Title" : "Store the Cortex-M image on an SD Card",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "Excerpt" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start ... Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "FirstSentences" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start-up. Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ..."
    }, {
      "title" : "Create a Cortex-M binary image (BIN)",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "excerpt" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "firstSentences" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Create a Cortex-M binary image (BIN) ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "etT0kAaQOn4UEs4ñ",
        "urihash" : "etT0kAaQOn4UEs4ñ",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "Blinky ; Build ; select ; BIN file ; Explorer view ; heterogenous system ; card ; axf ; Post-build ; right-click ; applications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "Blinky ; Build ; select ; BIN file ; Explorer view ; heterogenous system ; card ; axf ; Post-build ; right-click ; applications",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071946000,
        "permanentid" : "ccabf18207d59425e6615863ae35c0c1b877d184098993fdf90ccf657204",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df99",
        "transactionid" : 877344,
        "title" : "Create a Cortex-M binary image (BIN) ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071946000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071946572258665,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 889,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881755,
        "syssize" : 889,
        "sysdate" : 1651071946000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071946572258665,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
        "syscollection" : "default"
      },
      "Title" : "Create a Cortex-M binary image (BIN)",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "Excerpt" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "FirstSentences" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Debug the Linux Application and Kernel ",
      "document_number" : "102021",
      "document_version" : "2022-0",
      "content_type" : "Workbook",
      "systopparent" : "5241679",
      "sysurihash" : "5O5anSpðvhGfxL6o",
      "urihash" : "5O5anSpðvhGfxL6o",
      "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
      "systransactionid" : 877344,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651017600000,
      "topparentid" : 5241679,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651071857000,
      "sysconcepts" : "Linux kernel ; u00AE Debugger ; post-MMU stage ; breakpoints ; single-step ; pre-MMU ; view details ; level symbols ; set watchpoints ; target hardware",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "attachmentparentid" : 5241679,
      "parentitem" : "62695b717e121f01fd22df75",
      "concepts" : "Linux kernel ; u00AE Debugger ; post-MMU stage ; breakpoints ; single-step ; pre-MMU ; view details ; level symbols ; set watchpoints ; target hardware",
      "documenttype" : "html",
      "isattachment" : "5241679",
      "sysindexeddate" : 1651071947000,
      "permanentid" : "b69c8393fed8eae34d261557f919eb85cc08813720106543c50fde75f67d",
      "syslanguage" : [ "English" ],
      "itemid" : "62695b737e121f01fd22df8f",
      "transactionid" : 877344,
      "title" : "Debug the Linux Application and Kernel ",
      "products" : [ "Arm Development Studio" ],
      "date" : 1651071947000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
      "document_id" : "102021:2022-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651071947137072100,
      "sysisattachment" : "5241679",
      "navigationhierarchiescontenttype" : "Workbook",
      "sysattachmentparentid" : 5241679,
      "size" : 1253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651071881770,
      "syssize" : 1253,
      "sysdate" : 1651071947000,
      "haslayout" : "1",
      "topparent" : "5241679",
      "label_version" : "2022.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5241679,
      "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
      "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2022.0-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651071947000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "modified" : 1651071857000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651071947137072100,
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
      "syscollection" : "default"
    },
    "Title" : "Debug the Linux Application and Kernel",
    "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "Excerpt" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE- ... Debug the Hello World Linux application This section explains how to debug a Linux ...",
    "FirstSentences" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE-A. Create the Hello World Linux application Create and modify a project for an Arm\\u00AE ..."
  }, {
    "title" : "Corstone-1000 PSA Level 2 Ready",
    "uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "excerpt" : "Date ... Description ... The Corstone-1000 is evaluated while implemented on an Field-Programmable Gate Array ... The purpose of this evaluation was to verify if the Target of Evaluation (TOE) ...",
    "firstSentences" : "Corstone-1000 PSA Level 2 Ready Prepared for Classification Project number Document ID Document type Document version EAN Date Arm Public 20200272 20200272-D1 Evaluation Technical Report 1.1 N/A",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Corstone-1000 PSA Level 2 Ready",
      "uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "firstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Corstone-1000 PSA Level 2 Ready ",
        "document_number" : "107636",
        "document_version" : "0101",
        "content_type" : "Report",
        "systopparent" : "5294745",
        "sysurihash" : "sk1VDgJf1MJZENSU",
        "urihash" : "sk1VDgJf1MJZENSU",
        "sysuri" : "https://developer.arm.com/documentation/107636/0101/en",
        "systransactionid" : 910570,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1646179200000,
        "topparentid" : 5294745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656516583000,
        "sysconcepts" : "PSA ; Corstone",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "concepts" : "PSA ; Corstone",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656521073000,
        "permanentid" : "1d88c2c440ee8c4a039dce50714d04ab096d7fcee2ab07dcf425443ce727",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc6fe731ea212bb66256b5",
        "transactionid" : 910570,
        "title" : "Corstone-1000 PSA Level 2 Ready ",
        "products" : [ "Corstone-1000" ],
        "date" : 1656521073000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security", "Platform Security Architecture (PSA)", "Arm Total Solutions for IoT", "IoT" ],
        "document_id" : "107636:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656521073301537098,
        "navigationhierarchiescontenttype" : "Report",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656521014031,
        "syssize" : 157,
        "sysdate" : 1656521073000,
        "haslayout" : "1",
        "topparent" : "5294745",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294745,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656521073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107636/0101/?lang=en",
        "modified" : 1656520991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656521073301537098,
        "uri" : "https://developer.arm.com/documentation/107636/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Corstone-1000 PSA Level 2 Ready",
      "Uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "Excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "FirstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT"
    },
    "childResults" : [ {
      "title" : "Corstone-1000 PSA Level 2 Ready",
      "uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "firstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Corstone-1000 PSA Level 2 Ready ",
        "document_number" : "107636",
        "document_version" : "0101",
        "content_type" : "Report",
        "systopparent" : "5294745",
        "sysurihash" : "sk1VDgJf1MJZENSU",
        "urihash" : "sk1VDgJf1MJZENSU",
        "sysuri" : "https://developer.arm.com/documentation/107636/0101/en",
        "systransactionid" : 910570,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1646179200000,
        "topparentid" : 5294745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656516583000,
        "sysconcepts" : "PSA ; Corstone",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "concepts" : "PSA ; Corstone",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656521073000,
        "permanentid" : "1d88c2c440ee8c4a039dce50714d04ab096d7fcee2ab07dcf425443ce727",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc6fe731ea212bb66256b5",
        "transactionid" : 910570,
        "title" : "Corstone-1000 PSA Level 2 Ready ",
        "products" : [ "Corstone-1000" ],
        "date" : 1656521073000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security", "Platform Security Architecture (PSA)", "Arm Total Solutions for IoT", "IoT" ],
        "document_id" : "107636:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656521073301537098,
        "navigationhierarchiescontenttype" : "Report",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656521014031,
        "syssize" : 157,
        "sysdate" : 1656521073000,
        "haslayout" : "1",
        "topparent" : "5294745",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294745,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656521073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107636/0101/?lang=en",
        "modified" : 1656520991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656521073301537098,
        "uri" : "https://developer.arm.com/documentation/107636/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Corstone-1000 PSA Level 2 Ready",
      "Uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "Excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "FirstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Corstone-1000 PSA Level 2 Ready ",
      "document_number" : "107636",
      "document_version" : "0101",
      "content_type" : "Report",
      "systopparent" : "5294745",
      "sysauthor" : "Riscure (nils)",
      "sysurihash" : "7ðPaucgh2VWrHuGC",
      "urihash" : "7ðPaucgh2VWrHuGC",
      "sysuri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
      "systransactionid" : 910570,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646179200000,
      "topparentid" : 5294745,
      "numberofpages" : 51,
      "sysconcepts" : "TOE ; D1 Corstone ; peripherals ; ETR v1 ; PSA L2R ; configuration ; documentation ; security functions ; potential vulnerabilities ; security evaluations ; Riscure ; report ; laboratories ; vulnerability analysis ; Certified Attack ; certification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
      "attachmentparentid" : 5294745,
      "parentitem" : "62bc6fe731ea212bb66256b5",
      "concepts" : "TOE ; D1 Corstone ; peripherals ; ETR v1 ; PSA L2R ; configuration ; documentation ; security functions ; potential vulnerabilities ; security evaluations ; Riscure ; report ; laboratories ; vulnerability analysis ; Certified Attack ; certification",
      "documenttype" : "pdf",
      "isattachment" : "5294745",
      "sysindexeddate" : 1656521074000,
      "permanentid" : "4a2c3e8926a125c8e3e18c91c329b5653d5d5b250c2a68561b17600b9131",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc6fe731ea212bb66256b7",
      "transactionid" : 910570,
      "title" : "Corstone-1000 PSA Level 2 Ready ",
      "subject" : "Corstone-1000 PSA Level 2 Ready",
      "date" : 1656521074000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107636:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656521074636299706,
      "sysisattachment" : "5294745",
      "navigationhierarchiescontenttype" : "Report",
      "sysattachmentparentid" : 5294745,
      "size" : 938115,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656521016273,
      "syssubject" : "Corstone-1000 PSA Level 2 Ready",
      "syssize" : 938115,
      "sysdate" : 1656521074000,
      "topparent" : "5294745",
      "author" : "Riscure (nils)",
      "label_version" : "1.1",
      "systopparentid" : 5294745,
      "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
      "wordcount" : 1445,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656521074000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656521074636299706,
      "uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Corstone-1000 PSA Level 2 Ready",
    "Uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "Excerpt" : "Date ... Description ... The Corstone-1000 is evaluated while implemented on an Field-Programmable Gate Array ... The purpose of this evaluation was to verify if the Target of Evaluation (TOE) ...",
    "FirstSentences" : "Corstone-1000 PSA Level 2 Ready Prepared for Classification Project number Document ID Document type Document version EAN Date Arm Public 20200272 20200272-D1 Evaluation Technical Report 1.1 N/A"
  }, {
    "title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts?",
    "uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005116/1-0/en",
    "excerpt" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: ... In this case, I want to know: Do I have to implement an Async bridge? ... A pulse extender is enough.",
    "firstSentences" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: Customer Non-confidential Summary In our system design, SPI and PPI signals are edge-triggered and come from a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts? ",
      "document_number" : "ka005116",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292563",
      "sysurihash" : "meaMML2NynSHQJpF",
      "urihash" : "meaMML2NynSHQJpF",
      "sysuri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
      "systransactionid" : 910019,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656408173000,
      "topparentid" : 5292563,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656408207000,
      "sysconcepts" : "pulses ; Async bridge ; signals ; GIC ; spi ; clock domains ; ppi ; Technical Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "concepts" : "pulses ; Async bridge ; signals ; GIC ; spi ; clock domains ; ppi ; Technical Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1656408220000,
      "permanentid" : "0484a6de5a4d173cb2b86d15b794e95478e82f00b2be2d58d3d22253f30e",
      "syslanguage" : [ "English" ],
      "itemid" : "62bac88fb334256d9ea8c7e4",
      "transactionid" : 910019,
      "title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts? ",
      "products" : [ "CoreLink GIC-600", "CoreLink GIC-700", "PL690", "PL691", "PL693", "PL693-PRU", "PL693-TRM", "ZB564", "ZB565", "ZB686", "ZB687", "ZB688", "ZB689" ],
      "date" : 1656408220000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005116:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656408220554017070,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1279,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656408218823,
      "syssize" : 1279,
      "sysdate" : 1656408220000,
      "haslayout" : "1",
      "topparent" : "5292563",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292563,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656408220000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005116/1-0/?lang=en",
      "modified" : 1656408207000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656408220554017070,
      "uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts?",
    "Uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005116/1-0/en",
    "Excerpt" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: ... In this case, I want to know: Do I have to implement an Async bridge? ... A pulse extender is enough.",
    "FirstSentences" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: Customer Non-confidential Summary In our system design, SPI and PPI signals are edge-triggered and come from a ..."
  }, {
    "title" : "Installing Keil MDK for STMicroelectronics Edition",
    "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "excerpt" : "Open the dialog File — License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKðsZLY",
        "urihash" : "p2LtcCsdijKðsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    },
    "childResults" : [ {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKðsZLY",
        "urihash" : "p2LtcCsdijKðsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
      "document_number" : "kan344",
      "document_version" : "1-0",
      "content_type" : "Application Note",
      "systopparent" : "5233282",
      "sysauthor" : "Christopher Seidl",
      "sysurihash" : "H8i84bMzY1FcG2zN",
      "urihash" : "H8i84bMzY1FcG2zN",
      "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "systransactionid" : 869147,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649808000000,
      "topparentid" : 5233282,
      "numberofpages" : 4,
      "sysconcepts" : "installations ; folder ; Tick Launch μVision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "attachmentparentid" : 5233282,
      "parentitem" : "62569f8164e3265f7c90b2e6",
      "concepts" : "installations ; folder ; Tick Launch μVision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "documenttype" : "pdf",
      "isattachment" : "5233282",
      "sysindexeddate" : 1649844277000,
      "permanentid" : "c1986db4ef425a1aa356d3480d037005256b0c828d1848b620dc312ec557",
      "syslanguage" : [ "English" ],
      "itemid" : "62569f8164e3265f7c90b2e8",
      "transactionid" : 869147,
      "title" : "Installing Keil MDK for STMicroelectronics Edition ",
      "date" : 1649844277000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "kan344:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649844277716367361,
      "sysisattachment" : "5233282",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5233282,
      "size" : 271061,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649844126878,
      "syssize" : 271061,
      "sysdate" : 1649844277000,
      "topparent" : "5233282",
      "author" : "Christopher Seidl",
      "label_version" : "v1.0",
      "systopparentid" : 5233282,
      "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
      "wordcount" : 228,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649844277000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649844277716367361,
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "syscollection" : "default"
    },
    "Title" : "Installing Keil MDK for STMicroelectronics Edition",
    "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "Excerpt" : "Open the dialog File — License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ..."
  }, {
    "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "firstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "document_number" : "ka001773",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849485",
      "sysurihash" : "Nl1mMnGepxngðqc5",
      "urihash" : "Nl1mMnGepxngðqc5",
      "sysuri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "systransactionid" : 903620,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655363975000,
      "topparentid" : 3849485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655364023000,
      "sysconcepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "documenttype" : "html",
      "sysindexeddate" : 1655364056000,
      "permanentid" : "4ca7ecc4b5f3092e6a0d30bca1856c30772cb081673d981c8ab876c7a3d0",
      "syslanguage" : [ "English" ],
      "itemid" : "62aad9b7b334256d9ea8b60d",
      "transactionid" : 903620,
      "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "products" : [ "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55" ],
      "date" : 1655364056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001773:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655364056004549218,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6932,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655364043678,
      "syssize" : 6932,
      "sysdate" : 1655364056000,
      "haslayout" : "1",
      "topparent" : "3849485",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849485,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 325,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655364056000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001773/1-0/?lang=en",
      "modified" : 1655364023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655364056004549218,
      "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "Uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "Excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "FirstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ..."
  }, {
    "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    },
    "childResults" : [ {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "document_number" : "107603",
      "document_version" : "0100",
      "content_type" : "Product Comparison Table",
      "systopparent" : "5277144",
      "sysurihash" : "jzSyyzfKsV0fLmWk",
      "urihash" : "jzSyyzfKsV0fLmWk",
      "sysuri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "systransactionid" : 899652,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277144,
      "numberofpages" : 1,
      "sysconcepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "attachmentparentid" : 5277144,
      "parentitem" : "62a09920b334256d9ea8b312",
      "concepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "documenttype" : "pdf",
      "isattachment" : "5277144",
      "sysindexeddate" : 1654692157000,
      "permanentid" : "5f4d2e017593ff7f279f2c3f56a00c3b1e6d7c5321ea5cc0b4f6b19f43ce",
      "syslanguage" : [ "English" ],
      "itemid" : "62a09920b334256d9ea8b314",
      "transactionid" : 899652,
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "date" : 1654692157000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107603:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654692157536293373,
      "sysisattachment" : "5277144",
      "navigationhierarchiescontenttype" : "Product Comparison Table",
      "sysattachmentparentid" : 5277144,
      "size" : 66882,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654692146206,
      "syssize" : 66882,
      "sysdate" : 1654692157000,
      "topparent" : "5277144",
      "label_version" : "1.0",
      "systopparentid" : 5277144,
      "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
      "wordcount" : 203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654692157000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654692157536293373,
      "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "Uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "Excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ..."
  }, {
    "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f612aee95b0a633aff7cd0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 04-Aug-2022 ... Contents ... Introduction ... Scope ... Categorization of errata ... 6",
    "firstSentences" : "Mali-C55 (IV021) Software Developer Errata Notice Date of issue: 04-Aug-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document contains all ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "excerpt" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a ... Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "firstSentences" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
        "document_number" : "SDEN-2613610",
        "document_version" : "2-0",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5319014",
        "sysurihash" : "yFkvddVvICbZ39a6",
        "urihash" : "yFkvddVvICbZ39a6",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
        "systransactionid" : 941814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1660176000000,
        "topparentid" : 5319014,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660293806000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1660293828000,
        "permanentid" : "bb9ac026a000ba5070c33faebdbd80b7d1977ff6b0c1a9c0a7cf829b7a55",
        "syslanguage" : [ "English" ],
        "itemid" : "62f612aee95b0a633aff7cce",
        "transactionid" : 941814,
        "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
        "products" : [ "Mali-C55" ],
        "date" : 1660293828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "Image processing" ],
        "document_id" : "SDEN-2613610:2-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660293828079046667,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660293814714,
        "syssize" : 196,
        "sysdate" : 1660293828000,
        "haslayout" : "1",
        "topparent" : "5319014",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5319014,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660293828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-2613610/2-0/?lang=en",
        "modified" : 1660293806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660293828079046667,
        "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "Excerpt" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a ... Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "FirstSentences" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs"
    },
    "childResults" : [ {
      "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "excerpt" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a ... Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "firstSentences" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
        "document_number" : "SDEN-2613610",
        "document_version" : "2-0",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5319014",
        "sysurihash" : "yFkvddVvICbZ39a6",
        "urihash" : "yFkvddVvICbZ39a6",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
        "systransactionid" : 941814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1660176000000,
        "topparentid" : 5319014,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660293806000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1660293828000,
        "permanentid" : "bb9ac026a000ba5070c33faebdbd80b7d1977ff6b0c1a9c0a7cf829b7a55",
        "syslanguage" : [ "English" ],
        "itemid" : "62f612aee95b0a633aff7cce",
        "transactionid" : 941814,
        "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
        "products" : [ "Mali-C55" ],
        "date" : 1660293828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "Image processing" ],
        "document_id" : "SDEN-2613610:2-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660293828079046667,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660293814714,
        "syssize" : 196,
        "sysdate" : 1660293828000,
        "haslayout" : "1",
        "topparent" : "5319014",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5319014,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660293828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-2613610/2-0/?lang=en",
        "modified" : 1660293806000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660293828079046667,
        "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en",
      "Excerpt" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a ... Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs",
      "FirstSentences" : "Arm Mali-C55 (IV021) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Mali-C55 (IV021) Software Developer Errata Notice YUV420 outputs"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
      "document_number" : "SDEN-2613610",
      "document_version" : "2-0",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5319014",
      "sysurihash" : "zUcZMNGlfSGmtSKF",
      "urihash" : "zUcZMNGlfSGmtSKF",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
      "systransactionid" : 941814,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5319014,
      "numberofpages" : 10,
      "sysconcepts" : "documentation ; errata ; patents ; implementations ; DMA writer ; end of frame ; workarounds ; applications ; conversion block ; YUV420 outputs ; active configuration ; written agreement ; third party ; levels of severity ; limitations ; conflicting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "attachmentparentid" : 5319014,
      "parentitem" : "62f612aee95b0a633aff7cce",
      "concepts" : "documentation ; errata ; patents ; implementations ; DMA writer ; end of frame ; workarounds ; applications ; conversion block ; YUV420 outputs ; active configuration ; written agreement ; third party ; levels of severity ; limitations ; conflicting",
      "documenttype" : "pdf",
      "isattachment" : "5319014",
      "sysindexeddate" : 1660293828000,
      "permanentid" : "27067b1764f3a9e23b42f006bbafe75534420abf7443bff64c842527195a",
      "syslanguage" : [ "English" ],
      "itemid" : "62f612aee95b0a633aff7cd0",
      "transactionid" : 941814,
      "title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice ",
      "date" : 1660293828000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-2613610:2-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660293828293989163,
      "sysisattachment" : "5319014",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5319014,
      "size" : 172964,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f612aee95b0a633aff7cd0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660293816902,
      "syssize" : 172964,
      "sysdate" : 1660293828000,
      "topparent" : "5319014",
      "label_version" : "2.0",
      "systopparentid" : 5319014,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 478,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660293828000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f612aee95b0a633aff7cd0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660293828293989163,
      "uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mali-C55 (IV021) Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f612aee95b0a633aff7cd0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-2613610/2-0/en/pdf/Mali_C55_IV021_Software_Developer_Errata_Notice_v2_0.pdf",
    "Excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 04-Aug-2022 ... Contents ... Introduction ... Scope ... Categorization of errata ... 6",
    "FirstSentences" : "Mali-C55 (IV021) Software Developer Errata Notice Date of issue: 04-Aug-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document contains all ..."
  }, {
    "title" : "What is the expected ratio of read and write operations to the internal memories?",
    "uri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005133/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005133/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "What is the expected ratio of read and write operations to the internal memories? ",
      "document_number" : "ka005133",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5304279",
      "sysurihash" : "yTzAiuaMmqðceVcU",
      "urihash" : "yTzAiuaMmqðceVcU",
      "sysuri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
      "systransactionid" : 917648,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657611373000,
      "topparentid" : 5304279,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657611434000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657611560000,
      "permanentid" : "923babb750267446e77b3c31acd8cbf5eebc01326394cdae4bd04cbbb2ff",
      "syslanguage" : [ "English" ],
      "itemid" : "62cd24aa31ea212bb6625f73",
      "transactionid" : 917648,
      "title" : "What is the expected ratio of read and write operations to the internal memories? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1657611559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005133:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657611559892167860,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005133/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657611461606,
      "syssize" : 63,
      "sysdate" : 1657611559000,
      "haslayout" : "1",
      "topparent" : "5304279",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5304279,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657611560000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005133/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005133/1-0/?lang=en",
      "modified" : 1657611434000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657611559892167860,
      "uri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the expected ratio of read and write operations to the internal memories?",
    "Uri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005133/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005133/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005133/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "firstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "document_number" : "ka005025",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5152665",
      "sysurihash" : "tahsG7bOLgocN81B",
      "urihash" : "tahsG7bOLgocN81B",
      "sysuri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "systransactionid" : 917181,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530507000,
      "topparentid" : 5152665,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530589000,
      "sysconcepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "documenttype" : "html",
      "sysindexeddate" : 1657530679000,
      "permanentid" : "3e946ce666025fe28d49acb36df284802866e988d496c8f860128c0df17c",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe8dd31ea212bb6625f52",
      "transactionid" : 917181,
      "title" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005025:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530679071081635,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4947,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530606406,
      "syssize" : 4947,
      "sysdate" : 1657530679000,
      "haslayout" : "1",
      "topparent" : "5152665",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5152665,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005025/1-0/?lang=en",
      "modified" : 1657530589000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530679071081635,
      "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "Uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "Excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "FirstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ..."
  }, {
    "title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "firstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "document_number" : "ka004803",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4707351",
      "sysurihash" : "kLjTDiBiiTWðTG4j",
      "urihash" : "kLjTDiBiiTWðTG4j",
      "sysuri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530380000,
      "topparentid" : 4707351,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530445000,
      "sysconcepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "documenttype" : "html",
      "sysindexeddate" : 1657530554000,
      "permanentid" : "23a8ee1ee8e409a44a33d72d5611f262c8ba145dd8946181b666a1edfd5b",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe84db334256d9ea8e4da",
      "transactionid" : 917180,
      "title" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530554000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004803:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530554321375093,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3043,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530477203,
      "syssize" : 3043,
      "sysdate" : 1657530554000,
      "haslayout" : "1",
      "topparent" : "4707351",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4707351,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530554000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004803/1-0/?lang=en",
      "modified" : 1657530445000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530554321375093,
      "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "Uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "Excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "FirstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ..."
  }, {
    "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "document_number" : "ka004951",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4936898",
      "sysurihash" : "4RIQw9n8lL2fjuQW",
      "urihash" : "4RIQw9n8lL2fjuQW",
      "sysuri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657530426000,
      "topparentid" : 4936898,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530491000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657530553000,
      "permanentid" : "11de0538ae1095352633afeaf66ee3de42afac81bbe4872e152cf5b184a1",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe87bb334256d9ea8e4e3",
      "transactionid" : 917180,
      "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530553000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004951:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530553498476254,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530502086,
      "syssize" : 63,
      "sysdate" : 1657530553000,
      "haslayout" : "1",
      "topparent" : "4936898",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4936898,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530553000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004951/1-0/?lang=en",
      "modified" : 1657530491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530553498476254,
      "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "Uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f3e5548568be3957146b1d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 05-Aug-2022 ... Contents ... Introduction ... Scope ... Categorization of errata",
    "firstSentences" : "GIC-600AE (PL692) Software Developer Errata Notice Date of issue: 05-Aug-2022 Non-Confidential Copyright © 2018-2022 Arm® Limited (or its affiliates). All rights reserved. This document contains ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "excerpt" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink GIC-600AE ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice ",
        "document_number" : "SDEN-1319947",
        "document_version" : "0500",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5318640",
        "sysurihash" : "xYlN0tyR2Y0Gsc2s",
        "urihash" : "xYlN0tyR2Y0Gsc2s",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
        "systransactionid" : 980245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660089600000,
        "topparentid" : 5318640,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660151123000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664789591000,
        "permanentid" : "4807a1aca6f91ccc382d8fd84c6d6a617132e20db798e0c6cf86628fdd96",
        "syslanguage" : [ "English" ],
        "itemid" : "62f3e5538568be3957146b1b",
        "transactionid" : 980245,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664789591000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Application Processors", "Functional Safety" ],
        "document_id" : "SDEN-1319947:0500:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664789591301258399,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 317,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664789532230,
        "syssize" : 317,
        "sysdate" : 1664789591000,
        "haslayout" : "1",
        "topparent" : "5318640",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318640,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0500",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664789591000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1319947/0500/?lang=en",
        "modified" : 1660151123000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664789591301258399,
        "uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1319947/0500/en",
      "Excerpt" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink GIC-600AE ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice ",
      "document_number" : "SDEN-1319947",
      "document_version" : "0500",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5318640",
      "sysurihash" : "lBS64th47yGyCuQ4",
      "urihash" : "lBS64th47yGyCuQ4",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
      "systransactionid" : 939469,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660089600000,
      "topparentid" : 5318640,
      "numberofpages" : 29,
      "sysconcepts" : "workarounds ; implications ; cross-chip ; GIC ; registers ; documentation ; errata ; implementations ; release ; arm ; ping counter ; programming ; applications ; bypass switch ; written agreement ; third party",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 5318640,
      "parentitem" : "62f3e5538568be3957146b1b",
      "concepts" : "workarounds ; implications ; cross-chip ; GIC ; registers ; documentation ; errata ; implementations ; release ; arm ; ping counter ; programming ; applications ; bypass switch ; written agreement ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5318640",
      "sysindexeddate" : 1660151154000,
      "permanentid" : "b2903549474cf8f93f7d8493210bdabe8f90e08efe4c0157f066c3a6520d",
      "syslanguage" : [ "English" ],
      "itemid" : "62f3e5548568be3957146b1d",
      "transactionid" : 939469,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice ",
      "date" : 1660151154000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-1319947:0500:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660151154590116054,
      "sysisattachment" : "5318640",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5318640,
      "size" : 282850,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f3e5548568be3957146b1d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660151133924,
      "syssize" : 282850,
      "sysdate" : 1660151154000,
      "topparent" : "5318640",
      "label_version" : "5.0",
      "systopparentid" : 5318640,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 1015,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660151154000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f3e5548568be3957146b1d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660151154590116054,
      "uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller (PL692) Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f3e5548568be3957146b1d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1319947/0500/en/pdf/Arm_CoreLink_GIC_600AE_PL692_Software_Developer_Errata_Notice_v5.0.pdf",
    "Excerpt" : "Inclusive language commitment ... Arm strives to lead the industry and create change. ... Date of issue: 05-Aug-2022 ... Contents ... Introduction ... Scope ... Categorization of errata",
    "FirstSentences" : "GIC-600AE (PL692) Software Developer Errata Notice Date of issue: 05-Aug-2022 Non-Confidential Copyright © 2018-2022 Arm® Limited (or its affiliates). All rights reserved. This document contains ..."
  }, {
    "title" : "Cx51 Product Brief",
    "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "firstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Cx51 Product Brief ",
      "document_number" : "CX51PB",
      "document_version" : "9-6",
      "content_type" : "Product Information",
      "systopparent" : "5314233",
      "sysauthor" : "Tracy Robinson",
      "sysurihash" : "ñJñ2l3zuLBtBF7Pa",
      "urihash" : "ñJñ2l3zuLBtBF7Pa",
      "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "systransactionid" : 921290,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658188800000,
      "topparentid" : 5314233,
      "numberofpages" : 4,
      "sysconcepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
      "attachmentparentid" : 5314233,
      "parentitem" : "62d6aebc31ea212bb66276fc",
      "concepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "documenttype" : "pdf",
      "isattachment" : "5314233",
      "sysindexeddate" : 1658236634000,
      "permanentid" : "b6546e635b8c541521a4c60e4a39dad7c188ea27a585c263850c2dc9e5e7",
      "syslanguage" : [ "English" ],
      "itemid" : "62d6aebc31ea212bb66276fe",
      "transactionid" : 921290,
      "title" : "Cx51 Product Brief ",
      "date" : 1658236634000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "CX51PB:9-6:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658236634652349607,
      "sysisattachment" : "5314233",
      "navigationhierarchiescontenttype" : "Product Information",
      "sysattachmentparentid" : 5314233,
      "size" : 1648836,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658236633743,
      "syssize" : 1648836,
      "sysdate" : 1658236634000,
      "topparent" : "5314233",
      "author" : "Tracy Robinson",
      "label_version" : "v9.60a",
      "systopparentid" : 5314233,
      "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
      "wordcount" : 570,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658236634000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658236634652349607,
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cx51 Product Brief",
    "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "Excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "FirstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C55?",
    "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C55? ",
      "document_number" : "ka005117",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292514",
      "sysurihash" : "Nc8pDWW5tN98xGP4",
      "urihash" : "Nc8pDWW5tN98xGP4",
      "sysuri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "systransactionid" : 909966,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403709000,
      "topparentid" : 5292514,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403778000,
      "sysconcepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403806000,
      "permanentid" : "a2b21d9c855340388f127cb5c99616b2f15064a2ab2715ff89f9d365d3d8",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab742b334256d9ea8c7d2",
      "transactionid" : 909966,
      "title" : "How do I configure the YUV output in Mali-C55? ",
      "products" : [ "IV021", "Mali-C55" ],
      "date" : 1656403806000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005117:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403806626348233,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4055,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403788198,
      "syssize" : 4055,
      "sysdate" : 1656403806000,
      "haslayout" : "1",
      "topparent" : "5292514",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292514,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403806000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005117/1-0/?lang=en",
      "modified" : 1656403778000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403806626348233,
      "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C55?",
    "Uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C52?",
    "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C52? ",
      "document_number" : "ka001777",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849486",
      "sysurihash" : "18B8C2pbYdaXPDPf",
      "urihash" : "18B8C2pbYdaXPDPf",
      "sysuri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "systransactionid" : 909965,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403543000,
      "topparentid" : 3849486,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403663000,
      "sysconcepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606" ],
      "concepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403701000,
      "permanentid" : "9becfc24b8436f27183c39c6b378d769030e8d4c2218d8532512edab7e2c",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab6cf31ea212bb6624952",
      "transactionid" : 909965,
      "title" : "How do I configure the YUV output in Mali-C52? ",
      "products" : [ "IV009", "IV009-GRP" ],
      "date" : 1656403701000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001777:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403701481589803,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4054,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403689360,
      "syssize" : 4054,
      "sysdate" : 1656403701000,
      "haslayout" : "1",
      "topparent" : "3849486",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849486,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403701000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001777/1-0/?lang=en",
      "modified" : 1656403663000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403701481589803,
      "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C52?",
    "Uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "document_number" : "ddi0557",
      "document_version" : "ab",
      "content_type" : "Architecture Document",
      "systopparent" : "4956720",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9ðZYJac4rb4jTkRñ",
      "urihash" : "9ðZYJac4rb4jTkRñ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "systransactionid" : 861257,
      "copyright" : "Copyright ©€2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595427374000,
      "topparentid" : 4956720,
      "numberofpages" : 954,
      "sysconcepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4956720,
      "parentitem" : "5fb7d32ed77dd807b9a80c5f",
      "concepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "documenttype" : "pdf",
      "isattachment" : "4956720",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "5f7e9a514079b2f9bb72709a03bd271eb62f7490ad033202a08178b633aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7d32fd77dd807b9a80c61",
      "transactionid" : 861257,
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "date" : 1648717494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0557:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717494318282154,
      "sysisattachment" : "4956720",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956720,
      "size" : 4954870,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717471001,
      "syssize" : 4954870,
      "sysdate" : 1648717494000,
      "topparent" : "4956720",
      "author" : "ARM Limited",
      "label_version" : "A.b",
      "systopparentid" : 4956720,
      "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
      "wordcount" : 5339,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717494318282154,
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "firstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "document_number" : "ihi0064",
      "document_version" : "h",
      "content_type" : "Architecture Document",
      "systopparent" : "4420325",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uiv6dEXdR9cFyUq8",
      "urihash" : "uiv6dEXdR9cFyUq8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "keywords" : "CoreSight, CoreSight Architecture, CoreSight SoC Components, On-chip Debug & Trace, Trace Macrocells (ETM)",
      "systransactionid" : 872093,
      "copyright" : "Copyright ©€2012-2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1610710688000,
      "topparentid" : 4420325,
      "numberofpages" : 568,
      "sysconcepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4420325,
      "parentitem" : "60017fbb3f22832ff1d68729",
      "concepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "documenttype" : "pdf",
      "isattachment" : "4420325",
      "sysindexeddate" : 1650381420000,
      "permanentid" : "46034e15c998efbae23cf54d1bc3f9089576e9120d5185a3cfbb7ffc9f4a",
      "syslanguage" : [ "English" ],
      "itemid" : "60017fbb3f22832ff1d6872b",
      "transactionid" : 872093,
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "subject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "date" : 1650381419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0064:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381419285109034,
      "sysisattachment" : "4420325",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4420325,
      "size" : 5116034,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381402030,
      "syssubject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "syssize" : 5116034,
      "sysdate" : 1650381419000,
      "topparent" : "4420325",
      "author" : "ARM Limited",
      "label_version" : "ETMv4.6",
      "systopparentid" : 4420325,
      "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
      "wordcount" : 5288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381419285109034,
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "Excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "FirstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ..."
  }, {
    "title" : "Specifications",
    "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "clickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "excerpt" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications.",
    "firstSentences" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications. Specifications Musca-A Test Chip Board",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "WalcggJfVf4hd9i5",
        "urihash" : "WalcggJfVf4hd9i5",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb61",
        "transactionid" : 1003721,
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081126437213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073574,
        "syssize" : 6417,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081126437213,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Electrical specifications",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "excerpt" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A ... Electrical specifications Musca-A Test Chip Board",
      "firstSentences" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A board power supply rails and maximum current loads. Electrical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Electrical specifications ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "zFVðhy56PH22rkx8",
        "urihash" : "zFVðhy56PH22rkx8",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Musca-A board ; electrical specifications ; supply rails ; loads",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "Musca-A board ; electrical specifications ; supply rails ; loads",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610078000,
        "permanentid" : "76864a67951e08371f89b88dbf102859916319a24d65d526b1d1341b1559",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26869ca04df4095c1cba9",
        "transactionid" : 1003721,
        "title" : "Electrical specifications ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610078895707737,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 235,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073445,
        "syssize" : 235,
        "sysdate" : 1666610078000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Specifications/Electrical-specifications?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610078895707737,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
        "syscollection" : "default"
      },
      "Title" : "Electrical specifications",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "Excerpt" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A ... Electrical specifications Musca-A Test Chip Board",
      "FirstSentences" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A board power supply rails and maximum current loads. Electrical ..."
    }, {
      "title" : "Arduino Shield expansion",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "excerpt" : "6-channel 3V3 analog from Shield to Musca-A board. ... Reset. ... MR stands for Master Receiver. ... Related references Location of components Arduino Shield expansion Musca-A Test Chip Board",
      "firstSentences" : "Arduino Shield expansion The Musca-A board supports custom system and peripheral design by providing one Arduino Shield interface. Overview of the Arduino Shield expansion interface The Arduino ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arduino Shield expansion ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "iñINgmVLqlNBd0OI",
        "urihash" : "iñINgmVLqlNBd0OI",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Arduino Shield ; Musca-A board ; custom ; pin functions ; power ; registers ; control ; decoupling capacitance ; reference pins",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "Arduino Shield ; Musca-A board ; custom ; pin functions ; power ; registers ; control ; decoupling capacitance ; reference pins",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610079000,
        "permanentid" : "8126948ee45a5445558240a1d73daa556560e808e07540d3fd7593f09f88",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb77",
        "transactionid" : 1003721,
        "title" : "Arduino Shield expansion ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610079002973310,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 2129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073555,
        "syssize" : 2129,
        "sysdate" : 1666610078000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610079000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610079002973310,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
        "syscollection" : "default"
      },
      "Title" : "Arduino Shield expansion",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "Excerpt" : "6-channel 3V3 analog from Shield to Musca-A board. ... Reset. ... MR stands for Master Receiver. ... Related references Location of components Arduino Shield expansion Musca-A Test Chip Board",
      "FirstSentences" : "Arduino Shield expansion The Musca-A board supports custom system and peripheral design by providing one Arduino Shield interface. Overview of the Arduino Shield expansion interface The Arduino ..."
    }, {
      "title" : "CMSDK timer",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "excerpt" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in ...",
      "firstSentences" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in the Non- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CMSDK timer ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "NñwcdYHKt7YijHo3",
        "urihash" : "NñwcdYHKt7YijHo3",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "control registers ; F000 ; base memory ; S32KCLK clock",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "control registers ; F000 ; base memory ; S32KCLK clock",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610079000,
        "permanentid" : "eb23a64561375ee09bd30bc1bd365fbf78d0cddd78c03d4d8af55f29287c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb91",
        "transactionid" : 1003721,
        "title" : "CMSDK timer ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610079000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610079059265487,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073465,
        "syssize" : 469,
        "sysdate" : 1666610079000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610079000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610079059265487,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
        "syscollection" : "default"
      },
      "Title" : "CMSDK timer",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "Excerpt" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in ...",
      "FirstSentences" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in the Non- ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Specifications ",
      "document_number" : "101107",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3465700",
      "sysurihash" : "B9WB18uNVSAð5jpn",
      "urihash" : "B9WB18uNVSAð5jpn",
      "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
      "systransactionid" : 1003721,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1576591867000,
      "topparentid" : 3465700,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1605527656000,
      "sysconcepts" : "specifications ; Musca-A board",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
      "attachmentparentid" : 3465700,
      "parentitem" : "5fb26868ca04df4095c1cb61",
      "concepts" : "specifications ; Musca-A board",
      "documenttype" : "html",
      "isattachment" : "3465700",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610078000,
      "permanentid" : "03c64236dbee4ecac1bbf0105da3ba28b4e6d3f2e432198d2cec384bbe98",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb26869ca04df4095c1cba8",
      "transactionid" : 1003721,
      "title" : "Specifications ",
      "products" : [ "Musca-A Test Chip Board" ],
      "date" : 1666610078000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "101107:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610078954639424,
      "sysisattachment" : "3465700",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465700,
      "size" : 186,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666610073445,
      "syssize" : 186,
      "sysdate" : 1666610078000,
      "haslayout" : "1",
      "topparent" : "3465700",
      "label_version" : "02",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465700,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Musca-A test chip and all board variants.",
      "wordcount" : 15,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610078000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101107/0000/Specifications?lang=en",
      "modified" : 1666610040000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610078954639424,
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
      "syscollection" : "default"
    },
    "Title" : "Specifications",
    "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "Excerpt" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications.",
    "FirstSentences" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications. Specifications Musca-A Test Chip Board"
  }, {
    "title" : "Contents of the MB directory",
    "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "firstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "CwejCF6XsE9Wt1ej",
        "urihash" : "CwejCF6XsE9Wt1ej",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610006000,
        "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1443",
        "transactionid" : 1003719,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610006478653482,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 5839,
        "sysdate" : 1666610006000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 394,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610006478653482,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "firstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "NxOðJHyFAKndfDov",
        "urihash" : "NxOðJHyFAKndfDov",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "b782d65556a35fcaaf37b16ba1969275e8290ec4915f8915dba57f8661ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1480",
        "transactionid" : 1003719,
        "title" : "Command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008927098122,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 502,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008927098122,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "Excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "FirstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ..."
    }, {
      "title" : "EEPROM menu",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "firstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "EEPROM menu ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "ðAb9HtB1qpinQqS3",
        "urihash" : "ðAb9HtB1qpinQqS3",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "e8e264655a680107728390a9b8a57e14b9509ade4fb646d72711a4f223fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1485",
        "transactionid" : 1003719,
        "title" : "EEPROM menu ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008875241149,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1113,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 1113,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008875241149,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "syscollection" : "default"
      },
      "Title" : "EEPROM menu",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "Excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "FirstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ..."
    }, {
      "title" : "Overview of the LogicTile daughterboard command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "firstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Overview of the LogicTile daughterboard command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "bwk13d3W2eyYkU1R",
        "urihash" : "bwk13d3W2eyYkU1R",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "d099504b2a61a274950e7586b4d826f150595f480fec8a65ff1c4c60bb40",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1482",
        "transactionid" : 1003719,
        "title" : "Overview of the LogicTile daughterboard command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008828827871,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 741,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 741,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008828827871,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Overview of the LogicTile daughterboard command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "Excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "FirstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Contents of the MB directory ",
      "document_number" : "100113",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3435629",
      "sysurihash" : "9liYelyWx3nn6MjF",
      "urihash" : "9liYelyWx3nn6MjF",
      "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "systransactionid" : 1003720,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532692686000,
      "topparentid" : 3435629,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585155017000,
      "sysconcepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3435629,
      "parentitem" : "5e7b8bc97158f500bd5c1443",
      "concepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "documenttype" : "html",
      "isattachment" : "3435629",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610032000,
      "permanentid" : "f4783dbdc7f52e1dd8d9bdab180157f767ea735798f436c224687e3a74d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b8bc97158f500bd5c1476",
      "transactionid" : 1003720,
      "title" : "Contents of the MB directory ",
      "products" : [ "Juno Development Board" ],
      "date" : 1666610032000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "100113:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610032960694113,
      "sysisattachment" : "3435629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435629,
      "size" : 2193,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609986890,
      "syssize" : 2193,
      "sysdate" : 1666610032000,
      "haslayout" : "1",
      "topparent" : "3435629",
      "label_version" : "07",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435629,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610032000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "modified" : 1666609956000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610032960694113,
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "syscollection" : "default"
    },
    "Title" : "Contents of the MB directory",
    "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "Excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "FirstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ..."
  }, {
    "title" : "ACPI for Arm Components 1.1",
    "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. All rights reserved. Release information ... Page 3 of 23 ... Date ... Changes",
    "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ACPI for Arm Components 1.1 ",
      "document_number" : "den0093",
      "document_version" : "1-1",
      "content_type" : "Architecture Document",
      "systopparent" : "4837490",
      "sysurihash" : "e28wðbjxpXnbfYo4",
      "urihash" : "e28wðbjxpXnbfYo4",
      "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1636675200000,
      "topparentid" : 4837490,
      "numberofpages" : 23,
      "sysconcepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4837490,
      "parentitem" : "618e6e0c83e60c5c768e26f7",
      "concepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4837490",
      "sysindexeddate" : 1648716719000,
      "permanentid" : "68847a3a153c2cd5d7653a49e812bdda2d39e3ddc39db98f4282a4617e27",
      "syslanguage" : [ "English" ],
      "itemid" : "618e6e0c83e60c5c768e26f9",
      "transactionid" : 861242,
      "title" : "ACPI for Arm Components 1.1 ",
      "date" : 1648716719000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0093:1-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716719119022328,
      "sysisattachment" : "4837490",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4837490,
      "size" : 287997,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716685812,
      "syssize" : 287997,
      "sysdate" : 1648716719000,
      "topparent" : "4837490",
      "label_version" : "1.1",
      "systopparentid" : 4837490,
      "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
      "wordcount" : 955,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716719000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716719119022328,
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Arm Components 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "Excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. All rights reserved. Release information ... Page 3 of 23 ... Date ... Changes",
    "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information"
  }, {
    "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "document_number" : "den0065",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "5044378",
        "sysurihash" : "hf01vPavLñvA2fE1",
        "urihash" : "hf01vPavLñvA2fE1",
        "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "systransactionid" : 975392,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1633392000000,
        "topparentid" : 5044378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633439404000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664358103000,
        "permanentid" : "588fa13a16d814ef4096f8e47a2a35dadb8863909548c76c87cd96a9a6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "615c4eacac265639eac51ca0",
        "transactionid" : 975392,
        "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "products" : [ "ACPI" ],
        "date" : 1664358103000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0065:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664358103582935481,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664358102579,
        "syssize" : 223,
        "sysdate" : 1664358103000,
        "haslayout" : "1",
        "topparent" : "5044378",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5044378,
        "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664358103000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0065/1-0/?lang=en",
        "modified" : 1647450857000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664358103582935481,
        "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "Excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "document_number" : "den0065",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "5044378",
      "sysurihash" : "Ht4ICQñiS8TemYap",
      "urihash" : "Ht4ICQñiS8TemYap",
      "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1633392000000,
      "topparentid" : 5044378,
      "numberofpages" : 38,
      "sysconcepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5044378,
      "parentitem" : "615c4eacac265639eac51ca0",
      "concepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5044378",
      "sysindexeddate" : 1649151168000,
      "permanentid" : "5e66725824052989023337a462f836c3342c3ca3856f1b6865a38e08af02",
      "syslanguage" : [ "English" ],
      "itemid" : "615c4eacac265639eac51ca2",
      "transactionid" : 864310,
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "date" : 1649151168000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0065:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151168896890468,
      "sysisattachment" : "5044378",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5044378,
      "size" : 566920,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150964555,
      "syssize" : 566920,
      "sysdate" : 1649151168000,
      "topparent" : "5044378",
      "label_version" : "1.0",
      "systopparentid" : 5044378,
      "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151168000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151168896890468,
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "Excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065"
  }, {
    "title" : "Authentication requirements for replicators",
    "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "firstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Components Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CoreSight Components Technical Reference Manual ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "zWtMð7wZM9YxH9rx",
        "urihash" : "zWtMð7wZM9YxH9rx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085576000,
        "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
        "syslanguage" : [ "English" ],
        "itemid" : "610171999ebe3a7dbd3a8002",
        "transactionid" : 863777,
        "title" : "CoreSight Components Technical Reference Manual ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085576567293202,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2638,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 2638,
        "sysdate" : 1649085576000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 202,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085576567293202,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Components Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Outgoing ATB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "firstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Outgoing ATB interfaces ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "6s9Z37exrFKCceR5",
        "urihash" : "6s9Z37exrFKCceR5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085669000,
        "permanentid" : "9630389a02ab1bb5fe0d77ab4695e10cf98cd4725e88156e7b9045d703c0",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a8085",
        "transactionid" : 863780,
        "title" : "Outgoing ATB interfaces ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085669000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085669754176629,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 150,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 150,
        "sysdate" : 1649085669000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085669000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085669754176629,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Outgoing ATB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "Excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "FirstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components"
    }, {
      "title" : "TPIU CoreSight management registers",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "firstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "TPIU CoreSight management registers ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "xiGhvR5MJJzN7ðno",
        "urihash" : "xiGhvR5MJJzN7ðno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "ebc744af4f6a05b02563bb4ef69ba7a84ca90578017391676727787ec33a",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a6",
        "transactionid" : 863774,
        "title" : "TPIU CoreSight management registers ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435547561316,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 2227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428675,
        "syssize" : 2227,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435547561316,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "syscollection" : "default"
      },
      "Title" : "TPIU CoreSight management registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "Excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "FirstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ..."
    }, {
      "title" : "Current Port Size Register, 0x004",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "firstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Current Port Size Register, 0x004 ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "GDlñ4TQfkXKgvrJ2",
        "urihash" : "GDlñ4TQfkXKgvrJ2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "12dd1c509ebe9fe8a0933a0bcbc0738f5b39ac0f474608f51c364795025d",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a9",
        "transactionid" : 863774,
        "title" : "Current Port Size Register, 0x004 ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435803157103,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428645,
        "syssize" : 791,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435803157103,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "syscollection" : "default"
      },
      "Title" : "Current Port Size Register, 0x004",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "Excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "FirstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ..."
    } ],
    "totalNumberOfChildResults" : 227,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Authentication requirements for replicators ",
      "document_number" : "ddi0314",
      "document_version" : "h",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3494660",
      "sysurihash" : "gNXmZ4HocfcQV6Ut",
      "urihash" : "gNXmZ4HocfcQV6Ut",
      "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1247184000000,
      "topparentid" : 3494660,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627484569000,
      "sysconcepts" : "replicators ; inputs capable ; Authentication requirements",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
      "attachmentparentid" : 3494660,
      "parentitem" : "610171999ebe3a7dbd3a8002",
      "concepts" : "replicators ; inputs capable ; Authentication requirements",
      "documenttype" : "html",
      "isattachment" : "3494660",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085669000,
      "permanentid" : "831328a6e80eba0324dd03e98bf4777aaca2cedac5fe4213adcfceb862e9",
      "syslanguage" : [ "English" ],
      "itemid" : "6101719b9ebe3a7dbd3a8089",
      "transactionid" : 863780,
      "title" : "Authentication requirements for replicators ",
      "products" : [ "CoreSight Components" ],
      "date" : 1649085669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0314:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085669838219750,
      "sysisattachment" : "3494660",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494660,
      "size" : 177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085429096,
      "syssize" : 177,
      "sysdate" : 1649085669000,
      "haslayout" : "1",
      "topparent" : "3494660",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494660,
      "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "modified" : 1639043014000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085669838219750,
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "syscollection" : "default"
    },
    "Title" : "Authentication requirements for replicators",
    "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "Excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "FirstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components"
  }, {
    "title" : "ARM instruction set",
    "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "firstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "SMI",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "firstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "SMI ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "2FjFiEqI1JKMLD50",
        "urihash" : "2FjFiEqI1JKMLD50",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "20fe7d5718f85cbd56fb0a7e58783f1b0b6c37217a8cd96ca9172b3a0255",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee97",
        "transactionid" : 905459,
        "title" : "SMI ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365753001203,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 1406,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 115,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365753001203,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "syscollection" : "default"
      },
      "Title" : "SMI",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "Excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "FirstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ..."
    }, {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    }, {
      "title" : "Software interrupt",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "firstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Software interrupt ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "TFYqvYVR35xvzgKu",
        "urihash" : "TFYqvYVR35xvzgKu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "3da28c7946cc8e143d2ac8d1c97020f9081c12c93cb80d4f46bbf6524267",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee8c",
        "transactionid" : 905459,
        "title" : "Software interrupt ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365319907709,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353776,
        "syssize" : 1352,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365319907709,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "Excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "FirstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ..."
    } ],
    "totalNumberOfChildResults" : 87,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM instruction set ",
      "document_number" : "ddi0309",
      "document_version" : "f",
      "content_type" : "Architecture Document",
      "systopparent" : "3495968",
      "sysurihash" : "XuUq9jA2wppJJqam",
      "urihash" : "XuUq9jA2wppJJqam",
      "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "systransactionid" : 905459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158925761000,
      "topparentid" : 3495968,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910651000,
      "sysconcepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
      "attachmentparentid" : 3495968,
      "parentitem" : "5f1067bb0daa596235e7ee6f",
      "concepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "documenttype" : "html",
      "isattachment" : "3495968",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655721367000,
      "permanentid" : "36fe206016635168b1c247761bea62d879b8863bda755ed39d3e2c85a28d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1067bb0daa596235e7ee96",
      "transactionid" : 905459,
      "title" : "ARM instruction set ",
      "products" : [ "CPU architecture", "Armv6" ],
      "date" : 1655721367000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "ddi0309:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655721367914159338,
      "sysisattachment" : "3495968",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3495968,
      "size" : 676,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655721353792,
      "syssize" : 676,
      "sysdate" : 1655721367000,
      "haslayout" : "1",
      "topparent" : "3495968",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495968,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655721367000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "modified" : 1655721340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655721367914159338,
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "syscollection" : "default"
    },
    "Title" : "ARM instruction set",
    "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "Excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "FirstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ..."
  }, {
    "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "The debug model",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "firstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "The debug model ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "KVsLI5YkwDlXkQDU",
        "urihash" : "KVsLI5YkwDlXkQDU",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "a26fe6cd12c2f0165c03bfd5fc147ef69878f7cccc3799645f7a66694340",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe9f86e16515cdc2479",
        "transactionid" : 905448,
        "title" : "The debug model ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871375512122,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 2667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845057,
        "syssize" : 2667,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871375512122,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "syscollection" : "default"
      },
      "Title" : "The debug model",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "Excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "FirstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ..."
    }, {
      "title" : "Cross trigger register summary",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "firstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cross trigger register summary ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "GqñYAH2IAxqkbJyH",
        "urihash" : "GqñYAH2IAxqkbJyH",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "153eaaec2dd7d15f04b41a457492765669ccce9d28d752334566f51e76f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905feaf86e16515cdc24b3",
        "transactionid" : 905448,
        "title" : "Cross trigger register summary ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871316198582,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 3477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845088,
        "syssize" : 3477,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 226,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871316198582,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cross trigger register summary",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "Excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "FirstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ..."
    } ],
    "totalNumberOfChildResults" : 563,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "document_number" : "100026",
      "document_version" : "0103",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5035168",
      "sysauthor" : "ARM",
      "sysurihash" : "ð0mtqQ4ðGX7Mð5kM",
      "urihash" : "ð0mtqQ4ðGX7Mð5kM",
      "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "keywords" : "Real-Time, Cortex-R, Cortex-R52",
      "systransactionid" : 905448,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595970165000,
      "topparentid" : 5035168,
      "numberofpages" : 694,
      "sysconcepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
      "attachmentparentid" : 5035168,
      "parentitem" : "5f905fe6f86e16515cdc2351",
      "concepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5035168",
      "sysindexeddate" : 1655720873000,
      "permanentid" : "af5eda39a7dc5ecabcea2ef4c31eb43cc972a2c6803c912243f0a61ca823",
      "syslanguage" : [ "English" ],
      "itemid" : "5f905fedf86e16515cdc25e2",
      "transactionid" : 905448,
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "subject" : "This book is for the Cortex-R52 processor.",
      "date" : 1655720872000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100026:0103:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655720872061865944,
      "sysisattachment" : "5035168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5035168,
      "size" : 4125273,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655720852149,
      "syssubject" : "This book is for the Cortex-R52 processor.",
      "syssize" : 4125273,
      "sysdate" : 1655720872000,
      "topparent" : "5035168",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 5035168,
      "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 6852,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655720873000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655720872061865944,
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor"
  }, {
    "title" : "MVFR0, Media and VFP Feature Register 0",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "excerpt" : "See the Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile for ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0 Cortex-A55",
    "firstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkðeM37bh9f3i8",
        "urihash" : "skgkðeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114787000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f50",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114787000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114787340904733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773549,
        "syssize" : 4472,
        "sysdate" : 1655114787000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114787000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114787340904733,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MVFR1, Media and VFP Feature Register 1",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "excerpt" : "FPFtZ, [3:0] Indicates whether the floating-point hardware implementation supports ... MVFR1 must be interpreted with MVFR0 and MVFR2. ... MVFR1, Media and VFP Feature Register 1 Cortex-A55",
      "firstSentences" : "MVFR1, Media and VFP Feature Register 1 The MVFR1 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR1 is a 32-bit register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "MVFR1, Media and VFP Feature Register 1 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "9ju5KBelRiuIðHNg",
        "urihash" : "9ju5KBelRiuIðHNg",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "Advanced SIMD ; unit supports ; MVFR1 ; register ; instructions ; features ; Config RO ; Manual Armv8 ; architecture profile ; Exception levels ; encoding spec ; Usage constraints ; Non-secure states ; assignments SIMDFMAC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "Advanced SIMD ; unit supports ; MVFR1 ; register ; instructions ; features ; Config RO ; Manual Armv8 ; architecture profile ; Exception levels ; encoding spec ; Usage constraints ; Non-secure states ; assignments SIMDFMAC",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "f2a0705b75199c29192a3a9230062c2cd923744e19b82987edabe79e8bdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f67",
        "transactionid" : 902345,
        "title" : "MVFR1, Media and VFP Feature Register 1 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788643633476,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2597,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773549,
        "syssize" : 2597,
        "sysdate" : 1655114788000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788643633476,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
        "syscollection" : "default"
      },
      "Title" : "MVFR1, Media and VFP Feature Register 1",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr1--media-and-vfp-feature-register-1",
      "Excerpt" : "FPFtZ, [3:0] Indicates whether the floating-point hardware implementation supports ... MVFR1 must be interpreted with MVFR0 and MVFR2. ... MVFR1, Media and VFP Feature Register 1 Cortex-A55",
      "FirstSentences" : "MVFR1, Media and VFP Feature Register 1 The MVFR1 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR1 is a 32-bit register."
    }, {
      "title" : "FPSID, Floating-Point System ID Register",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/fpsid--floating-point-system-id-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "excerpt" : "FPSID, Floating-Point System ID Register The FPSID provides top-level information about the floating-point ... Bit field descriptions FPSID is a 32-bit register. ... Arm deprecates use of it.",
      "firstSentences" : "FPSID, Floating-Point System ID Register The FPSID provides top-level information about the floating-point implementation. Bit field descriptions FPSID is a 32-bit register. Figure 3-1 FPSID bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "FPSID, Floating-Point System ID Register ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "pIBAt6FRP4RYQP6K",
        "urihash" : "pIBAt6FRP4RYQP6K",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "subarchitecture ; Arm Architecture Reference Manual ; registers ; hardware ; FPSID ; floating-point ; profile ; Exception levels ; support code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "subarchitecture ; Arm Architecture Reference Manual ; registers ; hardware ; FPSID ; floating-point ; profile ; Exception levels ; support code",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "b9620a6a3191768fbe07530740aac20ad691d6d3a194d802e97ffa2bbe06",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f64",
        "transactionid" : 902345,
        "title" : "FPSID, Floating-Point System ID Register ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788542649060,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 1793,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/fpsid--floating-point-system-id-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773549,
        "syssize" : 1793,
        "sysdate" : 1655114788000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/fpsid--floating-point-system-id-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch32-register-descriptions/fpsid--floating-point-system-id-register?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788542649060,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
        "syscollection" : "default"
      },
      "Title" : "FPSID, Floating-Point System ID Register",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/fpsid--floating-point-system-id-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/fpsid--floating-point-system-id-register",
      "Excerpt" : "FPSID, Floating-Point System ID Register The FPSID provides top-level information about the floating-point ... Bit field descriptions FPSID is a 32-bit register. ... Arm deprecates use of it.",
      "FirstSentences" : "FPSID, Floating-Point System ID Register The FPSID provides top-level information about the floating-point implementation. Bit field descriptions FPSID is a 32-bit register. Figure 3-1 FPSID bit ..."
    }, {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7e16dfb2608e4d7f0a2f8b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "excerpt" : "For the avoidance of doubt, Arm makes no representation with respect to, and has ... DAMAGES. ... Arm may make changes to this document at any time and without notice. ... Arm Limited.",
      "firstSentences" : "Arm® Cortex®-A55 Core Advanced SIMD and Floating-point Support Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100446_0200_00_en ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysauthor" : "ARM",
        "sysurihash" : "pNjSBKafUiRV1T8R",
        "urihash" : "pNjSBKafUiRV1T8R",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
        "keywords" : "Processors, Processor Architecture, A-profile, Cortex-A55",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "numberofpages" : 44,
        "sysconcepts" : "Advanced SIMD ; registers ; feature identification ; instructions ; execution state ; floating-point support ; floating-point ; cumulative exception ; conversion ; Arm Limited ; reset ; A55 core ; documentation ; arm ; written agreement ; export laws",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "Advanced SIMD ; registers ; feature identification ; instructions ; execution state ; floating-point support ; floating-point ; cumulative exception ; conversion ; Arm Limited ; reset ; A55 core ; documentation ; arm ; written agreement ; export laws",
        "documenttype" : "pdf",
        "isattachment" : "4818873",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "0f713b4cf7480e3625910a330873507d0495fceaee0ee61841a502b9f2ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f8b",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "subject" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788118385193,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 481506,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7e16dfb2608e4d7f0a2f8b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114775608,
        "syssubject" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "syssize" : 481506,
        "sysdate" : 1655114788000,
        "topparent" : "4818873",
        "author" : "ARM",
        "label_version" : "r2p0",
        "systopparentid" : 4818873,
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 863,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e16dfb2608e4d7f0a2f8b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788118385193,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7e16dfb2608e4d7f0a2f8b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/pdf/cortex_a55_fpu_trm_100446_0200_00_en.pdf",
      "Excerpt" : "For the avoidance of doubt, Arm makes no representation with respect to, and has ... DAMAGES. ... Arm may make changes to this document at any time and without notice. ... Arm Limited.",
      "FirstSentences" : "Arm® Cortex®-A55 Core Advanced SIMD and Floating-point Support Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100446_0200_00_en ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MVFR0, Media and VFP Feature Register 0 ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "kbn9MFHdðfUDg9zj",
      "urihash" : "kbn9MFHdðfUDg9zj",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1542976728000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585321695000,
      "sysconcepts" : "MVFR0 ; rounding modes ; register ; features ; Media ; Config RO ; EL1 ; Reference Manual Armv8 ; architecture profile ; Exception levels ; encoding spec ; Usage constraints ; Non-secure states ; divide operations ; assignments FPRound ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818873,
      "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
      "concepts" : "MVFR0 ; rounding modes ; register ; features ; Media ; Config RO ; EL1 ; Reference Manual Armv8 ; architecture profile ; Exception levels ; encoding spec ; Usage constraints ; Non-secure states ; divide operations ; assignments FPRound ; Advanced SIMD",
      "documenttype" : "html",
      "isattachment" : "4818873",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114788000,
      "permanentid" : "1225f031618108279cf736aa1a086d56600d85fbfb768ce8e3ae06ab84e5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e16dfb2608e4d7f0a2f66",
      "transactionid" : 902345,
      "title" : "MVFR0, Media and VFP Feature Register 0 ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114788000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114788727747780,
      "sysisattachment" : "4818873",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818873,
      "size" : 2499,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114773549,
      "syssize" : 2499,
      "sysdate" : 1655114788000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114788000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0?lang=en",
      "modified" : 1655114755000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114788727747780,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
      "syscollection" : "default"
    },
    "Title" : "MVFR0, Media and VFP Feature Register 0",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch32-register-descriptions/mvfr0--media-and-vfp-feature-register-0",
    "Excerpt" : "See the Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile for ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0 Cortex-A55",
    "FirstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register."
  }, {
    "title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
    "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862d2f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "excerpt" : "Date ... This document may include technical inaccuracies or typographical errors. ... DAMAGES. ... If any of the provisions contained in these terms conflict with any of the provisions of any ...",
      "firstSentences" : "Arm® Cortex®-A55 Core Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100442_0200_00_en Arm® Cortex®-A55 Core Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysauthor" : "ARM",
        "sysurihash" : "5Bfñ8JHCOuCGhgNx",
        "urihash" : "5Bfñ8JHCOuCGhgNx",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
        "keywords" : "Processors, Processor Architecture, A-profile, Cortex-A55",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "numberofpages" : 810,
        "sysconcepts" : "registers ; instructions ; functional groups ; cores ; translations ; A55 cores ; architecture profile ; arm ; EL1 ; Reference Manual Armv8 ; interfaces ; Manual Armv8 ; exception levels ; assignments ; memory ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "registers ; instructions ; functional groups ; cores ; translations ; A55 cores ; architecture profile ; arm ; EL1 ; Reference Manual Armv8 ; interfaces ; Manual Armv8 ; exception levels ; assignments ; memory ; configurations",
        "documenttype" : "pdf",
        "isattachment" : "4818485",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "cc0591c1f0da11e32e3985402343b63b181d54b9f77628d239c8374863f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f6a3736a0d2e862d2f",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "subject" : "This Technical Reference Manual is for the Cortex®-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "date" : 1655114787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114787563021568,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 3254025,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862d2f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114724889,
        "syssubject" : "This Technical Reference Manual is for the Cortex®-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "syssize" : 3254025,
        "sysdate" : 1655114787000,
        "topparent" : "4818485",
        "author" : "ARM",
        "label_version" : "r2p0",
        "systopparentid" : 4818485,
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 5520,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862d2f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114787563021568,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862d2f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_00_en.pdf",
      "Excerpt" : "Date ... This document may include technical inaccuracies or typographical errors. ... DAMAGES. ... If any of the provisions contained in these terms conflict with any of the provisions of any ...",
      "FirstSentences" : "Arm® Cortex®-A55 Core Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100442_0200_00_en Arm® Cortex®-A55 Core Technical ..."
    }, {
      "title" : "AArch32 UNPREDICTABLE Behaviors",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
      "firstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AArch32 UNPREDICTABLE Behaviors ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "5WvAZpTbexJLSPip",
        "urihash" : "5WvAZpTbexJLSPip",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "d74da27b4eff5f6975363943a9dcc06bb658dc2573ae2f2c93f8f4eea033",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c12",
        "transactionid" : 902345,
        "title" : "AArch32 UNPREDICTABLE Behaviors ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785882447979,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 470,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718020,
        "syssize" : 470,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785882447979,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "AArch32 UNPREDICTABLE Behaviors",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "Excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
      "FirstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ..."
    }, {
      "title" : "UNPREDICTABLE instructions within an IT Block",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "firstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "UNPREDICTABLE instructions within an IT Block ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "z531Hñ2ðWpMymysJ",
        "urihash" : "z531Hñ2ðWpMymysJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "4b7dfcbc7a942a71968e0ecc8af52a5b8842bc5cf58aa0c15a6ef0b9b16a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c14",
        "transactionid" : 902345,
        "title" : "UNPREDICTABLE instructions within an IT Block ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785769360464,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 542,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785769360464,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "syscollection" : "default"
      },
      "Title" : "UNPREDICTABLE instructions within an IT Block",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "Excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "FirstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ..."
    } ],
    "totalNumberOfChildResults" : 568,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysurihash" : "krñUm6BIsNjAjyOA",
      "urihash" : "krñUm6BIsNjAjyOA",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543164718000,
      "topparentid" : 4818485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585318384000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114788000,
      "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f0a3736a0d2e8627dc",
      "transactionid" : 902345,
      "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114788000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100442:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114788409488710,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4390,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114718020,
      "syssize" : 4390,
      "sysdate" : 1655114788000,
      "haslayout" : "1",
      "topparent" : "4818485",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818485,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 290,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114788000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100442/0200/?lang=en",
      "modified" : 1655114708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114788409488710,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
    "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "27ñ5t99x03h2yhLH",
        "urihash" : "27ñ5t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rñHwFðrpWUw",
        "urihash" : "vDl14rñHwFðrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVñHD54f7",
        "urihash" : "NvwGt6rrVñHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ..."
  }, {
    "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "document_number" : "ecm0359818",
        "document_version" : "11",
        "content_type" : "Architecture Document",
        "systopparent" : "4616829",
        "sysurihash" : "9nañdkRO7h7WJSZi",
        "urihash" : "9nañdkRO7h7WJSZi",
        "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "systransactionid" : 972972,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595578105000,
        "topparentid" : 4616829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595578417000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664181547000,
        "permanentid" : "d3a21ff71433e5b3fc462c030c0ddfb8853501cb349be543e14582423399",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1a983120b7cf4bc524d9c3",
        "transactionid" : 972972,
        "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "products" : [ "Armv8-M" ],
        "date" : 1664181547000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ecm0359818:11:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664181547448987399,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 263,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664181477354,
        "syssize" : 263,
        "sysdate" : 1664181547000,
        "haslayout" : "1",
        "topparent" : "4616829",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616829,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664181547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0359818/11/?lang=en",
        "modified" : 1650381796000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664181547448987399,
        "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "Excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "document_number" : "ecm0359818",
      "document_version" : "11",
      "content_type" : "Architecture Document",
      "systopparent" : "4616829",
      "sysauthor" : "Arm",
      "sysurihash" : "B23jBBadzñ7UOdPf",
      "urihash" : "B23jBBadzñ7UOdPf",
      "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "keywords" : "ACLE ABI CMSE Armv8-M Armv8.1-M Security Extensions toolchain requirements compiler linker",
      "systransactionid" : 872100,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595578105000,
      "topparentid" : 4616829,
      "numberofpages" : 30,
      "sysconcepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4616829,
      "parentitem" : "5f1a983120b7cf4bc524d9c3",
      "concepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "documenttype" : "pdf",
      "isattachment" : "4616829",
      "sysindexeddate" : 1650381839000,
      "permanentid" : "3be39312728cf784fd1b42d905f5fe9995a481b12ff1ea94bcb99ed9e417",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1a983120b7cf4bc524d9c5",
      "transactionid" : 872100,
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "date" : 1650381839000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0359818:11:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381839118905786,
      "sysisattachment" : "4616829",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4616829,
      "size" : 506507,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381814642,
      "syssize" : 506507,
      "sysdate" : 1650381839000,
      "topparent" : "4616829",
      "author" : "Arm",
      "label_version" : "1.1",
      "systopparentid" : 4616829,
      "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
      "wordcount" : 1318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381839000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381839118905786,
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqñXDsUmz9e3",
        "urihash" : "2PaduqñXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JñZ1xkfzhvh16qOl",
        "urihash" : "JñZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "Stall Control Register",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/stall-control-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "excerpt" : "[9] DSTALL Stall Cortex-R8 processor based on data trace buffer space: 0b0 Do not stall ... This provides four levels. ... [1:0] - Reserved. RAZ\\/WI. Stall Control Register Cortex-R8",
    "firstSentences" : "Stall Control Register The TRCSTALLCTLR enables the Cortex-R8 processor ETM to stall the Cortex-R8 processor if the Cortex-R8 processor ETM FIFO overflows. Usage constraints There are no usage ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "orqTgðñVUNy8z7EJ",
        "urihash" : "orqTgðñVUNy8z7EJ",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de012a3736a0d2e861bff",
        "transactionid" : 902343,
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660922913481,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 4409,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660922913481,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Counter Reload Value Registers 0-1",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "excerpt" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "firstSentences" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter. Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. Configurations ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Counter Reload Value Registers 0-1 ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "uðVZ6QRYu5rhvjHR",
        "urihash" : "uðVZ6QRYu5rhvjHR",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "assignments ; reload ; configurations ; processor ETM ; Usage constraints ; WI ; RAZ ; Reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "assignments ; reload ; configurations ; processor ETM ; Usage constraints ; WI ; RAZ ; Reset",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "2bc88dad2b80ba96daf6d48dfbe481a0a38dd1b620970d8fa5720c445ae6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861d18",
        "transactionid" : 902343,
        "title" : "Counter Reload Value Registers 0-1 ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658368030085,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610660,
        "syssize" : 745,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 65,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658368030085,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
        "syscollection" : "default"
      },
      "Title" : "Counter Reload Value Registers 0-1",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "Excerpt" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "FirstSentences" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter. Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. Configurations ..."
    }, {
      "title" : "ViewData Include/Exclude Single Address Comparator Register",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "excerpt" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "firstSentences" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the single address comparators that control the ViewData Include\\/Exclude control. Usage constraints Can only ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ViewData Include/Exclude Single Address Comparator Register ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "U8qq19JfrmYbQWor",
        "urihash" : "U8qq19JfrmYbQWor",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "assignments ; configurations ; address comparators ; control ; ViewData ; processor ETM ; Usage constraints ; Reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "assignments ; configurations ; address comparators ; control ; ViewData ; processor ETM ; Usage constraints ; Reset",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "d7ceba40663b1e39ee89a392a4c9baf3c02cc8a013a0e3ce270c6815a829",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861d12",
        "transactionid" : 902343,
        "title" : "ViewData Include/Exclude Single Address Comparator Register ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658338507658,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 1026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610599,
        "syssize" : 1026,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658338507658,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
        "syscollection" : "default"
      },
      "Title" : "ViewData Include/Exclude Single Address Comparator Register",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "Excerpt" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "FirstSentences" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the single address comparators that control the ViewData Include\\/Exclude control. Usage constraints Can only ..."
    }, {
      "title" : "The CoreSight debug environment",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "excerpt" : "You can read out the trace at low speed using a JTAG or Serial Wire interface when the trace capture is ... One ETM dedicated to each core. The CoreSight debug environment Cortex-R8",
      "firstSentences" : "The CoreSight debug environment The Cortex-R8 processor ETM is designed for use with CoreSight, an extensible, system-wide debug and trace architecture from Arm. See the Arm CoreSight SoC-400 User ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "The CoreSight debug environment ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "eqMFM5S3YBbD29de",
        "urihash" : "eqMFM5S3YBbD29de",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "R8 processor ; tracing ; Cortex ; CoreSight ; interfaces ; SoC ; environment ; figure shows ; capabilities ; statically shared ; transaction direction ; Cross Trigger Matrix ; output off-chip ; on-chip storage ; unique identification ; Cross-triggering",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "R8 processor ; tracing ; Cortex ; CoreSight ; interfaces ; SoC ; environment ; figure shows ; capabilities ; statically shared ; transaction direction ; Cross Trigger Matrix ; output off-chip ; on-chip storage ; unique identification ; Cross-triggering",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "5821a395b34220cb2f3a290b74458a201e8b800626947fcbd5336123482c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861cd8",
        "transactionid" : 902343,
        "title" : "The CoreSight debug environment ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658298724756,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 2974,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610707,
        "syssize" : 2974,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658298724756,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
        "syscollection" : "default"
      },
      "Title" : "The CoreSight debug environment",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "Excerpt" : "You can read out the trace at low speed using a JTAG or Serial Wire interface when the trace capture is ... One ETM dedicated to each core. The CoreSight debug environment Cortex-R8",
      "FirstSentences" : "The CoreSight debug environment The Cortex-R8 processor ETM is designed for use with CoreSight, an extensible, system-wide debug and trace architecture from Arm. See the Arm CoreSight SoC-400 User ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Stall Control Register ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "N633SOKLXYCqlqiP",
      "urihash" : "N633SOKLXYCqlqiP",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "usage constraints ; assignments ; instruction trace ; buffer space ; Stall processor ; invasion ; risk ; Discard",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "attachmentparentid" : 3447206,
      "parentitem" : "5e7de012a3736a0d2e861bff",
      "concepts" : "usage constraints ; assignments ; instruction trace ; buffer space ; Stall processor ; invasion ; risk ; Discard",
      "documenttype" : "html",
      "isattachment" : "3447206",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114658000,
      "permanentid" : "9028216dcf1809e53140222068024325404e9f970fc49255218437ec9630",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de013a3736a0d2e861d08",
      "transactionid" : 902343,
      "title" : "Stall Control Register ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114658000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114658403290327,
      "sysisattachment" : "3447206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447206,
      "size" : 1857,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/stall-control-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610613,
      "syssize" : 1857,
      "sysdate" : 1655114658000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/stall-control-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/stall-control-register?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114658403290327,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
      "syscollection" : "default"
    },
    "Title" : "Stall Control Register",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/stall-control-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/stall-control-register",
    "Excerpt" : "[9] DSTALL Stall Cortex-R8 processor based on data trace buffer space: 0b0 Do not stall ... This provides four levels. ... [1:0] - Reserved. RAZ\\/WI. Stall Control Register Cortex-R8",
    "FirstSentences" : "Stall Control Register The TRCSTALLCTLR enables the Cortex-R8 processor ETM to stall the Cortex-R8 processor if the Cortex-R8 processor ETM FIFO overflows. Usage constraints There are no usage ..."
  }, {
    "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "firstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "ðlðwYwIF2Qw1qBrr",
        "urihash" : "ðlðwYwIF2Qw1qBrr",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f215ea424a9cf05577",
        "transactionid" : 902341,
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515039084929,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 4208,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515039084929,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "pTa3GxMxpkrIRgðc",
        "urihash" : "pTa3GxMxpkrIRgðc",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e6a0312741fdefa206e5e7141b78dc3f71662b7c0639a52f3d40fccdb766",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf0570a",
        "transactionid" : 902341,
        "title" : "Revisions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515176842031,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 1085,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515176842031,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "firstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "LXmeK4l3nEaGJGtE",
        "urihash" : "LXmeK4l3nEaGJGtE",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e85f02d58b6d86a2309b2e6dc1e43725252fa295b0177434f129a4ac9c03",
        "syslanguage" : [ "English", "Catalan" ],
        "itemid" : "60b871f615ea424a9cf056f0",
        "transactionid" : 902341,
        "title" : "Appendices ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515091589484,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 551,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English", "Catalan" ],
        "sysrowid" : 1655114515091589484,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "FirstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ..."
    }, {
      "title" : "Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "firstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Signal Descriptions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "As5znD6Oð8VTFBT6",
        "urihash" : "As5znD6Oð8VTFBT6",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "interface signals ; Broadcast",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "interface signals ; Broadcast",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "17c73a3461db462f82c5aa83898ee2916de3a8aecf4bfa08b6120089734e",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf056f1",
        "transactionid" : 902341,
        "title" : "Signal Descriptions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515045536164,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 645,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 645,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515045536164,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "Excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "FirstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ..."
    } ],
    "totalNumberOfChildResults" : 355,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "document_number" : "100246",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4611252",
      "sysauthor" : "ARM",
      "sysurihash" : "j7XBBxðe1DL2O7cE",
      "urihash" : "j7XBBxðe1DL2O7cE",
      "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "systransactionid" : 902341,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488644449000,
      "topparentid" : 4611252,
      "numberofpages" : 568,
      "sysconcepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
      "attachmentparentid" : 4611252,
      "parentitem" : "60b871f215ea424a9cf05577",
      "concepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "documenttype" : "pdf",
      "isattachment" : "4611252",
      "sysindexeddate" : 1655114517000,
      "permanentid" : "48dc5e852ec17b3047f3eaac2805316993ddc89010cbd40e9e71ddaa117a",
      "syslanguage" : [ "English" ],
      "itemid" : "60b871f615ea424a9cf05728",
      "transactionid" : 902341,
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "subject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "date" : 1655114517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100246:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114517454978166,
      "sysisattachment" : "4611252",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4611252,
      "size" : 2476957,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114514899,
      "syssubject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "syssize" : 2476957,
      "sysdate" : 1655114517000,
      "topparent" : "4611252",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 4611252,
      "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4963,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114517000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114517454978166,
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "FirstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor"
  }, {
    "title" : "Configuration options for the ETM unit and trace resources",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources.",
    "firstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVAñ",
        "urihash" : "MjgOb8RMzkrIzVAñ",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Integration Instruction ATB Data Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "excerpt" : "[31:5] Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. Integration Instruction ATB Data Register Cortex-A32",
      "firstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Integration Instruction ATB Data Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "7wP4jñvVsqSh8dPV",
        "urihash" : "7wP4jñvVsqSh8dPV",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "01cc5a5b394a2ae2e085a7bc89aa89b491d8642e546d946bc91e076e866e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5274f",
        "transactionid" : 902340,
        "title" : "Integration Instruction ATB Data Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441334723176,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 1070,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429826,
        "syssize" : 1070,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441334723176,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Instruction ATB Data Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "Excerpt" : "[31:5] Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. Integration Instruction ATB Data Register Cortex-A32",
      "FirstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ..."
    }, {
      "title" : "Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "excerpt" : "Attributes PMCEID0 is a 32-bit register. ... [20] 0x14 L1I_CACHE L1 Instruction cache access: 1 This event is implemented. ... [9] 0x09 EXC_TAKEN Exception taken: 1 This event is implemented.",
      "firstSentences" : "Performance Monitors Common Event Identification Register 0 The PMCEID0 characteristics are: Purpose Defines which common architectural and common microarchitectural feature events are implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "UwaPAiuHwv7J1gvk",
        "urihash" : "UwaPAiuHwv7J1gvk",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "PMCEID0 ; common architectural ; L2 cache ; A32 processor ; even-numbered counters ; Cortex ; register ; Reference Manual Armv8 ; Non-secure states",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "PMCEID0 ; common architectural ; L2 cache ; A32 processor ; even-numbered counters ; Cortex ; register ; Reference Manual Armv8 ; Non-secure states",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "1d1c68b02226041828ec5a6f84567eeff59632f529aa2b1a0b91f7bcebe6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5270c",
        "transactionid" : 902340,
        "title" : "Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441333186530,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 4987,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429764,
        "syssize" : 4987,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 251,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441333186530,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "Excerpt" : "Attributes PMCEID0 is a 32-bit register. ... [20] 0x14 L1I_CACHE L1 Instruction cache access: 1 This event is implemented. ... [9] 0x09 EXC_TAKEN Exception taken: 1 This event is implemented.",
      "FirstSentences" : "Performance Monitors Common Event Identification Register 0 The PMCEID0 characteristics are: Purpose Defines which common architectural and common microarchitectural feature events are implemented."
    }, {
      "title" : "Sequencer Reset Control Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "excerpt" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to ... Usage constraints Accepts writes only when the trace unit is disabled. ... [6:4]",
      "firstSentences" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to state 0. Usage constraints Accepts writes only when the trace unit is disabled. If the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Sequencer Reset Control Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "Z6phDE7Tzkið63pi",
        "urihash" : "Z6phDE7Tzkið63pi",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "resource ; Boolean combined ; single selected ; res0 ; configurations ; sequencer ; Figure C10 ; register summary ; state transitions ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "resource ; Boolean combined ; single selected ; res0 ; configurations ; sequencer ; Figure C10 ; register summary ; state transitions ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "67197d555734bb5a7399f215185554692f5ca8aa6ec65d3fd45fd2306d48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5272e",
        "transactionid" : 902340,
        "title" : "Sequencer Reset Control Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441325641377,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 966,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429811,
        "syssize" : 966,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441325641377,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
        "syscollection" : "default"
      },
      "Title" : "Sequencer Reset Control Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "Excerpt" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to ... Usage constraints Accepts writes only when the trace unit is disabled. ... [6:4]",
      "FirstSentences" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to state 0. Usage constraints Accepts writes only when the trace unit is disabled. If the ..."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Configuration options for the ETM unit and trace resources ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "rToekCorkza2v1Ru",
      "urihash" : "rToekCorkza2v1Ru",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114442000,
      "permanentid" : "f73a326f615646c9483c5d33c8d842e4e9eddb96578df1f4ae54a1876d0b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca42cbfe76649ba526ce",
      "transactionid" : 902340,
      "title" : "Configuration options for the ETM unit and trace resources ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441361823405,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 2044,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429811,
      "syssize" : 2044,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114442000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441361823405,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "syscollection" : "default"
    },
    "Title" : "Configuration options for the ETM unit and trace resources",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "Excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources.",
    "FirstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ..."
  }, {
    "title" : "Arm PCI Configuration Space Access Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "firstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    },
    "childResults" : [ {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
      "document_number" : "den0115",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5043512",
      "sysurihash" : "u9dNG2kvñZBD0jGO",
      "urihash" : "u9dNG2kvñZBD0jGO",
      "sysuri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "systransactionid" : 917827,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1620000060000,
      "topparentid" : 5043512,
      "numberofpages" : 17,
      "sysconcepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5043512,
      "parentitem" : "60c9d96b0320e92fa40b364c",
      "concepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "documenttype" : "pdf",
      "isattachment" : "5043512",
      "sysindexeddate" : 1657643361000,
      "permanentid" : "45578c843e7a87885db102b8978409b6a0465dd6832017cb33f20e88637a",
      "syslanguage" : [ "English" ],
      "itemid" : "60c9d96c0320e92fa40b364e",
      "transactionid" : 917827,
      "title" : "Arm PCI Configuration Space Access Firmware Interface ",
      "date" : 1657643361000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0115:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1657643361848971253,
      "sysisattachment" : "5043512",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043512,
      "size" : 92917,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643342210,
      "syssize" : 92917,
      "sysdate" : 1657643361000,
      "topparent" : "5043512",
      "label_version" : "1.0BET1",
      "systopparentid" : 5043512,
      "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
      "wordcount" : 649,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643361000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643361848971253,
      "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm PCI Configuration Space Access Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "Excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "FirstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners."
  } ]
}