declare adder {
input a[4],b[4];
output f[4];
}

module adder {
reg r1[4],r2[4],r3[4];
reg r4[4],r5[4],r6[4];
reg r7[4],r8[4],r9[4];

 r3:=r2; r2:=r1; r1:=a+b;
 r6:=r5; r5:=r4; r4:=r3;
 r9:=r8; r8:=r7; r7:=r6;
 f=r9;
}
