// Seed: 1318342592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_5, id_7;
  wire id_9;
  assign module_1.id_2 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = 1'b0 == id_1 ? {1 & id_1{1'b0}} != 1'b0 : id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  tri1 id_2 = id_1;
  wire id_3;
endmodule
