m255
K3
13
cModel Technology
Z0 dC:\Users\alisy\Documents\GIT_HUB\Verilog\P02_half adder
vHA
IenkRRljWf7k^c<^E4>2b:3
V^O73V<^DGiS>=faO0JH@=3
w1684453179
8HA_G.v
FHA_G.v
L0 2
Z1 OV;L;6.3g_p1;37
r1
31
o-O0
n@h@a
!s85 0
vtb
IbSM?RzO[8L[9afCm=_^oV3
VV@Xn<HnSRM[I5c1?BH]3a3
w1684730669
8HA_G_tb.v
FHA_G_tb.v
L0 2
R1
r1
!s85 0
31
o-O0
