# single-cycle-risc-v-microarchitecture-
This repository contains a fullyâ€“functional **single-cycle RISC-V processor** implemented in **Verilog HDL**, along with complete testbenches for every module.  
The project demonstrates RTL design, modular architecture, CPU datapath construction, and verification â€” suitable for both **ASIC** and **FPGA** learning tracks.

---

## ğŸ“ Project Structure
<pre>
modules/
â”‚
â”œâ”€â”€ ALU.v
â”œâ”€â”€ ALUControl.v
â”œâ”€â”€ branch_unit.v
â”œâ”€â”€ control_unit.v
â”œâ”€â”€ data_mem.v
â”œâ”€â”€ imm_gen.v
â”œâ”€â”€ instr_mem.v
â”œâ”€â”€ pc_reg.v
â”œâ”€â”€ regfile.v
â”œâ”€â”€ riscv_cpu.v
testbenches/
â”‚
â”œâ”€â”€ tb_ALU.v
â”œâ”€â”€ tb_ALUControl.v
â”œâ”€â”€ tb_branch_unit.v
â”œâ”€â”€ tb_control_unit.v
â”œâ”€â”€ tb_data_mem.v
â”œâ”€â”€ tb_imm_gen.v
â”œâ”€â”€ tb_instr_mem.v
â”œâ”€â”€ tb_pc_reg.v
â”œâ”€â”€ tb_regfile.v
â””â”€â”€ tb_riscv_cpu.v
</pre>

---

## ğŸš€ Features

### âœ”ï¸ Fully Modular RISC-V CPU
- Implements core **RV32I ISA**
- Supports:
  - Arithmetic & logical ops  
  - Load/store  
  - Branching  
  - Immediate instructions  

### âœ”ï¸ Clean, Hierarchical Design  
Each processor block is separated for easy debugging & reuse.

### âœ”ï¸ Complete Testbench Suite  
Every RTL module includes a dedicated testbench.

### âœ”ï¸ Synthesizable for FPGA/ASIC  
RTL is clean and hardwareâ€“friendly.

---

## ğŸ§© Module Overview

### **riscv_cpu.v**
Top-level RISC-V single-cycle processor.

### **instr_mem.v**
Read-only instruction memory.

### **data_mem.v**
Implements load/store memory.

### **regfile.v**
32Ã—32 register file with two read ports & one write port.

### **ALU.v**
Performs arithmetic and logical operations.

### **ALUControl.v**
Maps instruction function fields to ALU operations.

### **control_unit.v**
Generates control signals based on opcode.

### **branch_unit.v**
Evaluates `beq`, `bne`, etc.

### **imm_gen.v**
Generates immediates for I/S/B formats.

### **pc_reg.v**
Program counter register.

---

## ğŸ§ª Testbenches

Each `tb_*.v` file validates its corresponding module:
- ALU ops  
- Branch decisions  
- Register file read/write  
- Immediate generation  
- Data + instruction memory  
- Full CPU execution flow  

Run `tb_riscv_cpu.v` for top-level integration testing.

---

## â–¶ï¸ How to Run (Simulation)

### **ModelSim / QuestaSim**
vlib work
vlog *.v
vsim tb_riscv_cpu
add wave *
run -all

### **Icarus Verilog**

iverilog -o cpu_tb tb_riscv_cpu.v *.v
./cpu_tb


---

## ğŸ“¦ Future Improvements
- Add pipelining (5-stage)  
- Add hazard detection & data forwarding  
- Add instruction + data cache  
- Support RV32IM extensions  

---

## ğŸ‘¤ Author
Designed and implemented as part of an **ASIC design project**.  


