Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 30 11:11:06 2022
| Host         : DESKTOP-L16NRCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line13/nolabel_line10/R_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line20/outsignal_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line21/outsignal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line22/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line23/outsignal_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line26/nolabel_line10/nolabel_line10/OutClock_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line26/nolabel_line11/Signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line26/nolabel_line9/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/FSM_sequential_state_reg_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.965      -31.567                     42                  443        0.129        0.000                      0                  443        4.500        0.000                       0                   207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.965      -31.567                     42                  443        0.129        0.000                      0                  443        4.500        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack       -0.965ns,  Total Violation      -31.567ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 6.057ns (57.828%)  route 4.417ns (42.172%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.735    15.723    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[10]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y57         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 6.057ns (57.828%)  route 4.417ns (42.172%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.735    15.723    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[11]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y57         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 6.057ns (57.828%)  route 4.417ns (42.172%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.735    15.723    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[8]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y57         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 6.057ns (57.828%)  route 4.417ns (42.172%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.735    15.723    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y57         FDRE                                         r  nolabel_line51/time1_reg[9]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y57         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.057ns (58.099%)  route 4.368ns (41.901%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.686    15.674    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[12]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y58         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.674    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.057ns (58.099%)  route 4.368ns (41.901%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.686    15.674    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[13]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y58         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.674    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.057ns (58.099%)  route 4.368ns (41.901%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.686    15.674    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[14]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y58         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.674    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.057ns (58.099%)  route 4.368ns (41.901%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.686    15.674    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.523    14.946    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y58         FDRE                                         r  nolabel_line51/time1_reg[15]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y58         FDRE (Setup_fdre_C_R)       -0.429    14.758    nolabel_line51/time1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.674    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.353ns  (logic 6.057ns (58.504%)  route 4.296ns (41.496%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.614    15.602    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  nolabel_line51/time1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.521    14.944    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y61         FDRE                                         r  nolabel_line51/time1_reg[24]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X13Y61         FDRE (Setup_fdre_C_R)       -0.429    14.756    nolabel_line51/time1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 nolabel_line51/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/time1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.353ns  (logic 6.057ns (58.504%)  route 4.296ns (41.496%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.646     5.249    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line51/number_reg[6]/Q
                         net (fo=6, routed)           0.586     6.291    nolabel_line51/number_reg_n_0_[6]
    SLICE_X13Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.415 f  nolabel_line51/time12_i_3/O
                         net (fo=4, routed)           0.178     6.593    nolabel_line51/time12_i_3_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  nolabel_line51/time12_i_1/O
                         net (fo=1, routed)           0.686     7.403    nolabel_line51/time12_i_1_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[4]_P[28])
                                                      3.656    11.059 f  nolabel_line51/time12/P[28]
                         net (fo=2, routed)           0.802    11.861    nolabel_line51/time12_n_77
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.124    11.985 r  nolabel_line51/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.985    nolabel_line51/i__carry_i_1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.361 r  nolabel_line51/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.361    nolabel_line51/time12_inferred__0/i__carry_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  nolabel_line51/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.807    13.407    nolabel_line51/time120_out[7]
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.301    13.708 r  nolabel_line51/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.708    nolabel_line51/time10_carry__2_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.241 r  nolabel_line51/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.623    14.863    nolabel_line51/time10_carry__2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.987 r  nolabel_line51/time1[0]_i_1/O
                         net (fo=32, routed)          0.614    15.602    nolabel_line51/time1[0]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  nolabel_line51/time1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.521    14.944    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y61         FDRE                                         r  nolabel_line51/time1_reg[25]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X13Y61         FDRE (Setup_fdre_C_R)       -0.429    14.756    nolabel_line51/time1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                 -0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/seed_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/num_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.594     1.513    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y71          FDRE                                         r  nolabel_line13/nolabel_line10/seed_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line13/nolabel_line10/seed_reg_reg[2]/Q
                         net (fo=5, routed)           0.077     1.732    nolabel_line13/nolabel_line10/seed_reg[2]
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  nolabel_line13/nolabel_line10/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    nolabel_line13/nolabel_line10/num_reg[2]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.865     2.030    nolabel_line13/nolabel_line10/CLK
    SLICE_X2Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.647    nolabel_line13/nolabel_line10/num_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/seed_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/num_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.594     1.513    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y71          FDRE                                         r  nolabel_line13/nolabel_line10/seed_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line13/nolabel_line10/seed_reg_reg[1]/Q
                         net (fo=7, routed)           0.114     1.769    nolabel_line13/nolabel_line10/seed_reg[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  nolabel_line13/nolabel_line10/num_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    nolabel_line13/nolabel_line10/num_reg[1]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.865     2.030    nolabel_line13/nolabel_line10/CLK
    SLICE_X2Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.647    nolabel_line13/nolabel_line10/num_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/seed_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/seed_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.594     1.513    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y71          FDRE                                         r  nolabel_line13/nolabel_line10/seed_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line13/nolabel_line10/seed_reg_reg[4]/Q
                         net (fo=2, routed)           0.117     1.772    nolabel_line13/nolabel_line10/seed_reg[4]
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  nolabel_line13/nolabel_line10/seed_reg[4]_i_1/O
                         net (fo=2, routed)           0.000     1.817    nolabel_line13/nolabel_line10/seed_reg[4]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  nolabel_line13/nolabel_line10/seed_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.865     2.030    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y71          FDRE                                         r  nolabel_line13/nolabel_line10/seed_reg_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.092     1.605    nolabel_line13/nolabel_line10/seed_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line51/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.623%)  route 0.158ns (45.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.575     1.494    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y54         FDRE                                         r  nolabel_line51/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  nolabel_line51/number_reg[7]/Q
                         net (fo=5, routed)           0.158     1.793    nolabel_line51/number_reg_n_0_[7]
    SLICE_X15Y53         LUT5 (Prop_lut5_I1_O)        0.049     1.842 r  nolabel_line51/number[9]_i_3/O
                         net (fo=1, routed)           0.000     1.842    nolabel_line51/number[9]
    SLICE_X15Y53         FDRE                                         r  nolabel_line51/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.846     2.011    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y53         FDRE                                         r  nolabel_line51/number_reg[9]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.107     1.617    nolabel_line51/number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/num_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/num_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.530%)  route 0.131ns (38.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.594     1.513    nolabel_line13/nolabel_line10/CLK
    SLICE_X2Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line13/nolabel_line10/num_reg_reg[1]/Q
                         net (fo=4, routed)           0.131     1.808    nolabel_line13/nolabel_line10/Q[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I1_O)        0.045     1.853 r  nolabel_line13/nolabel_line10/num_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line13/nolabel_line10/num_reg[5]_i_2_n_0
    SLICE_X1Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.865     2.030    nolabel_line13/nolabel_line10/CLK
    SLICE_X1Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[5]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092     1.619    nolabel_line13/nolabel_line10/num_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line51/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.095%)  route 0.158ns (45.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.575     1.494    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y54         FDRE                                         r  nolabel_line51/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  nolabel_line51/number_reg[7]/Q
                         net (fo=5, routed)           0.158     1.793    nolabel_line51/number_reg_n_0_[7]
    SLICE_X15Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  nolabel_line51/number[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line51/number[8]
    SLICE_X15Y53         FDRE                                         r  nolabel_line51/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.846     2.011    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y53         FDRE                                         r  nolabel_line51/number_reg[8]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.092     1.602    nolabel_line51/number_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/num_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.594     1.513    nolabel_line13/nolabel_line10/CLK
    SLICE_X1Y71          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nolabel_line13/nolabel_line10/num_reg_reg[3]/Q
                         net (fo=3, routed)           0.180     1.834    nolabel_line13/nolabel_line10/Q[3]
    SLICE_X3Y70          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.866     2.031    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y70          FDRE                                         r  nolabel_line13/nolabel_line10/num_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.070     1.598    nolabel_line13/nolabel_line10/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line51/number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.151%)  route 0.164ns (46.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.575     1.494    nolabel_line51/counter_reg[0]_0
    SLICE_X13Y54         FDRE                                         r  nolabel_line51/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  nolabel_line51/number_reg[2]/Q
                         net (fo=11, routed)          0.164     1.799    nolabel_line51/p_0_in0
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.844 r  nolabel_line51/number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    nolabel_line51/number[6]
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.846     2.011    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y54         FDRE                                         r  nolabel_line51/number_reg[6]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.092     1.602    nolabel_line51/number_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line26/nolabel_line9/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/nolabel_line9/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.600     1.519    nolabel_line26/nolabel_line9/load_reg_0
    SLICE_X0Y63          FDRE                                         r  nolabel_line26/nolabel_line9/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  nolabel_line26/nolabel_line9/load_reg/Q
                         net (fo=2, routed)           0.173     1.833    nolabel_line13/nolabel_line10/load
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.042     1.875 r  nolabel_line13/nolabel_line10/out_i_1/O
                         net (fo=1, routed)           0.000     1.875    nolabel_line26/nolabel_line9/out_reg_2
    SLICE_X0Y63          FDRE                                         r  nolabel_line26/nolabel_line9/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.872     2.037    nolabel_line26/nolabel_line9/load_reg_0
    SLICE_X0Y63          FDRE                                         r  nolabel_line26/nolabel_line9/out_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.107     1.626    nolabel_line26/nolabel_line9/out_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line51/number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.574     1.493    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y57         FDRE                                         r  nolabel_line51/number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  nolabel_line51/number_reg[0]/Q
                         net (fo=27, routed)          0.183     1.817    nolabel_line51/number_reg_n_0_[0]
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.042     1.859 r  nolabel_line51/number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    nolabel_line51/number[1]
    SLICE_X15Y57         FDRE                                         r  nolabel_line51/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.845     2.010    nolabel_line51/counter_reg[0]_0
    SLICE_X15Y57         FDRE                                         r  nolabel_line51/number_reg[1]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.107     1.600    nolabel_line51/number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y55    nolabel_line51/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51    nolabel_line51/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51    nolabel_line51/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51    nolabel_line51/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y52    nolabel_line51/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y52    nolabel_line51/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y52    nolabel_line51/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y52    nolabel_line51/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y53    nolabel_line51/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y55    nolabel_line51/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    nolabel_line51/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y53    nolabel_line51/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line51/time1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line51/time1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line51/time1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line51/time1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line51/time1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line51/time1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y57    nolabel_line51/number_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51    nolabel_line51/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51    nolabel_line51/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51    nolabel_line51/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    nolabel_line51/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    nolabel_line51/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    nolabel_line51/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    nolabel_line51/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     nolabel_line22/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     nolabel_line22/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     nolabel_line22/counter_reg[4]/C



