{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413059459355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413059459355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 11 15:30:59 2014 " "Processing started: Sat Oct 11 15:30:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413059459355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413059459355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_Part2 -c Lab4_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_Part2 -c Lab4_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413059459355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413059459611 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "h0 Lab4_Part2.v(28) " "Verilog HDL Declaration error at Lab4_Part2.v(28): identifier \"h0\" is already declared in the present scope" {  } { { "Lab4_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/4/Lab4_Part2/Lab4_Part2.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1413059459653 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "h1 Lab4_Part2.v(29) " "Verilog HDL Declaration error at Lab4_Part2.v(29): identifier \"h1\" is already declared in the present scope" {  } { { "Lab4_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/4/Lab4_Part2/Lab4_Part2.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1413059459653 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Lab4_Part2 Lab4_Part2.v(1) " "Ignored design unit \"Lab4_Part2\" at Lab4_Part2.v(1) due to previous errors" {  } { { "Lab4_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/4/Lab4_Part2/Lab4_Part2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1413059459653 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hexDisplay Lab4_Part2.v(33) " "Ignored design unit \"hexDisplay\" at Lab4_Part2.v(33) due to previous errors" {  } { { "Lab4_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/4/Lab4_Part2/Lab4_Part2.v" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1413059459653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_part2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab4_part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413059459654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413059459778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 11 15:30:59 2014 " "Processing ended: Sat Oct 11 15:30:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413059459778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413059459778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413059459778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413059459778 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413059460521 ""}
