#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 23 17:39:57 2023
# Process ID: 14972
# Log file: D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.runs/synth_1/UART_LITE_TX_v1_0.vds
# Journal file: D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_LITE_TX_v1_0.tcl -notrace
Command: synth_design -top UART_LITE_TX_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 261.887 ; gain = 89.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_LITE_TX_v1_0' [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0.v:4]
	Parameter C_uart_tx_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_uart_tx_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_LITE_TX_v1_0_uart_tx' [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0_uart_tx.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.srcs/sources_1/imports/Desktop/uart_tx.v:1]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/edit_UART_LITE_TX_v1_0.srcs/sources_1/imports/Desktop/uart_tx.v:1]
INFO: [Synth 8-226] default block is never used [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0_uart_tx.v:225]
INFO: [Synth 8-226] default block is never used [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0_uart_tx.v:366]
INFO: [Synth 8-256] done synthesizing module 'UART_LITE_TX_v1_0_uart_tx' (2#1) [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0_uart_tx.v:4]
INFO: [Synth 8-256] done synthesizing module 'UART_LITE_TX_v1_0' (3#1) [D:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/uart_lite_tx_1.0/hdl/UART_LITE_TX_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 296.199 ; gain = 124.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 296.199 ; gain = 124.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 296.199 ; gain = 124.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "cnt_message" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tx" won't be mapped to RAM because address size (33) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 322.453 ; gain = 150.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module UART_LITE_TX_v1_0_uart_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 454.133 ; gain = 282.020
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "UART_LITE_TX_v1_0_uart_tx_inst/ut/tx" won't be mapped to RAM because address size (33) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_awprot[2]
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_awprot[1]
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_awprot[0]
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_arprot[2]
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_arprot[1]
WARNING: [Synth 8-3331] design UART_LITE_TX_v1_0 has unconnected port uart_tx_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 455.492 ; gain = 283.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 455.492 ; gain = 283.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/ut/ready_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/slv_reg1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_awaddr_reg[1] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_awaddr_reg[0] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/ut/ready_reg ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_bresp_reg[1] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_bresp_reg[0] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_araddr_reg[1] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_araddr_reg[0] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/slv_reg1_reg[0] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_rresp_reg[1] ) is unused and will be removed from module UART_LITE_TX_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_LITE_TX_v1_0_uart_tx_inst/axi_rresp_reg[0] ) is unused and will be removed from module UART_LITE_TX_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    34|
|4     |LUT2   |     4|
|5     |LUT3   |     5|
|6     |LUT4   |    23|
|7     |LUT5   |    45|
|8     |LUT6   |     5|
|9     |FDRE   |   186|
|10    |IBUF   |    47|
|11    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   401|
|2     |  UART_LITE_TX_v1_0_uart_tx_inst |UART_LITE_TX_v1_0_uart_tx |   310|
|3     |    ut                           |uart_tx                   |   117|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 476.434 ; gain = 267.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 476.434 ; gain = 304.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 534.063 ; gain = 326.457
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 534.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 23 17:40:07 2023...
