$date
	Sun Oct 23 03:44:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#129452
b11110 !
1"
#129454
b11110 &
b11110 %
1$
#129455
0"
#129458
b1111 &
b1111 %
#129462
b101110 &
b101110 %
#129466
b10111 &
b10111 %
#129470
b1000110 &
b1000110 %
#129474
b100011 &
b100011 %
#129478
b1101010 &
b1101010 %
#129482
b110101 &
b110101 %
#129486
b10100000 &
b10100000 %
#129490
b1010000 &
b1010000 %
#129494
b101000 &
b101000 %
#129498
b10100 &
b10100 %
#129502
b1010 &
b1010 %
#129506
b101 &
b101 %
#129510
b10000 &
b10000 %
#129514
b1000 &
b1000 %
#129518
b100 &
b100 %
#129522
b10 &
b10 %
#129526
b1 &
1#
b1 %
#129530
b0 &
b0 %
0#
0$
#1180843
b10101 !
1"
#1180846
b10101 &
b10101 %
1$
#1180847
0"
#1180850
b1000000 &
b1000000 %
#1180854
b100000 &
b100000 %
#1180858
b10000 &
b10000 %
#1180862
b1000 &
b1000 %
#1180866
b100 &
b100 %
#1180870
b10 &
b10 %
#1180874
b1 &
b1 %
1#
#1180878
b0 &
0#
b0 %
0$
#2090388
b10100 !
1"
#2090390
b10100 &
b10100 %
1$
#2090391
0"
#2090394
b1010 &
b1010 %
#2090398
b101 &
b101 %
#2090402
b10000 &
b10000 %
#2090406
b1000 &
b1000 %
#2090410
b100 &
b100 %
#2090414
b10 &
b10 %
#2090418
b1 &
b1 %
1#
#2090422
b0 &
0#
b0 %
0$
#4500012
