// Seed: 2195772589
module module_0 ();
  tri id_1 = -1;
  assign id_1 = 1;
  logic [-1 : -1] id_2;
  ;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wire id_11,
    output wand id_12
);
  always @(posedge -1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
