<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r1391 - trunk/src/target/board
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-March/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r1391%20-%20trunk/src/target/board&In-Reply-To=%3C200903012102.n21L2F4s024208%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000174.html">
   <LINK REL="Next"  HREF="000176.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r1391 - trunk/src/target/board</H1>
    <B>oharboe at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r1391%20-%20trunk/src/target/board&In-Reply-To=%3C200903012102.n21L2F4s024208%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r1391 - trunk/src/target/board">oharboe at mail.berlios.de
       </A><BR>
    <I>Sun Mar  1 22:02:15 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="000174.html">[Openocd-svn] r1390 - in trunk/src: jtag target/interface
</A></li>
        <LI>Next message: <A HREF="000176.html">[Openocd-svn] r1392 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#175">[ date ]</a>
              <a href="thread.html#175">[ thread ]</a>
              <a href="subject.html#175">[ subject ]</a>
              <a href="author.html#175">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: oharboe
Date: 2009-03-01 22:02:13 +0100 (Sun, 01 Mar 2009)
New Revision: 1391

Added:
   trunk/src/target/board/sheevaplug.cfg
Log:
Nicolas Pitre nico at cam.org  SheevaPlug board configuration

Added: trunk/src/target/board/sheevaplug.cfg
===================================================================
--- trunk/src/target/board/sheevaplug.cfg	2009-03-01 21:01:11 UTC (rev 1390)
+++ trunk/src/target/board/sheevaplug.cfg	2009-03-01 21:02:13 UTC (rev 1391)
@@ -0,0 +1,111 @@
+# Marvell SheevaPlug 
+
+source [find interface/sheevaplug.cfg]
+source [find target/feroceon.cfg]
+
+$_TARGETNAME configure -event reset-init { sheevaplug_init }
+
+$_TARGETNAME configure \
+	-work-area-phys 0x10000000 \
+	-work-area-size 65536 \
+	-work-area-backup 0
+
+arm7_9 dcc_downloads enable
+
+# this assumes the hardware default peripherals location before u-Boot moves it
+nand device orion 0 0xd8000000
+
+proc sheevaplug_init { } {
+
+	arm926ejs cp15 0 0 1 0 0x00052078
+
+	mww 0xD0001400 0x43000C30 #  DDR SDRAM Configuration Register
+	mww 0xD0001404 0x39543000 #  Dunit Control Low Register
+	mww 0xD0001408 0x22125451 #  DDR SDRAM Timing (Low) Register
+	mww 0xD000140C 0x00000833 #  DDR SDRAM Timing (High) Register
+	mww 0xD0001410 0x000000CC #  DDR SDRAM Address Control Register
+	mww 0xD0001414 0x00000000 #  DDR SDRAM Open Pages Control Register
+	mww 0xD0001418 0x00000000 #  DDR SDRAM Operation Register
+	mww 0xD000141C 0x00000C52 #  DDR SDRAM Mode Register
+	mww 0xD0001420 0x00000042 #  DDR SDRAM Extended Mode Register
+	mww 0xD0001424 0x0000F17F #  Dunit Control High Register
+	mww 0xD0001428 0x00085520 #  Dunit Control High Register
+	mww 0xD000147c 0x00008552 #  Dunit Control High Register
+	mww 0xD0001504 0x0FFFFFF1 #  CS0n Size Register
+	mww 0xD0001508 0x10000000 #  CS1n Base Register
+	mww 0xD000150C 0x0FFFFFF5 #  CS1n Size Register
+	mww 0xD0001514 0x00000000 #  CS2n Size Register
+	mww 0xD000151C 0x00000000 #  CS3n Size Register
+	mww 0xD0001494 0x003C0000 #  DDR2 SDRAM ODT Control (Low) Register
+	mww 0xD0001498 0x00000000 #  DDR2 SDRAM ODT Control (High) REgister
+	mww 0xD000149C 0x0000F80F #  DDR2 Dunit ODT Control Register
+	mww 0xD0001480 0x00000001 #  DDR SDRAM Initialization Control Register
+	mww 0xD0020204 0x00000000 #  Main IRQ Interrupt Mask Register
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+	mww 0xD0020204 0x00000000 #              &quot;
+
+	mww 0xD0010000 0x01111111 #  MPP  0 to 7
+	mww 0xD0010004 0x11113322 #  MPP  8 to 15
+	mww 0xD0010008 0x00001111 #  MPP 16 to 23
+
+	mww 0xD0010418 0x003E07CF #  NAND Read Parameters REgister
+	mww 0xD001041C 0x000F0F0F #  NAND Write Parameters Register
+	mww 0xD0010470 0x01C7D943 #  NAND Flash Control Register
+
+}
+
+proc sheevaplug_reflash_uboot { } {
+
+	# reflash the u-Boot binary
+	#reset init
+	nand probe 0
+	nand erase 0 0 4
+	nand write 0 uboot.bin 0
+	reset run
+
+}
+
+proc sheevaplug_load_uboot { } {
+
+	# load u-Boot into RAM
+	#reset init
+	load_image /tmp/uboot.elf
+	verify_image uboot.elf
+	resume 0x00600000
+
+}
+


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000174.html">[Openocd-svn] r1390 - in trunk/src: jtag target/interface
</A></li>
	<LI>Next message: <A HREF="000176.html">[Openocd-svn] r1392 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#175">[ date ]</a>
              <a href="thread.html#175">[ thread ]</a>
              <a href="subject.html#175">[ subject ]</a>
              <a href="author.html#175">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
