{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684977912602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684977912603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:25:12 2023 " "Processing started: Wed May 24 22:25:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684977912603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977912603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debugging_tools -c debugging_tools " "Command: quartus_map --read_settings_files=on --write_settings_files=off debugging_tools -c debugging_tools" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977912603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684977912803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684977912803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_tools.v 1 1 " "Found 1 design units, including 1 entities, in source file debugging_tools.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugging_tools " "Found entity 1: debugging_tools" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684977917961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977917961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684977917963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977917963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 view_memory.v(46) " "Verilog HDL Expression warning at view_memory.v(46): truncated literal to match 3 bits" {  } { { "view_memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_memory.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1684977917964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_memory.v(37) " "Verilog HDL information at view_memory.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "view_memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_memory.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684977917964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file view_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/view_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684977917964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977917964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debugging_tools " "Elaborating entity \"debugging_tools\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684977918000 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_file debugging_tools.v(15) " "Verilog HDL warning at debugging_tools.v(15): object reg_file used but never assigned" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684977918191 "|debugging_tools"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "psw debugging_tools.v(16) " "Verilog HDL warning at debugging_tools.v(16): object psw used but never assigned" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684977918191 "|debugging_tools"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock debugging_tools.v(23) " "Verilog HDL or VHDL warning at debugging_tools.v(23): object \"Clock\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684977918191 "|debugging_tools"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC debugging_tools.v(28) " "Verilog HDL or VHDL warning at debugging_tools.v(28): object \"PC\" assigned a value but never read" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684977918191 "|debugging_tools"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX0 debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"HEX0\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX1 debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"HEX1\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX2 debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"HEX2\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX3 debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"HEX3\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LEDG debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"LEDG\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LEDR debugging_tools.v(42) " "Verilog HDL Port Connection error at debugging_tools.v(42): output or inout port \"LEDR\" must be connected to a structural net expression" {  } { { "debugging_tools.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/debugging_tools/debugging_tools.v" 42 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1684977918783 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684977918893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/debugging_tools/output_files/debugging_tools.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/debugging_tools/output_files/debugging_tools.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977918920 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684977918958 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 24 22:25:18 2023 " "Processing ended: Wed May 24 22:25:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684977918958 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684977918958 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684977918958 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684977918958 ""}
