
*** Running vivado
    with args -log lab8_elevator_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_elevator_control.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab8_elevator_control.tcl -notrace
Command: synth_design -top lab8_elevator_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23840 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.566 ; gain = 127.098 ; free physical = 1127 ; free virtual = 8333
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_elevator_control' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:38]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1206' bound to instance 'display' of component 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1223]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1233]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1239]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1245]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1251]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (1#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1223]
INFO: [Synth 8-3491] module 'request_handler' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:122' bound to instance 'req_handle' of component 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:105]
INFO: [Synth 8-638] synthesizing module 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:140]
WARNING: [Synth 8-614] signal 'up_request' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'down_request' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'request_handler' (2#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:140]
INFO: [Synth 8-3491] module 'lift1_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:329' bound to instance 'l1_control' of component 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:351]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'start2sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'clear_counter' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'start0_5sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'start1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'start0_1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'door_close' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'door_open' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'combined_requests' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'direction' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'next_target_floor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:393]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:739]
WARNING: [Synth 8-614] signal 'combined_requests' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:739]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:739]
INFO: [Synth 8-256] done synthesizing module 'lift1_controller' (3#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:351]
INFO: [Synth 8-3491] module 'lift2_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:783' bound to instance 'l2_control' of component 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:804]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'start2sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'clear_counter' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'start0_5sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'start1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'start0_1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'door_close' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'door_open' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'combined_requests' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'direction' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'next_target_floor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:846]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1160]
WARNING: [Synth 8-614] signal 'combined_requests' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1160]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:1160]
INFO: [Synth 8-256] done synthesizing module 'lift2_controller' (4#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:804]
INFO: [Synth 8-256] done synthesizing module 'lab8_elevator_control' (5#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:38]
WARNING: [Synth 8-3331] design request_handler has unconnected port clock
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_status[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_currentfloor[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_currentfloor[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_status[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_currentfloor[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_currentfloor[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port up_request[3]
WARNING: [Synth 8-3331] design request_handler has unconnected port down_request[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_request_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l1_request_status[0]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_request_status[1]
WARNING: [Synth 8-3331] design request_handler has unconnected port l2_request_status[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.035 ; gain = 171.566 ; free physical = 1080 ; free virtual = 8289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.035 ; gain = 171.566 ; free physical = 1077 ; free virtual = 8289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc]
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_elevator_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_elevator_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1401.426 ; gain = 0.000 ; free physical = 874 ; free virtual = 8119
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 871 ; free virtual = 8118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 871 ; free virtual = 8118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 870 ; free virtual = 8117
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'up_request_register_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'down_request_register_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'send1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:158]
WARNING: [Synth 8-327] inferring latch for variable 'lift_register_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:391]
WARNING: [Synth 8-327] inferring latch for variable 'l1_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:381]
WARNING: [Synth 8-327] inferring latch for variable 'start2sec' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:540]
WARNING: [Synth 8-327] inferring latch for variable 'clear_counter_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:423]
WARNING: [Synth 8-327] inferring latch for variable 'next_floor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:429]
WARNING: [Synth 8-327] inferring latch for variable 'lift_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:376]
WARNING: [Synth 8-327] inferring latch for variable 'next_target_floor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:573]
WARNING: [Synth 8-327] inferring latch for variable 'combined_requests_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:419]
WARNING: [Synth 8-327] inferring latch for variable 'direction_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:401]
WARNING: [Synth 8-327] inferring latch for variable 'next_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:398]
WARNING: [Synth 8-327] inferring latch for variable 'lift_register_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:844]
WARNING: [Synth 8-327] inferring latch for variable 'l2_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:834]
WARNING: [Synth 8-327] inferring latch for variable 'start2sec' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:960]
WARNING: [Synth 8-327] inferring latch for variable 'clear_counter_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:876]
WARNING: [Synth 8-327] inferring latch for variable 'next_floor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:882]
WARNING: [Synth 8-327] inferring latch for variable 'lift_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:829]
WARNING: [Synth 8-327] inferring latch for variable 'next_target_floor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:993]
WARNING: [Synth 8-327] inferring latch for variable 'combined_requests_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:872]
WARNING: [Synth 8-327] inferring latch for variable 'direction_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:854]
WARNING: [Synth 8-327] inferring latch for variable 'next_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:851]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 854 ; free virtual = 8101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 114   
	   7 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 64    
	   3 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 112   
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module request_handler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module lift1_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 55    
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module lift2_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 55    
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port up_request[3]
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port down_request[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/next_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/counter0_1sec_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/start0_1sec_reg )
INFO: [Synth 8-3886] merging instance 'req_handle/send1_reg[2]' (LD) to 'req_handle/down_request_register_reg[0]'
INFO: [Synth 8-3886] merging instance 'req_handle/send1_reg[3]' (LD) to 'req_handle/down_request_register_reg[0]'
INFO: [Synth 8-3886] merging instance 'req_handle/send1_reg[0]' (LD) to 'req_handle/down_request_register_reg[0]'
INFO: [Synth 8-3886] merging instance 'req_handle/send1_reg[1]' (LD) to 'req_handle/down_request_register_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/next_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/counter0_1sec_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/start0_1sec_reg )
INFO: [Synth 8-3886] merging instance 'req_handle/down_request_register_reg[0]' (LD) to 'req_handle/up_request_register_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/up_request_register_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_49/\l2_control/counter2sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\l1_control/counter1sec_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_49/\l2_control/counter2sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\l1_control/counter2sec_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\l2_control/counter0_5sec_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\l2_control/counter1sec_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\l1_control/counter0_5sec_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \l2_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l2_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l2_control/next_target_floor_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \l2_control/next_target_floor_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[1]  is always disabled
INFO: [Synth 8-3886] merging instance 'l2_control/direction_reg[1]' (LDC) to 'l2_control/direction_reg[0]'
INFO: [Synth 8-3886] merging instance 'l1_control/direction_reg[1]' (LDC) to 'l1_control/direction_reg[0]'
INFO: [Synth 8-3886] merging instance 'l2_control/lift_register_reg[0]' (LD) to 'l1_control/lift_register_reg[0]'
INFO: [Synth 8-3886] merging instance 'req_handle/up_request_register_reg[3]' (LD) to 'l1_control/lift_register_reg[0]'
INFO: [Synth 8-3886] merging instance 'display/cath_reg[2]' (FDE) to 'display/cath_reg[3]'
INFO: [Synth 8-3886] merging instance 'display/cath_reg[1]' (FDE) to 'display/cath_reg[6]'
INFO: [Synth 8-3886] merging instance 'display/cath_reg[3]' (FDE) to 'display/cath_reg[4]'
INFO: [Synth 8-3886] merging instance 'display/cath_reg[5]' (FDE) to 'display/cath_reg[6]'
WARNING: [Synth 8-3332] Sequential element (display/cath_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start0_5sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start0_5sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:440]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:440]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:440]
WARNING: [Synth 8-3332] Sequential element (l1_control/start1sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start1sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:457]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:457]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:457]
WARNING: [Synth 8-3332] Sequential element (l1_control/l1_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/l1_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start2sec) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start2sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start2sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:422]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:422]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:422]
WARNING: [Synth 8-3332] Sequential element (l1_control/clear_counter_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_floor_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_floor_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_target_floor_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_target_floor_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/direction_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[3]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[3]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[2]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[1]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[0]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:397]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[3]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[3]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[3]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[7]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[8]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[9]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[10]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[11]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[12]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[13]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[14]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[15]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[16]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[17]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[18]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[19]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[20]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[21]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[22]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[23]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[24]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[25]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[26]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter2sec_reg[27]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/currentfloor_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/currentfloor_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[7]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[8]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[9]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[10]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[11]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[12]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[13]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[14]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[15]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[16]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[17]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[18]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[19]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[20]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[21]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[22]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[23]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[24]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[25]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[26]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[27]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/start0_5sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:893]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:893]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:893]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/start1sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:910]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:910]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:910]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/start2sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:875]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:875]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:875]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/status_reg[3]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/status_reg[2]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/status_reg[1]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l2_control/status_reg[0]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 836 ; free virtual = 8086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 808 ; free virtual = 8065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 799 ; free virtual = 8056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    22|
|4     |LUT2   |    25|
|5     |LUT3   |     7|
|6     |LUT4   |     3|
|7     |LUT5   |     3|
|8     |LUT6   |     2|
|9     |FDRE   |    30|
|10    |LD     |    12|
|11    |IBUF   |    14|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------------+------+
|      |Instance     |Module                |Cells |
+------+-------------+----------------------+------+
|1     |top          |                      |   151|
|2     |  display    |seven_segment_display |    73|
|3     |  l1_control |lift1_controller      |     9|
|4     |  l2_control |lift2_controller      |     9|
|5     |  req_handle |request_handler       |    18|
+------+-------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.426 ; gain = 470.957 ; free physical = 798 ; free virtual = 8055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 42 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1401.426 ; gain = 89.465 ; free physical = 798 ; free virtual = 8055
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1401.434 ; gain = 470.965 ; free physical = 798 ; free virtual = 8055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 186 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1401.434 ; gain = 401.449 ; free physical = 793 ; free virtual = 8050
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/synth_1/lab8_elevator_control.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1425.438 ; gain = 0.000 ; free physical = 793 ; free virtual = 8050
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 01:38:27 2017...
