Metric,Value
detailedplace__design__instance__displacement__total,320.036
detailedplace__design__instance__displacement__mean,2.963
detailedplace__design__instance__displacement__max,9.06
detailedplace__route__wirelength__estimated,2425.41
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.494
detailedplace__timing__drv__max_slew_limit,0.910476
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.818776
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,2
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,2.27859e-05
detailedplace__power__switching__total,1.11822e-06
detailedplace__power__leakage__total,1.59582e-08
detailedplace__power__total,2.39201e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,108
detailedplace__design__instance__area,1255.56
detailedplace__design__instance__count__stdcell,108
detailedplace__design__instance__area__stdcell,1255.56
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0412642
detailedplace__design__instance__utilization__stdcell,0.0412642
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.7607
globalplace__power__internal__total,2.15166e-05
globalplace__power__switching__total,5.15423e-07
globalplace__power__leakage__total,1.10685e-08
globalplace__power__total,2.20431e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,65
globalplace__design__instance__area,939.859
globalplace__design__instance__count__stdcell,65
globalplace__design__instance__area__stdcell,939.859
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0308885
globalplace__design__instance__utilization__stdcell,0.0308885
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.4928
placeopt__timing__drv__max_slew_limit,0.910387
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.81859
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,2
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,2.27861e-05
placeopt__power__switching__total,1.12099e-06
placeopt__power__leakage__total,1.59582e-08
placeopt__power__total,2.39231e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,108
placeopt__design__instance__area,1255.56
placeopt__design__instance__count__stdcell,108
placeopt__design__instance__area__stdcell,1255.56
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0412642
placeopt__design__instance__utilization__stdcell,0.0412642
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,2354.18
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.4555
globalroute__clock__skew__setup,0.00600783
globalroute__clock__skew__hold,0.00600783
globalroute__timing__drv__max_slew_limit,0.891928
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.780832
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,2.42766e-05
globalroute__power__switching__total,4.73157e-06
globalroute__power__leakage__total,1.65729e-08
globalroute__power__total,2.90248e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,114
globalroute__design__instance__area,1297.3
globalroute__design__instance__count__stdcell,114
globalroute__design__instance__area__stdcell,1297.3
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0426357
globalroute__design__instance__utilization__stdcell,0.0426357
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,2286.97
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.4934
cts__clock__skew__setup,0.00190305
cts__clock__skew__hold,0.00190305
cts__timing__drv__max_slew_limit,0.909874
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.818023
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,2
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,2.42898e-05
cts__power__switching__total,4.16455e-06
cts__power__leakage__total,1.63522e-08
cts__power__total,2.84707e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,112
cts__design__instance__area,1282.78
cts__design__instance__count__stdcell,112
cts__design__instance__area__stdcell,1282.78
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0421586
cts__design__instance__utilization__stdcell,0.0421586
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,6.245e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,6.18278e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,6.1589e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,6.18278e-06
finish__design__instance__count__class:fill_cell,96
finish__design__instance__count__class:other,2276
finish__design__instance__count__class:buffer,8
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,45
finish__design__instance__count__class:inverter,2
finish__design__instance__count__class:clock_inverter,1
finish__design__instance__count__class:sequential_cell,9
finish__design__instance__count__class:multi_input_combinational_cell,46
finish__timing__setup__tns,0
finish__timing__setup__ws,11.2965
finish__clock__skew__setup,0.0108115
finish__clock__skew__hold,0.0108115
finish__timing__drv__max_slew_limit,0.880708
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.75958
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,2.42286e-05
finish__power__switching__total,6.05943e-06
finish__power__leakage__total,1.81413e-06
finish__power__total,3.21022e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2390
finish__design__instance__area,30160.8
finish__design__instance__count__stdcell,2390
finish__design__instance__area__stdcell,30160.8
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.991234
finish__design__instance__utilization__stdcell,0.991234
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,141
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,33
detailedroute__route__wirelength__iter:1,2628
detailedroute__route__drc_errors__iter:2,23
detailedroute__route__wirelength__iter:2,2602
detailedroute__route__drc_errors__iter:3,25
detailedroute__route__wirelength__iter:3,2612
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,2590
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,2590
detailedroute__route__vias,657
detailedroute__route__vias__singlecut,657
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.7658
floorplan__power__internal__total,2.15167e-05
floorplan__power__switching__total,4.63802e-07
floorplan__power__leakage__total,1.10685e-08
floorplan__power__total,2.19915e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,65
floorplan__design__instance__area,939.859
floorplan__design__instance__count__stdcell,65
floorplan__design__instance__area__stdcell,939.859
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0308885
floorplan__design__instance__utilization__stdcell,0.0308885
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
