
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,18}                        Premise(F2)
	S3= ICache[addr]={0,0,0,rD,0,16}                            Premise(F3)
	S4= [Lo]=lo                                                 Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= Lo.Out=lo                                               Lo-Out(S4)
	S8= Lo.Out1_0={lo}[1:0]                                     Lo-Out(S4)
	S9= Lo.Out4_0={lo}[4:0]                                     Lo-Out(S4)
	S10= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F5)
	S11= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F6)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F7)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F8)
	S14= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F9)
	S15= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F10)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F28)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F29)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S36= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F31)
	S37= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S38= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S39= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S40= IR_EX.Out=>FU.IR_EX                                    Premise(F35)
	S41= IR_ID.Out=>FU.IR_ID                                    Premise(F36)
	S42= IR_MEM.Out=>FU.IR_MEM                                  Premise(F37)
	S43= IR_WB.Out=>FU.IR_WB                                    Premise(F38)
	S44= Lo.Out=>GPR.WData                                      Premise(F39)
	S45= GPR.WData=lo                                           Path(S7,S44)
	S46= IR_ID.Out15_11=>GPR.WReg                               Premise(F40)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F41)
	S48= PC.Out=>ICache.IEA                                     Premise(F42)
	S49= ICache.IEA=addr                                        Path(S6,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= ICache.Out={0,0,0,rD,0,16}                             ICache-Search(S49,S3)
	S52= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S26)
	S53= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S37)
	S54= ICache.Out=>ICacheReg.In                               Premise(F43)
	S55= ICacheReg.In={0,0,0,rD,0,16}                           Path(S51,S54)
	S56= PC.Out=>IMMU.IEA                                       Premise(F44)
	S57= IMMU.IEA=addr                                          Path(S6,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S59= IMMU.PID=pid                                           Path(S5,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S27)
	S64= IR_MEM.Out=>IR_DMMU1.In                                Premise(F46)
	S65= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F47)
	S66= IR_ID.Out=>IR_EX.In                                    Premise(F48)
	S67= ICache.Out=>IR_ID.In                                   Premise(F49)
	S68= IR_ID.In={0,0,0,rD,0,16}                               Path(S51,S67)
	S69= ICache.Out=>IR_IMMU.In                                 Premise(F50)
	S70= IR_IMMU.In={0,0,0,rD,0,16}                             Path(S51,S69)
	S71= IR_EX.Out=>IR_MEM.In                                   Premise(F51)
	S72= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S73= IR_MEM.Out=>IR_WB.In                                   Premise(F53)
	S74= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S75= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S76= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S77= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S78= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S79= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S80= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S81= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S82= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S83= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S84= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S85= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S86= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S87= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S89= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S90= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S91= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S92= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S93= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S94= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S95= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S96= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S97= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S98= CtrlICache=0                                           Premise(F78)
	S99= ICache[addr]={0,0,0,rD,0,16}                           ICache-Hold(S3,S98)
	S100= CtrlIMMU=0                                            Premise(F79)
	S101= CtrlIR_DMMU1=0                                        Premise(F80)
	S102= CtrlIR_DMMU2=0                                        Premise(F81)
	S103= CtrlIR_EX=0                                           Premise(F82)
	S104= CtrlIR_ID=1                                           Premise(F83)
	S105= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Write(S68,S104)
	S106= CtrlIR_IMMU=0                                         Premise(F84)
	S107= CtrlIR_MEM=0                                          Premise(F85)
	S108= CtrlIR_WB=0                                           Premise(F86)
	S109= CtrlLo=0                                              Premise(F87)
	S110= [Lo]=lo                                               Lo-Hold(S4,S109)
	S111= CtrlGPR=0                                             Premise(F88)
	S112= CtrlIAddrReg=0                                        Premise(F89)
	S113= CtrlPC=0                                              Premise(F90)
	S114= CtrlPCInc=1                                           Premise(F91)
	S115= PC[Out]=addr+4                                        PC-Inc(S1,S113,S114)
	S116= PC[CIA]=addr                                          PC-Inc(S1,S113,S114)
	S117= CtrlIMem=0                                            Premise(F92)
	S118= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S2,S117)
	S119= CtrlICacheReg=0                                       Premise(F93)
	S120= CtrlASIDIn=0                                          Premise(F94)
	S121= CtrlCP0=0                                             Premise(F95)
	S122= CP0[ASID]=pid                                         CP0-Hold(S0,S121)
	S123= CtrlEPCIn=0                                           Premise(F96)
	S124= CtrlExCodeIn=0                                        Premise(F97)
	S125= CtrlIRMux=0                                           Premise(F98)

ID	S126= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S105)
	S127= IR_ID.Out31_26=0                                      IR-Out(S105)
	S128= IR_ID.Out25_21=0                                      IR-Out(S105)
	S129= IR_ID.Out20_16=0                                      IR-Out(S105)
	S130= IR_ID.Out15_11=rD                                     IR-Out(S105)
	S131= IR_ID.Out10_6=0                                       IR-Out(S105)
	S132= IR_ID.Out5_0=16                                       IR-Out(S105)
	S133= Lo.Out=lo                                             Lo-Out(S110)
	S134= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S110)
	S135= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S110)
	S136= PC.Out=addr+4                                         PC-Out(S115)
	S137= PC.CIA=addr                                           PC-Out(S116)
	S138= PC.CIA31_28=addr[31:28]                               PC-Out(S116)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S122)
	S140= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F193)
	S141= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F194)
	S142= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F195)
	S143= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F196)
	S144= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F197)
	S145= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F198)
	S146= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F199)
	S147= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F200)
	S148= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F201)
	S149= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F202)
	S150= FU.Bub_ID=>CU_ID.Bub                                  Premise(F203)
	S151= FU.Halt_ID=>CU_ID.Halt                                Premise(F204)
	S152= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F205)
	S153= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F206)
	S154= FU.Bub_IF=>CU_IF.Bub                                  Premise(F207)
	S155= FU.Halt_IF=>CU_IF.Halt                                Premise(F208)
	S156= ICache.Hit=>CU_IF.ICacheHit                           Premise(F209)
	S157= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F210)
	S158= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F211)
	S159= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F212)
	S160= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F213)
	S161= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F214)
	S162= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F215)
	S163= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F216)
	S164= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F217)
	S165= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F218)
	S166= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F219)
	S167= ICache.Hit=>FU.ICacheHit                              Premise(F220)
	S168= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F221)
	S169= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F222)
	S170= IR_EX.Out=>FU.IR_EX                                   Premise(F223)
	S171= IR_ID.Out=>FU.IR_ID                                   Premise(F224)
	S172= FU.IR_ID={0,0,0,rD,0,16}                              Path(S126,S171)
	S173= IR_MEM.Out=>FU.IR_MEM                                 Premise(F225)
	S174= IR_WB.Out=>FU.IR_WB                                   Premise(F226)
	S175= FU.InID1_RReg=5'b00000                                Premise(F227)
	S176= FU.InID2_RReg=5'b00000                                Premise(F228)
	S177= Lo.Out=>GPR.WData                                     Premise(F229)
	S178= GPR.WData=lo                                          Path(S133,S177)
	S179= IR_ID.Out15_11=>GPR.WReg                              Premise(F230)
	S180= GPR.WReg=rD                                           Path(S130,S179)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F231)
	S182= PC.Out=>ICache.IEA                                    Premise(F232)
	S183= ICache.IEA=addr+4                                     Path(S136,S182)
	S184= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S184,S156)
	S186= FU.ICacheHit=ICacheHit(addr+4)                        Path(S184,S167)
	S187= ICache.Out=>ICacheReg.In                              Premise(F233)
	S188= PC.Out=>IMMU.IEA                                      Premise(F234)
	S189= IMMU.IEA=addr+4                                       Path(S136,S188)
	S190= CP0.ASID=>IMMU.PID                                    Premise(F235)
	S191= IMMU.PID=pid                                          Path(S139,S190)
	S192= IMMU.Addr={pid,addr+4}                                IMMU-Search(S191,S189)
	S193= IAddrReg.In={pid,addr+4}                              Path(S192,S181)
	S194= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S191,S189)
	S195= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S194,S157)
	S196= IR_MEM.Out=>IR_DMMU1.In                               Premise(F236)
	S197= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F237)
	S198= IR_ID.Out=>IR_EX.In                                   Premise(F238)
	S199= IR_EX.In={0,0,0,rD,0,16}                              Path(S126,S198)
	S200= ICache.Out=>IR_ID.In                                  Premise(F239)
	S201= ICache.Out=>IR_IMMU.In                                Premise(F240)
	S202= IR_EX.Out=>IR_MEM.In                                  Premise(F241)
	S203= IR_DMMU2.Out=>IR_WB.In                                Premise(F242)
	S204= IR_MEM.Out=>IR_WB.In                                  Premise(F243)
	S205= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F244)
	S206= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F245)
	S207= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F246)
	S208= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F247)
	S209= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F248)
	S210= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F249)
	S211= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F250)
	S212= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F251)
	S213= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F252)
	S214= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F253)
	S215= IR_EX.Out31_26=>CU_EX.Op                              Premise(F254)
	S216= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F255)
	S217= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F256)
	S218= CU_ID.IRFunc1=0                                       Path(S129,S217)
	S219= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F257)
	S220= CU_ID.IRFunc2=0                                       Path(S128,S219)
	S221= IR_ID.Out31_26=>CU_ID.Op                              Premise(F258)
	S222= CU_ID.Op=0                                            Path(S127,S221)
	S223= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F259)
	S224= CU_ID.IRFunc=16                                       Path(S132,S223)
	S225= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F260)
	S226= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F261)
	S227= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F262)
	S228= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F263)
	S229= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F264)
	S230= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F265)
	S231= IR_WB.Out31_26=>CU_WB.Op                              Premise(F266)
	S232= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F267)
	S233= CtrlICache=0                                          Premise(F268)
	S234= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S99,S233)
	S235= CtrlIMMU=0                                            Premise(F269)
	S236= CtrlIR_DMMU1=0                                        Premise(F270)
	S237= CtrlIR_DMMU2=0                                        Premise(F271)
	S238= CtrlIR_EX=1                                           Premise(F272)
	S239= [IR_EX]={0,0,0,rD,0,16}                               IR_EX-Write(S199,S238)
	S240= CtrlIR_ID=0                                           Premise(F273)
	S241= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Hold(S105,S240)
	S242= CtrlIR_IMMU=0                                         Premise(F274)
	S243= CtrlIR_MEM=0                                          Premise(F275)
	S244= CtrlIR_WB=0                                           Premise(F276)
	S245= CtrlLo=0                                              Premise(F277)
	S246= [Lo]=lo                                               Lo-Hold(S110,S245)
	S247= CtrlGPR=1                                             Premise(F278)
	S248= GPR[rD]=lo                                            GPR-Write(S180,S178,S247)
	S249= CtrlIAddrReg=0                                        Premise(F279)
	S250= CtrlPC=0                                              Premise(F280)
	S251= CtrlPCInc=0                                           Premise(F281)
	S252= PC[CIA]=addr                                          PC-Hold(S116,S251)
	S253= PC[Out]=addr+4                                        PC-Hold(S115,S250,S251)
	S254= CtrlIMem=0                                            Premise(F282)
	S255= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S118,S254)
	S256= CtrlICacheReg=0                                       Premise(F283)
	S257= CtrlASIDIn=0                                          Premise(F284)
	S258= CtrlCP0=0                                             Premise(F285)
	S259= CP0[ASID]=pid                                         CP0-Hold(S122,S258)
	S260= CtrlEPCIn=0                                           Premise(F286)
	S261= CtrlExCodeIn=0                                        Premise(F287)
	S262= CtrlIRMux=0                                           Premise(F288)

EX	S263= IR_EX.Out={0,0,0,rD,0,16}                             IR_EX-Out(S239)
	S264= IR_EX.Out31_26=0                                      IR_EX-Out(S239)
	S265= IR_EX.Out25_21=0                                      IR_EX-Out(S239)
	S266= IR_EX.Out20_16=0                                      IR_EX-Out(S239)
	S267= IR_EX.Out15_11=rD                                     IR_EX-Out(S239)
	S268= IR_EX.Out10_6=0                                       IR_EX-Out(S239)
	S269= IR_EX.Out5_0=16                                       IR_EX-Out(S239)
	S270= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S241)
	S271= IR_ID.Out31_26=0                                      IR-Out(S241)
	S272= IR_ID.Out25_21=0                                      IR-Out(S241)
	S273= IR_ID.Out20_16=0                                      IR-Out(S241)
	S274= IR_ID.Out15_11=rD                                     IR-Out(S241)
	S275= IR_ID.Out10_6=0                                       IR-Out(S241)
	S276= IR_ID.Out5_0=16                                       IR-Out(S241)
	S277= Lo.Out=lo                                             Lo-Out(S246)
	S278= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S246)
	S279= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S246)
	S280= PC.CIA=addr                                           PC-Out(S252)
	S281= PC.CIA31_28=addr[31:28]                               PC-Out(S252)
	S282= PC.Out=addr+4                                         PC-Out(S253)
	S283= CP0.ASID=pid                                          CP0-Read-ASID(S259)
	S284= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F289)
	S285= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F290)
	S286= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F291)
	S287= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F292)
	S288= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F293)
	S289= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F294)
	S290= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F295)
	S291= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F296)
	S292= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F297)
	S293= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F298)
	S294= FU.Bub_ID=>CU_ID.Bub                                  Premise(F299)
	S295= FU.Halt_ID=>CU_ID.Halt                                Premise(F300)
	S296= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F301)
	S297= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F302)
	S298= FU.Bub_IF=>CU_IF.Bub                                  Premise(F303)
	S299= FU.Halt_IF=>CU_IF.Halt                                Premise(F304)
	S300= ICache.Hit=>CU_IF.ICacheHit                           Premise(F305)
	S301= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F306)
	S302= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F307)
	S303= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F308)
	S304= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F309)
	S305= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F310)
	S306= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F311)
	S307= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F312)
	S308= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F313)
	S309= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F314)
	S310= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F315)
	S311= ICache.Hit=>FU.ICacheHit                              Premise(F316)
	S312= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F317)
	S313= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F318)
	S314= IR_EX.Out=>FU.IR_EX                                   Premise(F319)
	S315= FU.IR_EX={0,0,0,rD,0,16}                              Path(S263,S314)
	S316= IR_ID.Out=>FU.IR_ID                                   Premise(F320)
	S317= FU.IR_ID={0,0,0,rD,0,16}                              Path(S270,S316)
	S318= IR_MEM.Out=>FU.IR_MEM                                 Premise(F321)
	S319= IR_WB.Out=>FU.IR_WB                                   Premise(F322)
	S320= FU.InEX_WReg=5'b00000                                 Premise(F323)
	S321= Lo.Out=>GPR.WData                                     Premise(F324)
	S322= GPR.WData=lo                                          Path(S277,S321)
	S323= IR_ID.Out15_11=>GPR.WReg                              Premise(F325)
	S324= GPR.WReg=rD                                           Path(S274,S323)
	S325= IMMU.Addr=>IAddrReg.In                                Premise(F326)
	S326= PC.Out=>ICache.IEA                                    Premise(F327)
	S327= ICache.IEA=addr+4                                     Path(S282,S326)
	S328= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S327)
	S329= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S328,S300)
	S330= FU.ICacheHit=ICacheHit(addr+4)                        Path(S328,S311)
	S331= ICache.Out=>ICacheReg.In                              Premise(F328)
	S332= PC.Out=>IMMU.IEA                                      Premise(F329)
	S333= IMMU.IEA=addr+4                                       Path(S282,S332)
	S334= CP0.ASID=>IMMU.PID                                    Premise(F330)
	S335= IMMU.PID=pid                                          Path(S283,S334)
	S336= IMMU.Addr={pid,addr+4}                                IMMU-Search(S335,S333)
	S337= IAddrReg.In={pid,addr+4}                              Path(S336,S325)
	S338= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S335,S333)
	S339= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S338,S301)
	S340= IR_MEM.Out=>IR_DMMU1.In                               Premise(F331)
	S341= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F332)
	S342= IR_ID.Out=>IR_EX.In                                   Premise(F333)
	S343= IR_EX.In={0,0,0,rD,0,16}                              Path(S270,S342)
	S344= ICache.Out=>IR_ID.In                                  Premise(F334)
	S345= ICache.Out=>IR_IMMU.In                                Premise(F335)
	S346= IR_EX.Out=>IR_MEM.In                                  Premise(F336)
	S347= IR_MEM.In={0,0,0,rD,0,16}                             Path(S263,S346)
	S348= IR_DMMU2.Out=>IR_WB.In                                Premise(F337)
	S349= IR_MEM.Out=>IR_WB.In                                  Premise(F338)
	S350= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F339)
	S351= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F340)
	S352= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F341)
	S353= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F342)
	S354= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F343)
	S355= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F344)
	S356= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F345)
	S357= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F346)
	S358= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F347)
	S359= CU_EX.IRFunc1=0                                       Path(S266,S358)
	S360= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F348)
	S361= CU_EX.IRFunc2=0                                       Path(S265,S360)
	S362= IR_EX.Out31_26=>CU_EX.Op                              Premise(F349)
	S363= CU_EX.Op=0                                            Path(S264,S362)
	S364= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F350)
	S365= CU_EX.IRFunc=16                                       Path(S269,S364)
	S366= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F351)
	S367= CU_ID.IRFunc1=0                                       Path(S273,S366)
	S368= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F352)
	S369= CU_ID.IRFunc2=0                                       Path(S272,S368)
	S370= IR_ID.Out31_26=>CU_ID.Op                              Premise(F353)
	S371= CU_ID.Op=0                                            Path(S271,S370)
	S372= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F354)
	S373= CU_ID.IRFunc=16                                       Path(S276,S372)
	S374= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F355)
	S375= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F356)
	S376= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F357)
	S377= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F358)
	S378= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F359)
	S379= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F360)
	S380= IR_WB.Out31_26=>CU_WB.Op                              Premise(F361)
	S381= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F362)
	S382= CtrlICache=0                                          Premise(F363)
	S383= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S234,S382)
	S384= CtrlIMMU=0                                            Premise(F364)
	S385= CtrlIR_DMMU1=0                                        Premise(F365)
	S386= CtrlIR_DMMU2=0                                        Premise(F366)
	S387= CtrlIR_EX=0                                           Premise(F367)
	S388= [IR_EX]={0,0,0,rD,0,16}                               IR_EX-Hold(S239,S387)
	S389= CtrlIR_ID=0                                           Premise(F368)
	S390= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Hold(S241,S389)
	S391= CtrlIR_IMMU=0                                         Premise(F369)
	S392= CtrlIR_MEM=1                                          Premise(F370)
	S393= [IR_MEM]={0,0,0,rD,0,16}                              IR_MEM-Write(S347,S392)
	S394= CtrlIR_WB=0                                           Premise(F371)
	S395= CtrlLo=0                                              Premise(F372)
	S396= [Lo]=lo                                               Lo-Hold(S246,S395)
	S397= CtrlGPR=0                                             Premise(F373)
	S398= GPR[rD]=lo                                            GPR-Hold(S248,S397)
	S399= CtrlIAddrReg=0                                        Premise(F374)
	S400= CtrlPC=0                                              Premise(F375)
	S401= CtrlPCInc=0                                           Premise(F376)
	S402= PC[CIA]=addr                                          PC-Hold(S252,S401)
	S403= PC[Out]=addr+4                                        PC-Hold(S253,S400,S401)
	S404= CtrlIMem=0                                            Premise(F377)
	S405= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S255,S404)
	S406= CtrlICacheReg=0                                       Premise(F378)
	S407= CtrlASIDIn=0                                          Premise(F379)
	S408= CtrlCP0=0                                             Premise(F380)
	S409= CP0[ASID]=pid                                         CP0-Hold(S259,S408)
	S410= CtrlEPCIn=0                                           Premise(F381)
	S411= CtrlExCodeIn=0                                        Premise(F382)
	S412= CtrlIRMux=0                                           Premise(F383)

MEM	S413= IR_EX.Out={0,0,0,rD,0,16}                             IR_EX-Out(S388)
	S414= IR_EX.Out31_26=0                                      IR_EX-Out(S388)
	S415= IR_EX.Out25_21=0                                      IR_EX-Out(S388)
	S416= IR_EX.Out20_16=0                                      IR_EX-Out(S388)
	S417= IR_EX.Out15_11=rD                                     IR_EX-Out(S388)
	S418= IR_EX.Out10_6=0                                       IR_EX-Out(S388)
	S419= IR_EX.Out5_0=16                                       IR_EX-Out(S388)
	S420= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S390)
	S421= IR_ID.Out31_26=0                                      IR-Out(S390)
	S422= IR_ID.Out25_21=0                                      IR-Out(S390)
	S423= IR_ID.Out20_16=0                                      IR-Out(S390)
	S424= IR_ID.Out15_11=rD                                     IR-Out(S390)
	S425= IR_ID.Out10_6=0                                       IR-Out(S390)
	S426= IR_ID.Out5_0=16                                       IR-Out(S390)
	S427= IR_MEM.Out={0,0,0,rD,0,16}                            IR_MEM-Out(S393)
	S428= IR_MEM.Out31_26=0                                     IR_MEM-Out(S393)
	S429= IR_MEM.Out25_21=0                                     IR_MEM-Out(S393)
	S430= IR_MEM.Out20_16=0                                     IR_MEM-Out(S393)
	S431= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S393)
	S432= IR_MEM.Out10_6=0                                      IR_MEM-Out(S393)
	S433= IR_MEM.Out5_0=16                                      IR_MEM-Out(S393)
	S434= Lo.Out=lo                                             Lo-Out(S396)
	S435= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S396)
	S436= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S396)
	S437= PC.CIA=addr                                           PC-Out(S402)
	S438= PC.CIA31_28=addr[31:28]                               PC-Out(S402)
	S439= PC.Out=addr+4                                         PC-Out(S403)
	S440= CP0.ASID=pid                                          CP0-Read-ASID(S409)
	S441= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F384)
	S442= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F385)
	S443= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F386)
	S444= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F387)
	S445= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F388)
	S446= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F389)
	S447= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F390)
	S448= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F391)
	S449= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F392)
	S450= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F393)
	S451= FU.Bub_ID=>CU_ID.Bub                                  Premise(F394)
	S452= FU.Halt_ID=>CU_ID.Halt                                Premise(F395)
	S453= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F396)
	S454= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F397)
	S455= FU.Bub_IF=>CU_IF.Bub                                  Premise(F398)
	S456= FU.Halt_IF=>CU_IF.Halt                                Premise(F399)
	S457= ICache.Hit=>CU_IF.ICacheHit                           Premise(F400)
	S458= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F401)
	S459= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F402)
	S460= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F403)
	S461= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F404)
	S462= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F405)
	S463= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F406)
	S464= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F407)
	S465= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F408)
	S466= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F409)
	S467= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F410)
	S468= ICache.Hit=>FU.ICacheHit                              Premise(F411)
	S469= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F412)
	S470= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F413)
	S471= IR_EX.Out=>FU.IR_EX                                   Premise(F414)
	S472= FU.IR_EX={0,0,0,rD,0,16}                              Path(S413,S471)
	S473= IR_ID.Out=>FU.IR_ID                                   Premise(F415)
	S474= FU.IR_ID={0,0,0,rD,0,16}                              Path(S420,S473)
	S475= IR_MEM.Out=>FU.IR_MEM                                 Premise(F416)
	S476= FU.IR_MEM={0,0,0,rD,0,16}                             Path(S427,S475)
	S477= IR_WB.Out=>FU.IR_WB                                   Premise(F417)
	S478= FU.InMEM_WReg=5'b00000                                Premise(F418)
	S479= Lo.Out=>GPR.WData                                     Premise(F419)
	S480= GPR.WData=lo                                          Path(S434,S479)
	S481= IR_ID.Out15_11=>GPR.WReg                              Premise(F420)
	S482= GPR.WReg=rD                                           Path(S424,S481)
	S483= IMMU.Addr=>IAddrReg.In                                Premise(F421)
	S484= PC.Out=>ICache.IEA                                    Premise(F422)
	S485= ICache.IEA=addr+4                                     Path(S439,S484)
	S486= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S485)
	S487= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S486,S457)
	S488= FU.ICacheHit=ICacheHit(addr+4)                        Path(S486,S468)
	S489= ICache.Out=>ICacheReg.In                              Premise(F423)
	S490= PC.Out=>IMMU.IEA                                      Premise(F424)
	S491= IMMU.IEA=addr+4                                       Path(S439,S490)
	S492= CP0.ASID=>IMMU.PID                                    Premise(F425)
	S493= IMMU.PID=pid                                          Path(S440,S492)
	S494= IMMU.Addr={pid,addr+4}                                IMMU-Search(S493,S491)
	S495= IAddrReg.In={pid,addr+4}                              Path(S494,S483)
	S496= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S493,S491)
	S497= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S496,S458)
	S498= IR_MEM.Out=>IR_DMMU1.In                               Premise(F426)
	S499= IR_DMMU1.In={0,0,0,rD,0,16}                           Path(S427,S498)
	S500= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F427)
	S501= IR_ID.Out=>IR_EX.In                                   Premise(F428)
	S502= IR_EX.In={0,0,0,rD,0,16}                              Path(S420,S501)
	S503= ICache.Out=>IR_ID.In                                  Premise(F429)
	S504= ICache.Out=>IR_IMMU.In                                Premise(F430)
	S505= IR_EX.Out=>IR_MEM.In                                  Premise(F431)
	S506= IR_MEM.In={0,0,0,rD,0,16}                             Path(S413,S505)
	S507= IR_DMMU2.Out=>IR_WB.In                                Premise(F432)
	S508= IR_MEM.Out=>IR_WB.In                                  Premise(F433)
	S509= IR_WB.In={0,0,0,rD,0,16}                              Path(S427,S508)
	S510= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F434)
	S511= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F435)
	S512= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F436)
	S513= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F437)
	S514= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F438)
	S515= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F439)
	S516= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F440)
	S517= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F441)
	S518= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F442)
	S519= CU_EX.IRFunc1=0                                       Path(S416,S518)
	S520= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F443)
	S521= CU_EX.IRFunc2=0                                       Path(S415,S520)
	S522= IR_EX.Out31_26=>CU_EX.Op                              Premise(F444)
	S523= CU_EX.Op=0                                            Path(S414,S522)
	S524= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F445)
	S525= CU_EX.IRFunc=16                                       Path(S419,S524)
	S526= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F446)
	S527= CU_ID.IRFunc1=0                                       Path(S423,S526)
	S528= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F447)
	S529= CU_ID.IRFunc2=0                                       Path(S422,S528)
	S530= IR_ID.Out31_26=>CU_ID.Op                              Premise(F448)
	S531= CU_ID.Op=0                                            Path(S421,S530)
	S532= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F449)
	S533= CU_ID.IRFunc=16                                       Path(S426,S532)
	S534= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F450)
	S535= CU_MEM.IRFunc1=0                                      Path(S430,S534)
	S536= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F451)
	S537= CU_MEM.IRFunc2=0                                      Path(S429,S536)
	S538= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F452)
	S539= CU_MEM.Op=0                                           Path(S428,S538)
	S540= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F453)
	S541= CU_MEM.IRFunc=16                                      Path(S433,S540)
	S542= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F454)
	S543= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F455)
	S544= IR_WB.Out31_26=>CU_WB.Op                              Premise(F456)
	S545= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F457)
	S546= CtrlICache=0                                          Premise(F458)
	S547= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S383,S546)
	S548= CtrlIMMU=0                                            Premise(F459)
	S549= CtrlIR_DMMU1=1                                        Premise(F460)
	S550= [IR_DMMU1]={0,0,0,rD,0,16}                            IR_DMMU1-Write(S499,S549)
	S551= CtrlIR_DMMU2=0                                        Premise(F461)
	S552= CtrlIR_EX=0                                           Premise(F462)
	S553= [IR_EX]={0,0,0,rD,0,16}                               IR_EX-Hold(S388,S552)
	S554= CtrlIR_ID=0                                           Premise(F463)
	S555= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Hold(S390,S554)
	S556= CtrlIR_IMMU=0                                         Premise(F464)
	S557= CtrlIR_MEM=0                                          Premise(F465)
	S558= [IR_MEM]={0,0,0,rD,0,16}                              IR_MEM-Hold(S393,S557)
	S559= CtrlIR_WB=1                                           Premise(F466)
	S560= [IR_WB]={0,0,0,rD,0,16}                               IR_WB-Write(S509,S559)
	S561= CtrlLo=0                                              Premise(F467)
	S562= [Lo]=lo                                               Lo-Hold(S396,S561)
	S563= CtrlGPR=0                                             Premise(F468)
	S564= GPR[rD]=lo                                            GPR-Hold(S398,S563)
	S565= CtrlIAddrReg=0                                        Premise(F469)
	S566= CtrlPC=0                                              Premise(F470)
	S567= CtrlPCInc=0                                           Premise(F471)
	S568= PC[CIA]=addr                                          PC-Hold(S402,S567)
	S569= PC[Out]=addr+4                                        PC-Hold(S403,S566,S567)
	S570= CtrlIMem=0                                            Premise(F472)
	S571= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S405,S570)
	S572= CtrlICacheReg=0                                       Premise(F473)
	S573= CtrlASIDIn=0                                          Premise(F474)
	S574= CtrlCP0=0                                             Premise(F475)
	S575= CP0[ASID]=pid                                         CP0-Hold(S409,S574)
	S576= CtrlEPCIn=0                                           Premise(F476)
	S577= CtrlExCodeIn=0                                        Premise(F477)
	S578= CtrlIRMux=0                                           Premise(F478)

DMMU1	S579= IR_DMMU1.Out={0,0,0,rD,0,16}                          IR_DMMU1-Out(S550)
	S580= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S550)
	S581= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S550)
	S582= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S550)
	S583= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S550)
	S584= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S550)
	S585= IR_DMMU1.Out5_0=16                                    IR_DMMU1-Out(S550)
	S586= IR_EX.Out={0,0,0,rD,0,16}                             IR_EX-Out(S553)
	S587= IR_EX.Out31_26=0                                      IR_EX-Out(S553)
	S588= IR_EX.Out25_21=0                                      IR_EX-Out(S553)
	S589= IR_EX.Out20_16=0                                      IR_EX-Out(S553)
	S590= IR_EX.Out15_11=rD                                     IR_EX-Out(S553)
	S591= IR_EX.Out10_6=0                                       IR_EX-Out(S553)
	S592= IR_EX.Out5_0=16                                       IR_EX-Out(S553)
	S593= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S555)
	S594= IR_ID.Out31_26=0                                      IR-Out(S555)
	S595= IR_ID.Out25_21=0                                      IR-Out(S555)
	S596= IR_ID.Out20_16=0                                      IR-Out(S555)
	S597= IR_ID.Out15_11=rD                                     IR-Out(S555)
	S598= IR_ID.Out10_6=0                                       IR-Out(S555)
	S599= IR_ID.Out5_0=16                                       IR-Out(S555)
	S600= IR_MEM.Out={0,0,0,rD,0,16}                            IR_MEM-Out(S558)
	S601= IR_MEM.Out31_26=0                                     IR_MEM-Out(S558)
	S602= IR_MEM.Out25_21=0                                     IR_MEM-Out(S558)
	S603= IR_MEM.Out20_16=0                                     IR_MEM-Out(S558)
	S604= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S558)
	S605= IR_MEM.Out10_6=0                                      IR_MEM-Out(S558)
	S606= IR_MEM.Out5_0=16                                      IR_MEM-Out(S558)
	S607= IR_WB.Out={0,0,0,rD,0,16}                             IR-Out(S560)
	S608= IR_WB.Out31_26=0                                      IR-Out(S560)
	S609= IR_WB.Out25_21=0                                      IR-Out(S560)
	S610= IR_WB.Out20_16=0                                      IR-Out(S560)
	S611= IR_WB.Out15_11=rD                                     IR-Out(S560)
	S612= IR_WB.Out10_6=0                                       IR-Out(S560)
	S613= IR_WB.Out5_0=16                                       IR-Out(S560)
	S614= Lo.Out=lo                                             Lo-Out(S562)
	S615= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S562)
	S616= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S562)
	S617= PC.CIA=addr                                           PC-Out(S568)
	S618= PC.CIA31_28=addr[31:28]                               PC-Out(S568)
	S619= PC.Out=addr+4                                         PC-Out(S569)
	S620= CP0.ASID=pid                                          CP0-Read-ASID(S575)
	S621= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F479)
	S622= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F480)
	S623= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F481)
	S624= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F482)
	S625= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F483)
	S626= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F484)
	S627= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F485)
	S628= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F486)
	S629= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F487)
	S630= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F488)
	S631= FU.Bub_ID=>CU_ID.Bub                                  Premise(F489)
	S632= FU.Halt_ID=>CU_ID.Halt                                Premise(F490)
	S633= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F491)
	S634= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F492)
	S635= FU.Bub_IF=>CU_IF.Bub                                  Premise(F493)
	S636= FU.Halt_IF=>CU_IF.Halt                                Premise(F494)
	S637= ICache.Hit=>CU_IF.ICacheHit                           Premise(F495)
	S638= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F496)
	S639= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F497)
	S640= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F498)
	S641= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F499)
	S642= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F500)
	S643= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F501)
	S644= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F502)
	S645= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F503)
	S646= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F504)
	S647= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F505)
	S648= ICache.Hit=>FU.ICacheHit                              Premise(F506)
	S649= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F507)
	S650= FU.IR_DMMU1={0,0,0,rD,0,16}                           Path(S579,S649)
	S651= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F508)
	S652= IR_EX.Out=>FU.IR_EX                                   Premise(F509)
	S653= FU.IR_EX={0,0,0,rD,0,16}                              Path(S586,S652)
	S654= IR_ID.Out=>FU.IR_ID                                   Premise(F510)
	S655= FU.IR_ID={0,0,0,rD,0,16}                              Path(S593,S654)
	S656= IR_MEM.Out=>FU.IR_MEM                                 Premise(F511)
	S657= FU.IR_MEM={0,0,0,rD,0,16}                             Path(S600,S656)
	S658= IR_WB.Out=>FU.IR_WB                                   Premise(F512)
	S659= FU.IR_WB={0,0,0,rD,0,16}                              Path(S607,S658)
	S660= FU.InDMMU1_WReg=5'b00000                              Premise(F513)
	S661= Lo.Out=>GPR.WData                                     Premise(F514)
	S662= GPR.WData=lo                                          Path(S614,S661)
	S663= IR_ID.Out15_11=>GPR.WReg                              Premise(F515)
	S664= GPR.WReg=rD                                           Path(S597,S663)
	S665= IMMU.Addr=>IAddrReg.In                                Premise(F516)
	S666= PC.Out=>ICache.IEA                                    Premise(F517)
	S667= ICache.IEA=addr+4                                     Path(S619,S666)
	S668= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S667)
	S669= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S668,S637)
	S670= FU.ICacheHit=ICacheHit(addr+4)                        Path(S668,S648)
	S671= ICache.Out=>ICacheReg.In                              Premise(F518)
	S672= PC.Out=>IMMU.IEA                                      Premise(F519)
	S673= IMMU.IEA=addr+4                                       Path(S619,S672)
	S674= CP0.ASID=>IMMU.PID                                    Premise(F520)
	S675= IMMU.PID=pid                                          Path(S620,S674)
	S676= IMMU.Addr={pid,addr+4}                                IMMU-Search(S675,S673)
	S677= IAddrReg.In={pid,addr+4}                              Path(S676,S665)
	S678= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S675,S673)
	S679= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S678,S638)
	S680= IR_MEM.Out=>IR_DMMU1.In                               Premise(F521)
	S681= IR_DMMU1.In={0,0,0,rD,0,16}                           Path(S600,S680)
	S682= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F522)
	S683= IR_DMMU2.In={0,0,0,rD,0,16}                           Path(S579,S682)
	S684= IR_ID.Out=>IR_EX.In                                   Premise(F523)
	S685= IR_EX.In={0,0,0,rD,0,16}                              Path(S593,S684)
	S686= ICache.Out=>IR_ID.In                                  Premise(F524)
	S687= ICache.Out=>IR_IMMU.In                                Premise(F525)
	S688= IR_EX.Out=>IR_MEM.In                                  Premise(F526)
	S689= IR_MEM.In={0,0,0,rD,0,16}                             Path(S586,S688)
	S690= IR_DMMU2.Out=>IR_WB.In                                Premise(F527)
	S691= IR_MEM.Out=>IR_WB.In                                  Premise(F528)
	S692= IR_WB.In={0,0,0,rD,0,16}                              Path(S600,S691)
	S693= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F529)
	S694= CU_DMMU1.IRFunc1=0                                    Path(S582,S693)
	S695= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F530)
	S696= CU_DMMU1.IRFunc2=0                                    Path(S581,S695)
	S697= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F531)
	S698= CU_DMMU1.Op=0                                         Path(S580,S697)
	S699= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F532)
	S700= CU_DMMU1.IRFunc=16                                    Path(S585,S699)
	S701= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F533)
	S702= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F534)
	S703= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F535)
	S704= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F536)
	S705= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F537)
	S706= CU_EX.IRFunc1=0                                       Path(S589,S705)
	S707= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F538)
	S708= CU_EX.IRFunc2=0                                       Path(S588,S707)
	S709= IR_EX.Out31_26=>CU_EX.Op                              Premise(F539)
	S710= CU_EX.Op=0                                            Path(S587,S709)
	S711= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F540)
	S712= CU_EX.IRFunc=16                                       Path(S592,S711)
	S713= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F541)
	S714= CU_ID.IRFunc1=0                                       Path(S596,S713)
	S715= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F542)
	S716= CU_ID.IRFunc2=0                                       Path(S595,S715)
	S717= IR_ID.Out31_26=>CU_ID.Op                              Premise(F543)
	S718= CU_ID.Op=0                                            Path(S594,S717)
	S719= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F544)
	S720= CU_ID.IRFunc=16                                       Path(S599,S719)
	S721= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F545)
	S722= CU_MEM.IRFunc1=0                                      Path(S603,S721)
	S723= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F546)
	S724= CU_MEM.IRFunc2=0                                      Path(S602,S723)
	S725= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F547)
	S726= CU_MEM.Op=0                                           Path(S601,S725)
	S727= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F548)
	S728= CU_MEM.IRFunc=16                                      Path(S606,S727)
	S729= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F549)
	S730= CU_WB.IRFunc1=0                                       Path(S610,S729)
	S731= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F550)
	S732= CU_WB.IRFunc2=0                                       Path(S609,S731)
	S733= IR_WB.Out31_26=>CU_WB.Op                              Premise(F551)
	S734= CU_WB.Op=0                                            Path(S608,S733)
	S735= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F552)
	S736= CU_WB.IRFunc=16                                       Path(S613,S735)
	S737= CtrlICache=0                                          Premise(F553)
	S738= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S547,S737)
	S739= CtrlIMMU=0                                            Premise(F554)
	S740= CtrlIR_DMMU1=0                                        Premise(F555)
	S741= [IR_DMMU1]={0,0,0,rD,0,16}                            IR_DMMU1-Hold(S550,S740)
	S742= CtrlIR_DMMU2=1                                        Premise(F556)
	S743= [IR_DMMU2]={0,0,0,rD,0,16}                            IR_DMMU2-Write(S683,S742)
	S744= CtrlIR_EX=0                                           Premise(F557)
	S745= [IR_EX]={0,0,0,rD,0,16}                               IR_EX-Hold(S553,S744)
	S746= CtrlIR_ID=0                                           Premise(F558)
	S747= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Hold(S555,S746)
	S748= CtrlIR_IMMU=0                                         Premise(F559)
	S749= CtrlIR_MEM=0                                          Premise(F560)
	S750= [IR_MEM]={0,0,0,rD,0,16}                              IR_MEM-Hold(S558,S749)
	S751= CtrlIR_WB=0                                           Premise(F561)
	S752= [IR_WB]={0,0,0,rD,0,16}                               IR_WB-Hold(S560,S751)
	S753= CtrlLo=0                                              Premise(F562)
	S754= [Lo]=lo                                               Lo-Hold(S562,S753)
	S755= CtrlGPR=0                                             Premise(F563)
	S756= GPR[rD]=lo                                            GPR-Hold(S564,S755)
	S757= CtrlIAddrReg=0                                        Premise(F564)
	S758= CtrlPC=0                                              Premise(F565)
	S759= CtrlPCInc=0                                           Premise(F566)
	S760= PC[CIA]=addr                                          PC-Hold(S568,S759)
	S761= PC[Out]=addr+4                                        PC-Hold(S569,S758,S759)
	S762= CtrlIMem=0                                            Premise(F567)
	S763= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S571,S762)
	S764= CtrlICacheReg=0                                       Premise(F568)
	S765= CtrlASIDIn=0                                          Premise(F569)
	S766= CtrlCP0=0                                             Premise(F570)
	S767= CP0[ASID]=pid                                         CP0-Hold(S575,S766)
	S768= CtrlEPCIn=0                                           Premise(F571)
	S769= CtrlExCodeIn=0                                        Premise(F572)
	S770= CtrlIRMux=0                                           Premise(F573)

DMMU2	S771= IR_DMMU1.Out={0,0,0,rD,0,16}                          IR_DMMU1-Out(S741)
	S772= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S741)
	S773= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S741)
	S774= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S741)
	S775= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S741)
	S776= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S741)
	S777= IR_DMMU1.Out5_0=16                                    IR_DMMU1-Out(S741)
	S778= IR_DMMU2.Out={0,0,0,rD,0,16}                          IR_DMMU2-Out(S743)
	S779= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S743)
	S780= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S743)
	S781= IR_DMMU2.Out20_16=0                                   IR_DMMU2-Out(S743)
	S782= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S743)
	S783= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S743)
	S784= IR_DMMU2.Out5_0=16                                    IR_DMMU2-Out(S743)
	S785= IR_EX.Out={0,0,0,rD,0,16}                             IR_EX-Out(S745)
	S786= IR_EX.Out31_26=0                                      IR_EX-Out(S745)
	S787= IR_EX.Out25_21=0                                      IR_EX-Out(S745)
	S788= IR_EX.Out20_16=0                                      IR_EX-Out(S745)
	S789= IR_EX.Out15_11=rD                                     IR_EX-Out(S745)
	S790= IR_EX.Out10_6=0                                       IR_EX-Out(S745)
	S791= IR_EX.Out5_0=16                                       IR_EX-Out(S745)
	S792= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S747)
	S793= IR_ID.Out31_26=0                                      IR-Out(S747)
	S794= IR_ID.Out25_21=0                                      IR-Out(S747)
	S795= IR_ID.Out20_16=0                                      IR-Out(S747)
	S796= IR_ID.Out15_11=rD                                     IR-Out(S747)
	S797= IR_ID.Out10_6=0                                       IR-Out(S747)
	S798= IR_ID.Out5_0=16                                       IR-Out(S747)
	S799= IR_MEM.Out={0,0,0,rD,0,16}                            IR_MEM-Out(S750)
	S800= IR_MEM.Out31_26=0                                     IR_MEM-Out(S750)
	S801= IR_MEM.Out25_21=0                                     IR_MEM-Out(S750)
	S802= IR_MEM.Out20_16=0                                     IR_MEM-Out(S750)
	S803= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S750)
	S804= IR_MEM.Out10_6=0                                      IR_MEM-Out(S750)
	S805= IR_MEM.Out5_0=16                                      IR_MEM-Out(S750)
	S806= IR_WB.Out={0,0,0,rD,0,16}                             IR-Out(S752)
	S807= IR_WB.Out31_26=0                                      IR-Out(S752)
	S808= IR_WB.Out25_21=0                                      IR-Out(S752)
	S809= IR_WB.Out20_16=0                                      IR-Out(S752)
	S810= IR_WB.Out15_11=rD                                     IR-Out(S752)
	S811= IR_WB.Out10_6=0                                       IR-Out(S752)
	S812= IR_WB.Out5_0=16                                       IR-Out(S752)
	S813= Lo.Out=lo                                             Lo-Out(S754)
	S814= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S754)
	S815= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S754)
	S816= PC.CIA=addr                                           PC-Out(S760)
	S817= PC.CIA31_28=addr[31:28]                               PC-Out(S760)
	S818= PC.Out=addr+4                                         PC-Out(S761)
	S819= CP0.ASID=pid                                          CP0-Read-ASID(S767)
	S820= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F574)
	S821= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F575)
	S822= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F576)
	S823= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F577)
	S824= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F578)
	S825= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F579)
	S826= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F580)
	S827= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F581)
	S828= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F582)
	S829= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F583)
	S830= FU.Bub_ID=>CU_ID.Bub                                  Premise(F584)
	S831= FU.Halt_ID=>CU_ID.Halt                                Premise(F585)
	S832= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F586)
	S833= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F587)
	S834= FU.Bub_IF=>CU_IF.Bub                                  Premise(F588)
	S835= FU.Halt_IF=>CU_IF.Halt                                Premise(F589)
	S836= ICache.Hit=>CU_IF.ICacheHit                           Premise(F590)
	S837= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F591)
	S838= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F592)
	S839= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F593)
	S840= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F594)
	S841= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F595)
	S842= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F596)
	S843= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F597)
	S844= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F598)
	S845= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F599)
	S846= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F600)
	S847= ICache.Hit=>FU.ICacheHit                              Premise(F601)
	S848= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F602)
	S849= FU.IR_DMMU1={0,0,0,rD,0,16}                           Path(S771,S848)
	S850= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F603)
	S851= FU.IR_DMMU2={0,0,0,rD,0,16}                           Path(S778,S850)
	S852= IR_EX.Out=>FU.IR_EX                                   Premise(F604)
	S853= FU.IR_EX={0,0,0,rD,0,16}                              Path(S785,S852)
	S854= IR_ID.Out=>FU.IR_ID                                   Premise(F605)
	S855= FU.IR_ID={0,0,0,rD,0,16}                              Path(S792,S854)
	S856= IR_MEM.Out=>FU.IR_MEM                                 Premise(F606)
	S857= FU.IR_MEM={0,0,0,rD,0,16}                             Path(S799,S856)
	S858= IR_WB.Out=>FU.IR_WB                                   Premise(F607)
	S859= FU.IR_WB={0,0,0,rD,0,16}                              Path(S806,S858)
	S860= FU.InDMMU2_WReg=5'b00000                              Premise(F608)
	S861= Lo.Out=>GPR.WData                                     Premise(F609)
	S862= GPR.WData=lo                                          Path(S813,S861)
	S863= IR_ID.Out15_11=>GPR.WReg                              Premise(F610)
	S864= GPR.WReg=rD                                           Path(S796,S863)
	S865= IMMU.Addr=>IAddrReg.In                                Premise(F611)
	S866= PC.Out=>ICache.IEA                                    Premise(F612)
	S867= ICache.IEA=addr+4                                     Path(S818,S866)
	S868= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S867)
	S869= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S868,S836)
	S870= FU.ICacheHit=ICacheHit(addr+4)                        Path(S868,S847)
	S871= ICache.Out=>ICacheReg.In                              Premise(F613)
	S872= PC.Out=>IMMU.IEA                                      Premise(F614)
	S873= IMMU.IEA=addr+4                                       Path(S818,S872)
	S874= CP0.ASID=>IMMU.PID                                    Premise(F615)
	S875= IMMU.PID=pid                                          Path(S819,S874)
	S876= IMMU.Addr={pid,addr+4}                                IMMU-Search(S875,S873)
	S877= IAddrReg.In={pid,addr+4}                              Path(S876,S865)
	S878= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S875,S873)
	S879= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S878,S837)
	S880= IR_MEM.Out=>IR_DMMU1.In                               Premise(F616)
	S881= IR_DMMU1.In={0,0,0,rD,0,16}                           Path(S799,S880)
	S882= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F617)
	S883= IR_DMMU2.In={0,0,0,rD,0,16}                           Path(S771,S882)
	S884= IR_ID.Out=>IR_EX.In                                   Premise(F618)
	S885= IR_EX.In={0,0,0,rD,0,16}                              Path(S792,S884)
	S886= ICache.Out=>IR_ID.In                                  Premise(F619)
	S887= ICache.Out=>IR_IMMU.In                                Premise(F620)
	S888= IR_EX.Out=>IR_MEM.In                                  Premise(F621)
	S889= IR_MEM.In={0,0,0,rD,0,16}                             Path(S785,S888)
	S890= IR_DMMU2.Out=>IR_WB.In                                Premise(F622)
	S891= IR_WB.In={0,0,0,rD,0,16}                              Path(S778,S890)
	S892= IR_MEM.Out=>IR_WB.In                                  Premise(F623)
	S893= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F624)
	S894= CU_DMMU1.IRFunc1=0                                    Path(S774,S893)
	S895= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F625)
	S896= CU_DMMU1.IRFunc2=0                                    Path(S773,S895)
	S897= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F626)
	S898= CU_DMMU1.Op=0                                         Path(S772,S897)
	S899= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F627)
	S900= CU_DMMU1.IRFunc=16                                    Path(S777,S899)
	S901= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F628)
	S902= CU_DMMU2.IRFunc1=0                                    Path(S781,S901)
	S903= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F629)
	S904= CU_DMMU2.IRFunc2=0                                    Path(S780,S903)
	S905= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F630)
	S906= CU_DMMU2.Op=0                                         Path(S779,S905)
	S907= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F631)
	S908= CU_DMMU2.IRFunc=16                                    Path(S784,S907)
	S909= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F632)
	S910= CU_EX.IRFunc1=0                                       Path(S788,S909)
	S911= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F633)
	S912= CU_EX.IRFunc2=0                                       Path(S787,S911)
	S913= IR_EX.Out31_26=>CU_EX.Op                              Premise(F634)
	S914= CU_EX.Op=0                                            Path(S786,S913)
	S915= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F635)
	S916= CU_EX.IRFunc=16                                       Path(S791,S915)
	S917= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F636)
	S918= CU_ID.IRFunc1=0                                       Path(S795,S917)
	S919= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F637)
	S920= CU_ID.IRFunc2=0                                       Path(S794,S919)
	S921= IR_ID.Out31_26=>CU_ID.Op                              Premise(F638)
	S922= CU_ID.Op=0                                            Path(S793,S921)
	S923= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F639)
	S924= CU_ID.IRFunc=16                                       Path(S798,S923)
	S925= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F640)
	S926= CU_MEM.IRFunc1=0                                      Path(S802,S925)
	S927= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F641)
	S928= CU_MEM.IRFunc2=0                                      Path(S801,S927)
	S929= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F642)
	S930= CU_MEM.Op=0                                           Path(S800,S929)
	S931= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F643)
	S932= CU_MEM.IRFunc=16                                      Path(S805,S931)
	S933= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F644)
	S934= CU_WB.IRFunc1=0                                       Path(S809,S933)
	S935= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F645)
	S936= CU_WB.IRFunc2=0                                       Path(S808,S935)
	S937= IR_WB.Out31_26=>CU_WB.Op                              Premise(F646)
	S938= CU_WB.Op=0                                            Path(S807,S937)
	S939= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F647)
	S940= CU_WB.IRFunc=16                                       Path(S812,S939)
	S941= CtrlICache=0                                          Premise(F648)
	S942= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S738,S941)
	S943= CtrlIMMU=0                                            Premise(F649)
	S944= CtrlIR_DMMU1=0                                        Premise(F650)
	S945= [IR_DMMU1]={0,0,0,rD,0,16}                            IR_DMMU1-Hold(S741,S944)
	S946= CtrlIR_DMMU2=0                                        Premise(F651)
	S947= [IR_DMMU2]={0,0,0,rD,0,16}                            IR_DMMU2-Hold(S743,S946)
	S948= CtrlIR_EX=0                                           Premise(F652)
	S949= [IR_EX]={0,0,0,rD,0,16}                               IR_EX-Hold(S745,S948)
	S950= CtrlIR_ID=0                                           Premise(F653)
	S951= [IR_ID]={0,0,0,rD,0,16}                               IR_ID-Hold(S747,S950)
	S952= CtrlIR_IMMU=0                                         Premise(F654)
	S953= CtrlIR_MEM=0                                          Premise(F655)
	S954= [IR_MEM]={0,0,0,rD,0,16}                              IR_MEM-Hold(S750,S953)
	S955= CtrlIR_WB=1                                           Premise(F656)
	S956= [IR_WB]={0,0,0,rD,0,16}                               IR_WB-Write(S891,S955)
	S957= CtrlLo=0                                              Premise(F657)
	S958= [Lo]=lo                                               Lo-Hold(S754,S957)
	S959= CtrlGPR=0                                             Premise(F658)
	S960= GPR[rD]=lo                                            GPR-Hold(S756,S959)
	S961= CtrlIAddrReg=0                                        Premise(F659)
	S962= CtrlPC=0                                              Premise(F660)
	S963= CtrlPCInc=0                                           Premise(F661)
	S964= PC[CIA]=addr                                          PC-Hold(S760,S963)
	S965= PC[Out]=addr+4                                        PC-Hold(S761,S962,S963)
	S966= CtrlIMem=0                                            Premise(F662)
	S967= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S763,S966)
	S968= CtrlICacheReg=0                                       Premise(F663)
	S969= CtrlASIDIn=0                                          Premise(F664)
	S970= CtrlCP0=0                                             Premise(F665)
	S971= CP0[ASID]=pid                                         CP0-Hold(S767,S970)
	S972= CtrlEPCIn=0                                           Premise(F666)
	S973= CtrlExCodeIn=0                                        Premise(F667)
	S974= CtrlIRMux=0                                           Premise(F668)

WB	S975= IR_DMMU1.Out={0,0,0,rD,0,16}                          IR_DMMU1-Out(S945)
	S976= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S945)
	S977= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S945)
	S978= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S945)
	S979= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S945)
	S980= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S945)
	S981= IR_DMMU1.Out5_0=16                                    IR_DMMU1-Out(S945)
	S982= IR_DMMU2.Out={0,0,0,rD,0,16}                          IR_DMMU2-Out(S947)
	S983= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S947)
	S984= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S947)
	S985= IR_DMMU2.Out20_16=0                                   IR_DMMU2-Out(S947)
	S986= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S947)
	S987= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S947)
	S988= IR_DMMU2.Out5_0=16                                    IR_DMMU2-Out(S947)
	S989= IR_EX.Out={0,0,0,rD,0,16}                             IR_EX-Out(S949)
	S990= IR_EX.Out31_26=0                                      IR_EX-Out(S949)
	S991= IR_EX.Out25_21=0                                      IR_EX-Out(S949)
	S992= IR_EX.Out20_16=0                                      IR_EX-Out(S949)
	S993= IR_EX.Out15_11=rD                                     IR_EX-Out(S949)
	S994= IR_EX.Out10_6=0                                       IR_EX-Out(S949)
	S995= IR_EX.Out5_0=16                                       IR_EX-Out(S949)
	S996= IR_ID.Out={0,0,0,rD,0,16}                             IR-Out(S951)
	S997= IR_ID.Out31_26=0                                      IR-Out(S951)
	S998= IR_ID.Out25_21=0                                      IR-Out(S951)
	S999= IR_ID.Out20_16=0                                      IR-Out(S951)
	S1000= IR_ID.Out15_11=rD                                    IR-Out(S951)
	S1001= IR_ID.Out10_6=0                                      IR-Out(S951)
	S1002= IR_ID.Out5_0=16                                      IR-Out(S951)
	S1003= IR_MEM.Out={0,0,0,rD,0,16}                           IR_MEM-Out(S954)
	S1004= IR_MEM.Out31_26=0                                    IR_MEM-Out(S954)
	S1005= IR_MEM.Out25_21=0                                    IR_MEM-Out(S954)
	S1006= IR_MEM.Out20_16=0                                    IR_MEM-Out(S954)
	S1007= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S954)
	S1008= IR_MEM.Out10_6=0                                     IR_MEM-Out(S954)
	S1009= IR_MEM.Out5_0=16                                     IR_MEM-Out(S954)
	S1010= IR_WB.Out={0,0,0,rD,0,16}                            IR-Out(S956)
	S1011= IR_WB.Out31_26=0                                     IR-Out(S956)
	S1012= IR_WB.Out25_21=0                                     IR-Out(S956)
	S1013= IR_WB.Out20_16=0                                     IR-Out(S956)
	S1014= IR_WB.Out15_11=rD                                    IR-Out(S956)
	S1015= IR_WB.Out10_6=0                                      IR-Out(S956)
	S1016= IR_WB.Out5_0=16                                      IR-Out(S956)
	S1017= Lo.Out=lo                                            Lo-Out(S958)
	S1018= Lo.Out1_0={lo}[1:0]                                  Lo-Out(S958)
	S1019= Lo.Out4_0={lo}[4:0]                                  Lo-Out(S958)
	S1020= PC.CIA=addr                                          PC-Out(S964)
	S1021= PC.CIA31_28=addr[31:28]                              PC-Out(S964)
	S1022= PC.Out=addr+4                                        PC-Out(S965)
	S1023= CP0.ASID=pid                                         CP0-Read-ASID(S971)
	S1024= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F669)
	S1025= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F670)
	S1026= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F671)
	S1027= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F672)
	S1028= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F673)
	S1029= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F674)
	S1030= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F675)
	S1031= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F676)
	S1032= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F677)
	S1033= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F678)
	S1034= FU.Bub_ID=>CU_ID.Bub                                 Premise(F679)
	S1035= FU.Halt_ID=>CU_ID.Halt                               Premise(F680)
	S1036= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F681)
	S1037= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F682)
	S1038= FU.Bub_IF=>CU_IF.Bub                                 Premise(F683)
	S1039= FU.Halt_IF=>CU_IF.Halt                               Premise(F684)
	S1040= ICache.Hit=>CU_IF.ICacheHit                          Premise(F685)
	S1041= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F686)
	S1042= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F687)
	S1043= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F688)
	S1044= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F689)
	S1045= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F690)
	S1046= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F691)
	S1047= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F692)
	S1048= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F693)
	S1049= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F694)
	S1050= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F695)
	S1051= ICache.Hit=>FU.ICacheHit                             Premise(F696)
	S1052= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F697)
	S1053= FU.IR_DMMU1={0,0,0,rD,0,16}                          Path(S975,S1052)
	S1054= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F698)
	S1055= FU.IR_DMMU2={0,0,0,rD,0,16}                          Path(S982,S1054)
	S1056= IR_EX.Out=>FU.IR_EX                                  Premise(F699)
	S1057= FU.IR_EX={0,0,0,rD,0,16}                             Path(S989,S1056)
	S1058= IR_ID.Out=>FU.IR_ID                                  Premise(F700)
	S1059= FU.IR_ID={0,0,0,rD,0,16}                             Path(S996,S1058)
	S1060= IR_MEM.Out=>FU.IR_MEM                                Premise(F701)
	S1061= FU.IR_MEM={0,0,0,rD,0,16}                            Path(S1003,S1060)
	S1062= IR_WB.Out=>FU.IR_WB                                  Premise(F702)
	S1063= FU.IR_WB={0,0,0,rD,0,16}                             Path(S1010,S1062)
	S1064= FU.InWB_WReg=5'b00000                                Premise(F703)
	S1065= Lo.Out=>GPR.WData                                    Premise(F704)
	S1066= GPR.WData=lo                                         Path(S1017,S1065)
	S1067= IR_ID.Out15_11=>GPR.WReg                             Premise(F705)
	S1068= GPR.WReg=rD                                          Path(S1000,S1067)
	S1069= IMMU.Addr=>IAddrReg.In                               Premise(F706)
	S1070= PC.Out=>ICache.IEA                                   Premise(F707)
	S1071= ICache.IEA=addr+4                                    Path(S1022,S1070)
	S1072= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1071)
	S1073= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1072,S1040)
	S1074= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1072,S1051)
	S1075= ICache.Out=>ICacheReg.In                             Premise(F708)
	S1076= PC.Out=>IMMU.IEA                                     Premise(F709)
	S1077= IMMU.IEA=addr+4                                      Path(S1022,S1076)
	S1078= CP0.ASID=>IMMU.PID                                   Premise(F710)
	S1079= IMMU.PID=pid                                         Path(S1023,S1078)
	S1080= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1079,S1077)
	S1081= IAddrReg.In={pid,addr+4}                             Path(S1080,S1069)
	S1082= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1079,S1077)
	S1083= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1082,S1041)
	S1084= IR_MEM.Out=>IR_DMMU1.In                              Premise(F711)
	S1085= IR_DMMU1.In={0,0,0,rD,0,16}                          Path(S1003,S1084)
	S1086= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F712)
	S1087= IR_DMMU2.In={0,0,0,rD,0,16}                          Path(S975,S1086)
	S1088= IR_ID.Out=>IR_EX.In                                  Premise(F713)
	S1089= IR_EX.In={0,0,0,rD,0,16}                             Path(S996,S1088)
	S1090= ICache.Out=>IR_ID.In                                 Premise(F714)
	S1091= ICache.Out=>IR_IMMU.In                               Premise(F715)
	S1092= IR_EX.Out=>IR_MEM.In                                 Premise(F716)
	S1093= IR_MEM.In={0,0,0,rD,0,16}                            Path(S989,S1092)
	S1094= IR_DMMU2.Out=>IR_WB.In                               Premise(F717)
	S1095= IR_WB.In={0,0,0,rD,0,16}                             Path(S982,S1094)
	S1096= IR_MEM.Out=>IR_WB.In                                 Premise(F718)
	S1097= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F719)
	S1098= CU_DMMU1.IRFunc1=0                                   Path(S978,S1097)
	S1099= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F720)
	S1100= CU_DMMU1.IRFunc2=0                                   Path(S977,S1099)
	S1101= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F721)
	S1102= CU_DMMU1.Op=0                                        Path(S976,S1101)
	S1103= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F722)
	S1104= CU_DMMU1.IRFunc=16                                   Path(S981,S1103)
	S1105= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F723)
	S1106= CU_DMMU2.IRFunc1=0                                   Path(S985,S1105)
	S1107= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F724)
	S1108= CU_DMMU2.IRFunc2=0                                   Path(S984,S1107)
	S1109= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F725)
	S1110= CU_DMMU2.Op=0                                        Path(S983,S1109)
	S1111= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F726)
	S1112= CU_DMMU2.IRFunc=16                                   Path(S988,S1111)
	S1113= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F727)
	S1114= CU_EX.IRFunc1=0                                      Path(S992,S1113)
	S1115= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F728)
	S1116= CU_EX.IRFunc2=0                                      Path(S991,S1115)
	S1117= IR_EX.Out31_26=>CU_EX.Op                             Premise(F729)
	S1118= CU_EX.Op=0                                           Path(S990,S1117)
	S1119= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F730)
	S1120= CU_EX.IRFunc=16                                      Path(S995,S1119)
	S1121= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F731)
	S1122= CU_ID.IRFunc1=0                                      Path(S999,S1121)
	S1123= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F732)
	S1124= CU_ID.IRFunc2=0                                      Path(S998,S1123)
	S1125= IR_ID.Out31_26=>CU_ID.Op                             Premise(F733)
	S1126= CU_ID.Op=0                                           Path(S997,S1125)
	S1127= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F734)
	S1128= CU_ID.IRFunc=16                                      Path(S1002,S1127)
	S1129= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F735)
	S1130= CU_MEM.IRFunc1=0                                     Path(S1006,S1129)
	S1131= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F736)
	S1132= CU_MEM.IRFunc2=0                                     Path(S1005,S1131)
	S1133= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F737)
	S1134= CU_MEM.Op=0                                          Path(S1004,S1133)
	S1135= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F738)
	S1136= CU_MEM.IRFunc=16                                     Path(S1009,S1135)
	S1137= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F739)
	S1138= CU_WB.IRFunc1=0                                      Path(S1013,S1137)
	S1139= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F740)
	S1140= CU_WB.IRFunc2=0                                      Path(S1012,S1139)
	S1141= IR_WB.Out31_26=>CU_WB.Op                             Premise(F741)
	S1142= CU_WB.Op=0                                           Path(S1011,S1141)
	S1143= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F742)
	S1144= CU_WB.IRFunc=16                                      Path(S1016,S1143)
	S1145= CtrlICache=0                                         Premise(F743)
	S1146= ICache[addr]={0,0,0,rD,0,16}                         ICache-Hold(S942,S1145)
	S1147= CtrlIMMU=0                                           Premise(F744)
	S1148= CtrlIR_DMMU1=0                                       Premise(F745)
	S1149= [IR_DMMU1]={0,0,0,rD,0,16}                           IR_DMMU1-Hold(S945,S1148)
	S1150= CtrlIR_DMMU2=0                                       Premise(F746)
	S1151= [IR_DMMU2]={0,0,0,rD,0,16}                           IR_DMMU2-Hold(S947,S1150)
	S1152= CtrlIR_EX=0                                          Premise(F747)
	S1153= [IR_EX]={0,0,0,rD,0,16}                              IR_EX-Hold(S949,S1152)
	S1154= CtrlIR_ID=0                                          Premise(F748)
	S1155= [IR_ID]={0,0,0,rD,0,16}                              IR_ID-Hold(S951,S1154)
	S1156= CtrlIR_IMMU=0                                        Premise(F749)
	S1157= CtrlIR_MEM=0                                         Premise(F750)
	S1158= [IR_MEM]={0,0,0,rD,0,16}                             IR_MEM-Hold(S954,S1157)
	S1159= CtrlIR_WB=0                                          Premise(F751)
	S1160= [IR_WB]={0,0,0,rD,0,16}                              IR_WB-Hold(S956,S1159)
	S1161= CtrlLo=0                                             Premise(F752)
	S1162= [Lo]=lo                                              Lo-Hold(S958,S1161)
	S1163= CtrlGPR=0                                            Premise(F753)
	S1164= GPR[rD]=lo                                           GPR-Hold(S960,S1163)
	S1165= CtrlIAddrReg=0                                       Premise(F754)
	S1166= CtrlPC=0                                             Premise(F755)
	S1167= CtrlPCInc=0                                          Premise(F756)
	S1168= PC[CIA]=addr                                         PC-Hold(S964,S1167)
	S1169= PC[Out]=addr+4                                       PC-Hold(S965,S1166,S1167)
	S1170= CtrlIMem=0                                           Premise(F757)
	S1171= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S967,S1170)
	S1172= CtrlICacheReg=0                                      Premise(F758)
	S1173= CtrlASIDIn=0                                         Premise(F759)
	S1174= CtrlCP0=0                                            Premise(F760)
	S1175= CP0[ASID]=pid                                        CP0-Hold(S971,S1174)
	S1176= CtrlEPCIn=0                                          Premise(F761)
	S1177= CtrlExCodeIn=0                                       Premise(F762)
	S1178= CtrlIRMux=0                                          Premise(F763)

POST	S1146= ICache[addr]={0,0,0,rD,0,16}                         ICache-Hold(S942,S1145)
	S1149= [IR_DMMU1]={0,0,0,rD,0,16}                           IR_DMMU1-Hold(S945,S1148)
	S1151= [IR_DMMU2]={0,0,0,rD,0,16}                           IR_DMMU2-Hold(S947,S1150)
	S1153= [IR_EX]={0,0,0,rD,0,16}                              IR_EX-Hold(S949,S1152)
	S1155= [IR_ID]={0,0,0,rD,0,16}                              IR_ID-Hold(S951,S1154)
	S1158= [IR_MEM]={0,0,0,rD,0,16}                             IR_MEM-Hold(S954,S1157)
	S1160= [IR_WB]={0,0,0,rD,0,16}                              IR_WB-Hold(S956,S1159)
	S1162= [Lo]=lo                                              Lo-Hold(S958,S1161)
	S1164= GPR[rD]=lo                                           GPR-Hold(S960,S1163)
	S1168= PC[CIA]=addr                                         PC-Hold(S964,S1167)
	S1169= PC[Out]=addr+4                                       PC-Hold(S965,S1166,S1167)
	S1171= IMem[{pid,addr}]={0,0,0,rD,0,18}                     IMem-Hold(S967,S1170)
	S1175= CP0[ASID]=pid                                        CP0-Hold(S971,S1174)

