$date
	Thu Apr 07 15:50:16 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module myCounter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
x"
x!
$end
#20
0!
0"
#40
b0 #
1!
#60
1"
0!
#80
b1 #
1!
#100
0!
#120
b11 #
1!
#140
0!
#160
b111 #
1!
#180
0"
0!
#200
b0 #
1!
#220
1"
0!
#240
b1 #
1!
#260
0!
#280
b11 #
1!
#300
0!
#320
b111 #
1!
#340
0!
#360
b1111 #
1!
#380
0!
#400
b1110 #
1!
#420
0!
#440
b1100 #
1!
#460
0!
#480
b1000 #
1!
#500
0!
#520
b0 #
1!
#540
0!
#560
b1 #
1!
#580
0!
#600
b11 #
1!
#620
0!
#640
b111 #
1!
#660
0!
#680
b1111 #
1!
#700
0!
#720
b1110 #
1!
#740
0!
#760
b1100 #
1!
#780
0!
#800
b1000 #
1!
#820
0!
#840
b0 #
1!
#860
0!
#900
