Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fir_filter_behav xil_defaultlib.tb_fir_filter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 16 for port 'din_shifter_real' [/home/kkh/Desktop/kkh/hdl_library/fir_filter/src/lib_fir_filter.v:276]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 16 for port 'din_shifter_imag' [/home/kkh/Desktop/kkh/hdl_library/fir_filter/src/lib_fir_filter.v:277]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
