// Seed: 3947374214
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7
);
  always id_2 <= 1'd0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    output wand id_9,
    output logic id_10,
    output supply1 id_11,
    output wand id_12
);
  wire id_14;
  assign id_2 = 1;
  module_0(
      id_6, id_8, id_10, id_3, id_5, id_8, id_5, id_5
  );
  always id_10 <= 1;
  id_15(
      .id_0(1 | id_12 - 1)
  );
  wire id_16;
endmodule
