

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 23:46:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Halfband_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:63]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_9" [FIR_HLS.cpp:63]   --->   Operation 7 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_8" [FIR_HLS.cpp:63]   --->   Operation 8 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:63]   --->   Operation 9 'read' 'FIR_delays_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i16 %FIR_delays_read_1" [FIR_HLS.cpp:71]   --->   Operation 10 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i16 %FIR_delays_read_2" [FIR_HLS.cpp:71]   --->   Operation 11 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.39ns) (grouped into DSP with root node tmp1)   --->   "%tmp = add i17 %sext_ln71_1, i17 %sext_ln71" [FIR_HLS.cpp:71]   --->   Operation 12 'add' 'tmp' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:71]   --->   Operation 13 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 14 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:66]   --->   Operation 15 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read_5" [FIR_HLS.cpp:63]   --->   Operation 16 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 17 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 18 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2 = add i17 %FIR_delays_read_cast, i17 %sext_ln66" [FIR_HLS.cpp:63]   --->   Operation 18 'add' 'tmp2' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2_cast = sext i17 %tmp2" [FIR_HLS.cpp:63]   --->   Operation 19 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 20 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 21 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 21 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 22 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 23 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 18662" [FIR_HLS.cpp:71]   --->   Operation 23 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 24 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739526" [FIR_HLS.cpp:63]   --->   Operation 24 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%sext_ln71_2 = sext i30 %tmp3" [FIR_HLS.cpp:71]   --->   Operation 25 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %sext_ln71_2, i32 %tmp1" [FIR_HLS.cpp:71]   --->   Operation 26 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:63]   --->   Operation 27 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %sext_ln71_2, i32 %tmp1" [FIR_HLS.cpp:71]   --->   Operation 28 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:73]   --->   Operation 29 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%newret = insertvalue i64 <undef>, i16 %y" [FIR_HLS.cpp:73]   --->   Operation 30 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i64 %newret, i16 %FIR_delays_read_2" [FIR_HLS.cpp:73]   --->   Operation 31 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i64 %newret2, i16 %FIR_delays_read_1" [FIR_HLS.cpp:73]   --->   Operation 32 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i64 %newret4, i16 %FIR_delays_write_read" [FIR_HLS.cpp:73]   --->   Operation 33 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln73 = ret i64 %newret6" [FIR_HLS.cpp:73]   --->   Operation 34 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.392ns
The critical path consists of the following:
	wire read operation ('FIR_delays', FIR_HLS.cpp:63) on port 'FIR_delays_read_9' (FIR_HLS.cpp:63) [7]  (0.000 ns)
	'add' operation 17 bit of DSP[16] ('tmp', FIR_HLS.cpp:71) [14]  (2.396 ns)
	'mul' operation 32 bit of DSP[16] ('tmp1', FIR_HLS.cpp:71) [16]  (0.996 ns)

 <State 2>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[21] ('tmp2', FIR_HLS.cpp:63) [17]  (1.696 ns)
	'mul' operation 30 bit of DSP[21] ('tmp3', FIR_HLS.cpp:63) [19]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[16] ('tmp1', FIR_HLS.cpp:71) [16]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[16] ('tmp1', FIR_HLS.cpp:71) [16]  (0.000 ns)
	'add' operation 32 bit of DSP[21] ('FIR_accu32', FIR_HLS.cpp:71) [21]  (0.645 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[21] ('FIR_accu32', FIR_HLS.cpp:71) [21]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
