strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9a9053d610>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90531390>",
		fillcolor=firebrick,
		label="23:NS
q <= (q + 1) % 10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90531390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "23:NS"	[cond="['slowena']",
		label=slowena,
		lineno=22];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90526850>",
		fillcolor=firebrick,
		label="25:NS
q <= (q + 1) % 10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90526850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "25:NS"	[cond="['slowena']",
		label="!(slowena)",
		lineno=22];
	"Leaf_21:AL"	[def_var="['q']",
		label="Leaf_21:AL"];
	"23:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9a904cecd0>",
		clk_sens=True,
		fillcolor=gold,
		label="21:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'slowena']"];
	"Leaf_21:AL" -> "21:AL";
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9a905b5390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'slowena']"];
	"Leaf_21:AL" -> "12:AL";
	"21:AL" -> "22:IF"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9a90537390>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a905371d0>",
		fillcolor=firebrick,
		label="14:NS
q <= (q + 1) % 10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a905371d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['slowena']",
		label=slowena,
		lineno=13];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90523210>",
		fillcolor=firebrick,
		label="16:NS
q <= (q + 1) % 10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9a90523210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "16:NS"	[cond="['slowena']",
		label="!(slowena)",
		lineno=13];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "21:AL";
	"Leaf_12:AL" -> "12:AL";
	"16:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
