module lpw(input[2:0]in,output reg[7:0]out);
always@(*)begin
case(in)
3'd0: out=8'b1;
3'd1: out=8'b10;
3'd2: out=8'b100;
3'd3: out=8'b1000;
3'd4: out=8'b10000;
3'd5: out=8'b100000;
3'd6: out=8'b1000000;
3'd7: out=8'b10000000;
endcase
end
endmodule
*/


/*
module lpw(input[2:0]in,output[7:0]out);
assign out = 8'b1 << in;
endmodule
*/
