{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:55:13 2013 " "Info: Processing started: Tue Oct 22 17:55:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design4TJN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file design4TJN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 design4TJN " "Info: Found entity 1: design4TJN" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch1-SYN " "Info: Found design unit 1: lpm_latch1-SYN" {  } { { "lpm_latch1.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch1 " "Info: Found entity 1: lpm_latch1" {  } { { "lpm_latch1.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch2-SYN " "Info: Found design unit 1: lpm_latch2-SYN" {  } { { "lpm_latch2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch2 " "Info: Found entity 1: lpm_latch2" {  } { { "lpm_latch2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "design4TJN " "Info: Elaborating entity \"design4TJN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Warning: Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 280 1344 1392 312 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 336 1344 1392 368 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "UART_Clock " "Warning: Pin \"UART_Clock\" not connected" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 48 1088 1256 64 "UART_Clock" "" } { 56 1256 1378 68 "UART_CLOCK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst54 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst54\"" {  } { { "design4TJN.bdf" "inst54" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 304 1088 1248 384 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst54\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Delay_Function.bdf 1 1 " "Warning: Using design file Delay_Function.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Function " "Info: Found entity 1: Delay_Function" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_Function Delay_Function:inst28 " "Info: Elaborating entity \"Delay_Function\" for hierarchy \"Delay_Function:inst28\"" {  } { { "design4TJN.bdf" "inst28" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 968 952 1088 1064 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst2 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst2\"" {  } { { "design4TJN.bdf" "inst2" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 120 1568 1728 232 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "design4TJN.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 104 1392 1536 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 82 " "Info: Parameter \"lpm_modulus\" = \"82\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\"" {  } { { "lpm_counter.tdf" "wysi_counter" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00012 " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00012\"" {  } { { "alt_counter_f10ke.tdf" "\$00012" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00012 lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00012\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\"" {  } { { "alt_counter_f10ke.tdf" "\$00014" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014 lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator " "Info: Elaborating entity \"comptree\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\"" {  } { { "lpm_compare.tdf" "comparator" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp " "Info: Elaborating entity \"comptree\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\"" {  } { { "cmpchain.tdf" "comp" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 136 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 136 7 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\] " "Info: Elaborating entity \"cmpchain\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\"" {  } { { "comptree.tdf" "cmp\[0\]" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 133 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\] lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 133 7 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 140 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 140 5 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree " "Info: Elaborating entity \"comptree\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\"" {  } { { "comptree.tdf" "sub_comptree" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 159 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 159 4 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\", which is child of megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "comptree.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_counter0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst40 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst40\"" {  } { { "design4TJN.bdf" "inst40" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 288 -8 72 368 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst40\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst40\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst40\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 lpm_mux0:inst40\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"lpm_mux0:inst40\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_3050_Project4/lpm_mux0.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch1 lpm_latch1:inst55 " "Info: Elaborating entity \"lpm_latch1\" for hierarchy \"lpm_latch1:inst55\"" {  } { { "design4TJN.bdf" "inst55" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 464 1088 1248 544 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7_Segment_Decoder.bdf 1 1 " "Warning: Using design file 7_Segment_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7_Segment_Decoder " "Info: Found entity 1: 7_Segment_Decoder" {  } { { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_Segment_Decoder 7_Segment_Decoder:inst24 " "Info: Elaborating entity \"7_Segment_Decoder\" for hierarchy \"7_Segment_Decoder:inst24\"" {  } { { "design4TJN.bdf" "inst24" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 296 1696 1832 392 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Warning: Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { { 376 -32 16 408 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Warning: Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { { 432 -96 -48 464 "inst39" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Warning: Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { { 440 -24 24 472 "inst40" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_Clock " "Warning (15610): No output dependent on input pin \"UART_Clock\"" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 48 1088 1256 64 "UART_Clock" "" } { 56 1256 1378 68 "UART_CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Info: Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Info: Implemented 364 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:55:14 2013 " "Info: Processing ended: Tue Oct 22 17:55:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:55:15 2013 " "Info: Processing started: Tue Oct 22 17:55:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "design4TJN EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"design4TJN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Oct 22 2013 17:55:15 " "Info: Started fitting attempt 1 on Tue Oct 22 2013 at 17:55:15" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:55:17 2013 " "Info: Processing ended: Tue Oct 22 17:55:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:55:18 2013 " "Info: Processing started: Tue Oct 22 17:55:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:55:18 2013 " "Info: Processing ended: Tue Oct 22 17:55:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:55:19 2013 " "Info: Processing started: Tue Oct 22 17:55:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst29 " "Warning: Node \"inst29\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 440 800 880 504 "inst29" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst31 " "Warning: Node \"inst31\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 304 384 512 "inst31" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst30 " "Warning: Node \"inst30\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 440 552 632 504 "inst30" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst32 " "Warning: Node \"inst32\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst36 " "Warning: Node \"inst36\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst37 " "Warning: Node \"inst37\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 808 888 824 "inst37" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst34 " "Warning: Node \"inst34\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst33 " "Warning: Node \"inst33\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 88 168 824 "inst33" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UART_RX " "Info: Assuming node \"UART_RX\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst27\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst27\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst27\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst25\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst25\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst25\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst23\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst23\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst23\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst16\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst16\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst16\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst6\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst6\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst6\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst10\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst10\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst10\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst8\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst8\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst8\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst53 " "Info: Detected gated clock \"inst53\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst28\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst28\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst28\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register inst56 register inst36 57.47 MHz 17.4 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 57.47 MHz between source register \"inst56\" and destination register \"inst36\" (period= 17.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register register " "Info: + Longest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst56 1 REG LC1_A41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A41; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 6.000 ns inst36 2 REG LC3_A27 1 " "Info: 2: + IC(3.300 ns) + CELL(2.700 ns) = 6.000 ns; Loc. = LC3_A27; Fanout = 1; REG Node = 'inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { inst56 inst36 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 45.00 % ) " "Info: Total cell delay = 2.700 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 55.00 % ) " "Info: Total interconnect delay = 3.300 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { inst56 inst36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { inst56 {} inst36 {} } { 0.000ns 3.300ns } { 0.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.300 ns - Smallest " "Info: - Smallest clock skew is 4.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 20.400 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 20.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(1.400 ns) 17.500 ns Delay_Function:inst23\|inst47 3 REG LC1_A27 2 " "Info: 3: + IC(7.700 ns) + CELL(1.400 ns) = 17.500 ns; Loc. = LC1_A27; Fanout = 2; REG Node = 'Delay_Function:inst23\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { inst3 Delay_Function:inst23|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 20.400 ns inst36 4 REG LC3_A27 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 20.400 ns; Loc. = LC3_A27; Fanout = 1; REG Node = 'inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Delay_Function:inst23|inst47 inst36 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 39.71 % ) " "Info: Total cell delay = 8.100 ns ( 39.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.300 ns ( 60.29 % ) " "Info: Total interconnect delay = 12.300 ns ( 60.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst23|inst47 inst36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst23|inst47 {} inst36 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 16.100 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.000 ns) 16.100 ns inst56 3 REG LC1_A41 8 " "Info: 3: + IC(7.700 ns) + CELL(0.000 ns) = 16.100 ns; Loc. = LC1_A41; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { inst3 inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.71 % ) " "Info: Total cell delay = 4.300 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 73.29 % ) " "Info: Total interconnect delay = 11.800 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst23|inst47 inst36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst23|inst47 {} inst36 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.600 ns + " "Info: + Micro setup delay of destination is 5.600 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { inst56 inst36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { inst56 {} inst36 {} } { 0.000ns 3.300ns } { 0.000ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst23|inst47 inst36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst23|inst47 {} inst36 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst32 lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] Clock 6.8 ns " "Info: Found hold time violation between source  pin or register \"inst32\" and destination pin or register \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]\" for clock \"Clock\" (Hold time is 6.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.000 ns + Largest " "Info: + Largest clock skew is 10.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 30.400 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 30.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(1.400 ns) 17.500 ns Delay_Function:inst28\|inst47 3 REG LC5_H28 2 " "Info: 3: + IC(7.700 ns) + CELL(1.400 ns) = 17.500 ns; Loc. = LC5_H28; Fanout = 2; REG Node = 'Delay_Function:inst28\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { inst3 Delay_Function:inst28|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 20.700 ns inst53 4 COMB LC7_H28 9 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 20.700 ns; Loc. = LC7_H28; Fanout = 9; COMB Node = 'inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Delay_Function:inst28|inst47 inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.400 ns) 30.400 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LC7_A42 8 " "Info: 5: + IC(7.300 ns) + CELL(2.400 ns) = 30.400 ns; Loc. = LC7_A42; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 35.53 % ) " "Info: Total cell delay = 10.800 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.600 ns ( 64.47 % ) " "Info: Total interconnect delay = 19.600 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 20.400 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 20.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(1.400 ns) 17.500 ns Delay_Function:inst\|inst47 3 REG LC2_A42 2 " "Info: 3: + IC(7.700 ns) + CELL(1.400 ns) = 17.500 ns; Loc. = LC2_A42; Fanout = 2; REG Node = 'Delay_Function:inst\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { inst3 Delay_Function:inst|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 20.400 ns inst32 4 REG LC3_A42 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 20.400 ns; Loc. = LC3_A42; Fanout = 1; REG Node = 'inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 39.71 % ) " "Info: Total cell delay = 8.100 ns ( 39.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.300 ns ( 60.29 % ) " "Info: Total interconnect delay = 12.300 ns ( 60.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest register register " "Info: - Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst32 1 REG LC3_A42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A42; Fanout = 1; REG Node = 'inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst32 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LC7_A42 8 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC7_A42; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst32 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 84.38 % ) " "Info: Total cell delay = 2.700 ns ( 84.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 15.63 % ) " "Info: Total interconnect delay = 0.500 ns ( 15.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst32 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { inst32 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst32 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { inst32 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst42 Reset Clock 14.700 ns register " "Info: tsu for register \"inst42\" (data pin = \"Reset\", clock pin = \"Clock\") is 14.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.200 ns + Longest pin register " "Info: + Longest pin to register delay is 28.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Reset 1 PIN PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 5; PIN Node = 'Reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 8 1088 1256 24 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.400 ns) 21.100 ns inst44 2 COMB LC8_H28 1 " "Info: 2: + IC(8.400 ns) + CELL(2.400 ns) = 21.100 ns; Loc. = LC8_H28; Fanout = 1; COMB Node = 'inst44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { Reset inst44 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 768 832 208 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.300 ns inst43 3 COMB LC3_H28 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.300 ns; Loc. = LC3_H28; Fanout = 1; COMB Node = 'inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst44 inst43 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 984 1168 1232 1032 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.200 ns) 28.200 ns inst42 4 REG LC3_H27 5 " "Info: 4: + IC(2.700 ns) + CELL(1.200 ns) = 28.200 ns; Loc. = LC3_H27; Fanout = 5; REG Node = 'inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { inst43 inst42 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.600 ns ( 58.87 % ) " "Info: Total cell delay = 16.600 ns ( 58.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.600 ns ( 41.13 % ) " "Info: Total interconnect delay = 11.600 ns ( 41.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { Reset inst44 inst43 inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { Reset {} Reset~out {} inst44 {} inst43 {} inst42 {} } { 0.000ns 0.000ns 8.400ns 0.500ns 2.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 16.100 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.000 ns) 16.100 ns inst42 3 REG LC3_H27 5 " "Info: 3: + IC(7.700 ns) + CELL(0.000 ns) = 16.100 ns; Loc. = LC3_H27; Fanout = 5; REG Node = 'inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { inst3 inst42 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.71 % ) " "Info: Total cell delay = 4.300 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 73.29 % ) " "Info: Total interconnect delay = 11.800 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} inst42 {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { Reset inst44 inst43 inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { Reset {} Reset~out {} inst44 {} inst43 {} inst42 {} } { 0.000ns 0.000ns 8.400ns 0.500ns 2.700ns } { 0.000ns 10.300ns 2.400ns 2.700ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} inst42 {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock uB lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] 47.400 ns register " "Info: tco from clock \"Clock\" to destination pin \"uB\" through register \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]\" is 47.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 30.400 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 30.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(1.400 ns) 17.500 ns Delay_Function:inst28\|inst47 3 REG LC5_H28 2 " "Info: 3: + IC(7.700 ns) + CELL(1.400 ns) = 17.500 ns; Loc. = LC5_H28; Fanout = 2; REG Node = 'Delay_Function:inst28\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { inst3 Delay_Function:inst28|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 20.700 ns inst53 4 COMB LC7_H28 9 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 20.700 ns; Loc. = LC7_H28; Fanout = 9; COMB Node = 'inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Delay_Function:inst28|inst47 inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.400 ns) 30.400 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] 5 REG LC7_A41 8 " "Info: 5: + IC(7.300 ns) + CELL(2.400 ns) = 30.400 ns; Loc. = LC7_A41; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 35.53 % ) " "Info: Total cell delay = 10.800 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.600 ns ( 64.47 % ) " "Info: Total interconnect delay = 19.600 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns + Longest register pin " "Info: + Longest register to pin delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LC7_A41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A41; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 7.900 ns 7_Segment_Decoder:inst24\|inst32~0 2 COMB LC8_C37 1 " "Info: 2: + IC(5.200 ns) + CELL(2.700 ns) = 7.900 ns; Loc. = LC8_C37; Fanout = 1; COMB Node = '7_Segment_Decoder:inst24\|inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] 7_Segment_Decoder:inst24|inst32~0 } "NODE_NAME" } } { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { { 176 720 784 256 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(5.000 ns) 17.000 ns uB 3 PIN PIN_18 0 " "Info: 3: + IC(4.100 ns) + CELL(5.000 ns) = 17.000 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'uB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 288 1904 2080 304 "uB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 45.29 % ) " "Info: Total cell delay = 7.700 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 54.71 % ) " "Info: Total interconnect delay = 9.300 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] {} 7_Segment_Decoder:inst24|inst32~0 {} uB {} } { 0.000ns 5.200ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.400 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.400 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.100ns 7.700ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] {} 7_Segment_Decoder:inst24|inst32~0 {} uB {} } { 0.000ns 5.200ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Reset Start_Bit 28.800 ns Longest " "Info: Longest tpd from source pin \"Reset\" to destination pin \"Start_Bit\" is 28.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns Reset 1 PIN PIN_29 5 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 5; PIN Node = 'Reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 8 1088 1256 24 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.400 ns) 21.100 ns inst45 2 COMB LC2_H28 1 " "Info: 2: + IC(8.400 ns) + CELL(2.400 ns) = 21.100 ns; Loc. = LC2_H28; Fanout = 1; COMB Node = 'inst45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { Reset inst45 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 296 704 768 344 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 28.800 ns Start_Bit 3 PIN PIN_46 0 " "Info: 3: + IC(2.700 ns) + CELL(5.000 ns) = 28.800 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'Start_Bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { inst45 Start_Bit } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 248 1160 1336 264 "Start_Bit" "" } { 240 1088 1160 256 "start_bit" "" } { 984 1126 1168 1000 "start_bit" "" } { 304 816 880 320 "start_bit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.700 ns ( 61.46 % ) " "Info: Total cell delay = 17.700 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 38.54 % ) " "Info: Total interconnect delay = 11.100 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.800 ns" { Reset inst45 Start_Bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.800 ns" { Reset {} Reset~out {} inst45 {} Start_Bit {} } { 0.000ns 0.000ns 8.400ns 2.700ns } { 0.000ns 10.300ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Delay_Function:inst15\|inst UART_RX Clock -0.700 ns register " "Info: th for register \"Delay_Function:inst15\|inst\" (data pin = \"UART_RX\", clock pin = \"Clock\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 16.100 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_B6 309 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B6; Fanout = 309; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.000 ns) 16.100 ns Delay_Function:inst15\|inst 3 REG LC8_H27 1 " "Info: 3: + IC(7.700 ns) + CELL(0.000 ns) = 16.100 ns; Loc. = LC8_H27; Fanout = 1; REG Node = 'Delay_Function:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { inst3 Delay_Function:inst15|inst } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.71 % ) " "Info: Total cell delay = 4.300 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 73.29 % ) " "Info: Total interconnect delay = 11.800 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 Delay_Function:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst15|inst {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns UART_RX 1 CLK PIN_45 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 8; CLK Node = 'UART_RX'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(1.700 ns) 19.900 ns Delay_Function:inst15\|inst 2 REG LC8_H27 1 " "Info: 2: + IC(7.900 ns) + CELL(1.700 ns) = 19.900 ns; Loc. = LC8_H27; Fanout = 1; REG Node = 'Delay_Function:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { UART_RX Delay_Function:inst15|inst } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 60.30 % ) " "Info: Total cell delay = 12.000 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 39.70 % ) " "Info: Total interconnect delay = 7.900 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { UART_RX Delay_Function:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { UART_RX {} UART_RX~out {} Delay_Function:inst15|inst {} } { 0.000ns 0.000ns 7.900ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { Clock inst3 Delay_Function:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst15|inst {} } { 0.000ns 0.000ns 4.100ns 7.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { UART_RX Delay_Function:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { UART_RX {} UART_RX~out {} Delay_Function:inst15|inst {} } { 0.000ns 0.000ns 7.900ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:55:19 2013 " "Info: Processing ended: Tue Oct 22 17:55:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
