cpu_ram.v,verilog,xil_defaultlib,../../../../nes.gen/sources_1/ip/cpu_ram/sim/cpu_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
