// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nlms_module_3tap_nlms_module_3tap,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-3,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.891800,HLS_SYN_LAT=98,HLS_SYN_TPT=27,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=55168,HLS_SYN_LUT=32834,HLS_VERSION=2021_1}" *)

module nlms_module_3tap (
        ap_clk,
        ap_rst_n,
        main_in_TDATA,
        main_in_TVALID,
        main_in_TREADY,
        main_in_TKEEP,
        main_in_TSTRB,
        main_in_TLAST,
        aux_in_TDATA,
        aux_in_TVALID,
        aux_in_TREADY,
        aux_in_TKEEP,
        aux_in_TSTRB,
        aux_in_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST,
        mu
);

parameter    ap_ST_iter0_fsm_state1 = 27'd1;
parameter    ap_ST_iter0_fsm_state2 = 27'd2;
parameter    ap_ST_iter0_fsm_state3 = 27'd4;
parameter    ap_ST_iter0_fsm_state4 = 27'd8;
parameter    ap_ST_iter0_fsm_state5 = 27'd16;
parameter    ap_ST_iter0_fsm_state6 = 27'd32;
parameter    ap_ST_iter0_fsm_state7 = 27'd64;
parameter    ap_ST_iter0_fsm_state8 = 27'd128;
parameter    ap_ST_iter0_fsm_state9 = 27'd256;
parameter    ap_ST_iter0_fsm_state10 = 27'd512;
parameter    ap_ST_iter0_fsm_state11 = 27'd1024;
parameter    ap_ST_iter0_fsm_state12 = 27'd2048;
parameter    ap_ST_iter0_fsm_state13 = 27'd4096;
parameter    ap_ST_iter0_fsm_state14 = 27'd8192;
parameter    ap_ST_iter0_fsm_state15 = 27'd16384;
parameter    ap_ST_iter0_fsm_state16 = 27'd32768;
parameter    ap_ST_iter0_fsm_state17 = 27'd65536;
parameter    ap_ST_iter0_fsm_state18 = 27'd131072;
parameter    ap_ST_iter0_fsm_state19 = 27'd262144;
parameter    ap_ST_iter0_fsm_state20 = 27'd524288;
parameter    ap_ST_iter0_fsm_state21 = 27'd1048576;
parameter    ap_ST_iter0_fsm_state22 = 27'd2097152;
parameter    ap_ST_iter0_fsm_state23 = 27'd4194304;
parameter    ap_ST_iter0_fsm_state24 = 27'd8388608;
parameter    ap_ST_iter0_fsm_state25 = 27'd16777216;
parameter    ap_ST_iter0_fsm_state26 = 27'd33554432;
parameter    ap_ST_iter0_fsm_state27 = 27'd67108864;
parameter    ap_ST_iter1_fsm_state28 = 28'd2;
parameter    ap_ST_iter1_fsm_state29 = 28'd4;
parameter    ap_ST_iter1_fsm_state30 = 28'd8;
parameter    ap_ST_iter1_fsm_state31 = 28'd16;
parameter    ap_ST_iter1_fsm_state32 = 28'd32;
parameter    ap_ST_iter1_fsm_state33 = 28'd64;
parameter    ap_ST_iter1_fsm_state34 = 28'd128;
parameter    ap_ST_iter1_fsm_state35 = 28'd256;
parameter    ap_ST_iter1_fsm_state36 = 28'd512;
parameter    ap_ST_iter1_fsm_state37 = 28'd1024;
parameter    ap_ST_iter1_fsm_state38 = 28'd2048;
parameter    ap_ST_iter1_fsm_state39 = 28'd4096;
parameter    ap_ST_iter1_fsm_state40 = 28'd8192;
parameter    ap_ST_iter1_fsm_state41 = 28'd16384;
parameter    ap_ST_iter1_fsm_state42 = 28'd32768;
parameter    ap_ST_iter1_fsm_state43 = 28'd65536;
parameter    ap_ST_iter1_fsm_state44 = 28'd131072;
parameter    ap_ST_iter1_fsm_state45 = 28'd262144;
parameter    ap_ST_iter1_fsm_state46 = 28'd524288;
parameter    ap_ST_iter1_fsm_state47 = 28'd1048576;
parameter    ap_ST_iter1_fsm_state48 = 28'd2097152;
parameter    ap_ST_iter1_fsm_state49 = 28'd4194304;
parameter    ap_ST_iter1_fsm_state50 = 28'd8388608;
parameter    ap_ST_iter1_fsm_state51 = 28'd16777216;
parameter    ap_ST_iter1_fsm_state52 = 28'd33554432;
parameter    ap_ST_iter1_fsm_state53 = 28'd67108864;
parameter    ap_ST_iter1_fsm_state54 = 28'd134217728;
parameter    ap_ST_iter2_fsm_state55 = 28'd2;
parameter    ap_ST_iter2_fsm_state56 = 28'd4;
parameter    ap_ST_iter2_fsm_state57 = 28'd8;
parameter    ap_ST_iter2_fsm_state58 = 28'd16;
parameter    ap_ST_iter2_fsm_state59 = 28'd32;
parameter    ap_ST_iter2_fsm_state60 = 28'd64;
parameter    ap_ST_iter2_fsm_state61 = 28'd128;
parameter    ap_ST_iter2_fsm_state62 = 28'd256;
parameter    ap_ST_iter2_fsm_state63 = 28'd512;
parameter    ap_ST_iter2_fsm_state64 = 28'd1024;
parameter    ap_ST_iter2_fsm_state65 = 28'd2048;
parameter    ap_ST_iter2_fsm_state66 = 28'd4096;
parameter    ap_ST_iter2_fsm_state67 = 28'd8192;
parameter    ap_ST_iter2_fsm_state68 = 28'd16384;
parameter    ap_ST_iter2_fsm_state69 = 28'd32768;
parameter    ap_ST_iter2_fsm_state70 = 28'd65536;
parameter    ap_ST_iter2_fsm_state71 = 28'd131072;
parameter    ap_ST_iter2_fsm_state72 = 28'd262144;
parameter    ap_ST_iter2_fsm_state73 = 28'd524288;
parameter    ap_ST_iter2_fsm_state74 = 28'd1048576;
parameter    ap_ST_iter2_fsm_state75 = 28'd2097152;
parameter    ap_ST_iter2_fsm_state76 = 28'd4194304;
parameter    ap_ST_iter2_fsm_state77 = 28'd8388608;
parameter    ap_ST_iter2_fsm_state78 = 28'd16777216;
parameter    ap_ST_iter2_fsm_state79 = 28'd33554432;
parameter    ap_ST_iter2_fsm_state80 = 28'd67108864;
parameter    ap_ST_iter2_fsm_state81 = 28'd134217728;
parameter    ap_ST_iter3_fsm_state82 = 19'd2;
parameter    ap_ST_iter3_fsm_state83 = 19'd4;
parameter    ap_ST_iter3_fsm_state84 = 19'd8;
parameter    ap_ST_iter3_fsm_state85 = 19'd16;
parameter    ap_ST_iter3_fsm_state86 = 19'd32;
parameter    ap_ST_iter3_fsm_state87 = 19'd64;
parameter    ap_ST_iter3_fsm_state88 = 19'd128;
parameter    ap_ST_iter3_fsm_state89 = 19'd256;
parameter    ap_ST_iter3_fsm_state90 = 19'd512;
parameter    ap_ST_iter3_fsm_state91 = 19'd1024;
parameter    ap_ST_iter3_fsm_state92 = 19'd2048;
parameter    ap_ST_iter3_fsm_state93 = 19'd4096;
parameter    ap_ST_iter3_fsm_state94 = 19'd8192;
parameter    ap_ST_iter3_fsm_state95 = 19'd16384;
parameter    ap_ST_iter3_fsm_state96 = 19'd32768;
parameter    ap_ST_iter3_fsm_state97 = 19'd65536;
parameter    ap_ST_iter3_fsm_state98 = 19'd131072;
parameter    ap_ST_iter3_fsm_state99 = 19'd262144;
parameter    ap_ST_iter1_fsm_state0 = 28'd1;
parameter    ap_ST_iter2_fsm_state0 = 28'd1;
parameter    ap_ST_iter3_fsm_state0 = 19'd1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] main_in_TDATA;
input   main_in_TVALID;
output   main_in_TREADY;
input  [3:0] main_in_TKEEP;
input  [3:0] main_in_TSTRB;
input  [0:0] main_in_TLAST;
input  [31:0] aux_in_TDATA;
input   aux_in_TVALID;
output   aux_in_TREADY;
input  [3:0] aux_in_TKEEP;
input  [3:0] aux_in_TSTRB;
input  [0:0] aux_in_TLAST;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [3:0] output_r_TKEEP;
output  [3:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;
input  [31:0] mu;

 reg    ap_rst_n_inv;
reg   [15:0] lms_aux_reg_M_real_V_9;
reg  signed [15:0] lms_aux_reg_M_imag_V_9;
reg   [63:0] lms_weights_real_V_10;
reg  signed [63:0] lms_weights_imag_V_10;
reg   [15:0] lms_aux_reg_M_real_V_8;
reg   [15:0] lms_aux_reg_M_imag_V_8;
reg   [63:0] lms_weights_real_V_9;
reg   [63:0] lms_weights_imag_V_9;
reg   [15:0] lms_aux_reg_M_real_V_7;
reg   [15:0] lms_aux_reg_M_imag_V_7;
reg   [63:0] lms_weights_real_V_8;
reg  signed [63:0] lms_weights_imag_V_8;
reg   [15:0] lms_aux_reg_M_real_V_6;
reg   [15:0] lms_aux_reg_M_imag_V_6;
reg   [63:0] lms_weights_real_V_7;
reg  signed [63:0] lms_weights_imag_V_7;
reg   [15:0] lms_aux_reg_M_real_V_5;
reg   [15:0] lms_aux_reg_M_imag_V_5;
reg   [63:0] lms_weights_real_V_6;
reg  signed [63:0] lms_weights_imag_V_6;
reg   [15:0] lms_aux_reg_M_real_V_4;
reg   [15:0] lms_aux_reg_M_imag_V_4;
reg   [63:0] lms_weights_real_V_5;
reg  signed [63:0] lms_weights_imag_V_5;
reg   [15:0] lms_aux_reg_M_real_V_3;
reg   [15:0] lms_aux_reg_M_imag_V_3;
reg   [63:0] lms_weights_real_V_4;
reg  signed [63:0] lms_weights_imag_V_4;
reg   [15:0] lms_aux_reg_M_real_V_2;
reg   [15:0] lms_aux_reg_M_imag_V_2;
reg   [63:0] lms_weights_real_V_3;
reg  signed [63:0] lms_weights_imag_V_3;
reg   [15:0] lms_aux_reg_M_real_V_1;
reg   [15:0] lms_aux_reg_M_imag_V_1;
reg   [63:0] lms_weights_real_V_2;
reg  signed [63:0] lms_weights_imag_V_2;
reg   [15:0] lms_aux_reg_M_real_V_0;
reg   [15:0] lms_aux_reg_M_imag_V_0;
reg   [63:0] lms_weights_real_V_1;
reg  signed [63:0] lms_weights_imag_V_1;
reg   [63:0] lms_weights_real_V_0;
reg  signed [63:0] lms_weights_imag_V_0;
reg    main_in_TDATA_blk_n;
reg   [26:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [27:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state28;
wire    ap_CS_iter1_fsm_state29;
wire    ap_CS_iter1_fsm_state30;
wire    ap_CS_iter1_fsm_state31;
wire    ap_CS_iter1_fsm_state32;
wire    ap_CS_iter1_fsm_state33;
wire    ap_CS_iter1_fsm_state34;
wire    ap_CS_iter1_fsm_state35;
wire    ap_CS_iter1_fsm_state36;
wire    ap_CS_iter1_fsm_state37;
wire    ap_CS_iter1_fsm_state38;
wire    ap_CS_iter1_fsm_state39;
wire    ap_CS_iter1_fsm_state40;
wire    ap_CS_iter1_fsm_state41;
wire    ap_CS_iter1_fsm_state42;
wire    ap_CS_iter1_fsm_state43;
wire    ap_CS_iter1_fsm_state44;
wire    ap_CS_iter1_fsm_state45;
wire    ap_CS_iter1_fsm_state46;
wire    ap_CS_iter1_fsm_state47;
wire    ap_CS_iter1_fsm_state48;
wire    ap_CS_iter1_fsm_state49;
wire    ap_CS_iter1_fsm_state50;
wire    ap_CS_iter1_fsm_state51;
wire    ap_CS_iter1_fsm_state52;
wire    ap_CS_iter1_fsm_state53;
wire    ap_CS_iter1_fsm_state54;
reg   [27:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state55;
wire    ap_CS_iter2_fsm_state56;
wire    ap_CS_iter2_fsm_state57;
wire    ap_CS_iter2_fsm_state58;
wire    ap_CS_iter2_fsm_state59;
wire    ap_CS_iter2_fsm_state60;
wire    ap_CS_iter2_fsm_state61;
wire    ap_CS_iter2_fsm_state62;
wire    ap_CS_iter2_fsm_state63;
wire    ap_CS_iter2_fsm_state64;
wire    ap_CS_iter2_fsm_state65;
wire    ap_CS_iter2_fsm_state66;
wire    ap_CS_iter2_fsm_state67;
wire    ap_CS_iter2_fsm_state68;
wire    ap_CS_iter2_fsm_state69;
wire    ap_CS_iter2_fsm_state70;
wire    ap_CS_iter2_fsm_state71;
wire    ap_CS_iter2_fsm_state72;
wire    ap_CS_iter2_fsm_state73;
wire    ap_CS_iter2_fsm_state74;
wire    ap_CS_iter2_fsm_state75;
wire    ap_CS_iter2_fsm_state76;
wire    ap_CS_iter2_fsm_state77;
wire    ap_CS_iter2_fsm_state78;
wire    ap_CS_iter2_fsm_state79;
wire    ap_CS_iter2_fsm_state80;
wire    ap_CS_iter2_fsm_state81;
reg   [18:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state82;
wire    ap_CS_iter3_fsm_state83;
wire    ap_CS_iter3_fsm_state84;
wire    ap_CS_iter3_fsm_state85;
wire    ap_CS_iter3_fsm_state86;
wire    ap_CS_iter3_fsm_state87;
wire    ap_CS_iter3_fsm_state88;
wire    ap_CS_iter3_fsm_state89;
wire    ap_CS_iter3_fsm_state90;
wire    ap_CS_iter3_fsm_state91;
wire    ap_CS_iter3_fsm_state92;
wire    ap_CS_iter3_fsm_state93;
wire    ap_CS_iter3_fsm_state94;
wire    ap_CS_iter3_fsm_state95;
wire    ap_CS_iter3_fsm_state96;
wire    ap_CS_iter3_fsm_state97;
wire    ap_CS_iter3_fsm_state98;
wire    ap_CS_iter3_fsm_state99;
reg    aux_in_TDATA_blk_n;
reg    output_r_TDATA_blk_n;
reg   [31:0] p_0_reg_8074;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state28_pp0_stage0_iter1;
wire    ap_block_state29_pp0_stage1_iter1;
wire    ap_block_state30_pp0_stage2_iter1;
wire    ap_block_state31_pp0_stage3_iter1;
wire    ap_block_state32_pp0_stage4_iter1;
wire    ap_block_state33_pp0_stage5_iter1;
wire    ap_block_state34_pp0_stage6_iter1;
wire    ap_block_state35_pp0_stage7_iter1;
wire    ap_block_state36_pp0_stage8_iter1;
wire    ap_block_state37_pp0_stage9_iter1;
wire    ap_block_state38_pp0_stage10_iter1;
wire    ap_block_state39_pp0_stage11_iter1;
wire    ap_block_state40_pp0_stage12_iter1;
wire    ap_block_state41_pp0_stage13_iter1;
wire    ap_block_state42_pp0_stage14_iter1;
wire    ap_block_state43_pp0_stage15_iter1;
wire    ap_block_state44_pp0_stage16_iter1;
wire    ap_block_state45_pp0_stage17_iter1;
wire    ap_block_state46_pp0_stage18_iter1;
wire    ap_block_state47_pp0_stage19_iter1;
wire    ap_block_state48_pp0_stage20_iter1;
wire    ap_block_state49_pp0_stage21_iter1;
wire    ap_block_state50_pp0_stage22_iter1;
wire    ap_block_state51_pp0_stage23_iter1;
wire    ap_block_state52_pp0_stage24_iter1;
wire    ap_block_state53_pp0_stage25_iter1;
wire    ap_block_state54_pp0_stage26_iter1;
wire    ap_block_state55_pp0_stage0_iter2;
wire    ap_block_state56_pp0_stage1_iter2;
wire    ap_block_state57_pp0_stage2_iter2;
wire    ap_block_state58_pp0_stage3_iter2;
wire    ap_block_state59_pp0_stage4_iter2;
wire    ap_block_state60_pp0_stage5_iter2;
wire    ap_block_state61_pp0_stage6_iter2;
wire    ap_block_state62_pp0_stage7_iter2;
wire    ap_block_state63_pp0_stage8_iter2;
wire    ap_block_state64_pp0_stage9_iter2;
wire    ap_block_state65_pp0_stage10_iter2;
wire    ap_block_state66_pp0_stage11_iter2;
wire    ap_block_state67_pp0_stage12_iter2;
wire    ap_block_state68_pp0_stage13_iter2;
wire    ap_block_state69_pp0_stage14_iter2;
wire    ap_block_state70_pp0_stage15_iter2;
wire    ap_block_state71_pp0_stage16_iter2;
wire    ap_block_state72_pp0_stage17_iter2;
wire    ap_block_state73_pp0_stage18_iter2;
wire    ap_block_state74_pp0_stage19_iter2;
wire    ap_block_state75_pp0_stage20_iter2;
wire    ap_block_state76_pp0_stage21_iter2;
wire    ap_block_state77_pp0_stage22_iter2;
wire    ap_block_state78_pp0_stage23_iter2;
wire    ap_block_state79_pp0_stage24_iter2;
wire    ap_block_state80_pp0_stage25_iter2;
wire    ap_block_state81_pp0_stage26_iter2;
wire    ap_block_state82_pp0_stage0_iter3;
wire    ap_block_state83_pp0_stage1_iter3;
wire    ap_block_state84_pp0_stage2_iter3;
wire    ap_block_state85_pp0_stage3_iter3;
wire    ap_block_state86_pp0_stage4_iter3;
wire    ap_block_state87_pp0_stage5_iter3;
wire    ap_block_state88_pp0_stage6_iter3;
wire    ap_block_state89_pp0_stage7_iter3;
wire    ap_block_state90_pp0_stage8_iter3;
wire    ap_block_state91_pp0_stage9_iter3;
reg    ap_block_state92_pp0_stage10_iter3;
reg    ap_block_state93_pp0_stage11_iter3;
wire    ap_block_state94_pp0_stage12_iter3;
wire    ap_block_state95_pp0_stage13_iter3;
wire    ap_block_state96_pp0_stage14_iter3;
wire    ap_block_state97_pp0_stage15_iter3;
wire    ap_block_state98_pp0_stage16_iter3;
wire    regslice_both_output_V_data_V_U_apdone_blk;
reg    ap_block_state99_pp0_stage17_iter3;
reg   [31:0] p_0_reg_8074_pp0_iter0_reg;
wire    ap_CS_iter0_fsm_state27;
wire    ap_block_state27_pp0_stage26_iter0;
reg   [31:0] p_0_reg_8074_pp0_iter1_reg;
reg   [31:0] p_0_reg_8074_pp0_iter2_reg;
reg   [0:0] p_s_reg_8080;
reg   [0:0] p_s_reg_8080_pp0_iter0_reg;
reg   [0:0] p_s_reg_8080_pp0_iter1_reg;
reg   [0:0] p_s_reg_8080_pp0_iter2_reg;
wire  signed [15:0] aux_tmp_data_M_real_V_fu_311_p1;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_8085;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_8085_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_real_V_reg_8085_pp0_iter1_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_8091;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_8091_pp0_iter0_reg;
reg  signed [15:0] aux_tmp_data_M_imag_V_reg_8091_pp0_iter1_reg;
wire  signed [79:0] sext_ln1169_fu_333_p1;
wire  signed [79:0] sext_ln1171_fu_341_p1;
reg  signed [15:0] r_V_4_reg_8131;
reg  signed [15:0] r_V_4_reg_8131_pp0_iter0_reg;
reg  signed [15:0] r_V_4_reg_8131_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_13_fu_399_p1;
wire   [79:0] grp_fu_345_p2;
reg   [79:0] mul_ln1171_reg_8143;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [78:0] grp_fu_371_p2;
reg   [78:0] mul_ln1171_1_reg_8148;
wire   [79:0] grp_fu_377_p2;
reg   [79:0] mul_ln1171_2_reg_8153;
wire   [79:0] grp_fu_383_p2;
reg   [79:0] mul_ln1171_3_reg_8158;
reg  signed [15:0] r_V_14_reg_8163;
reg  signed [15:0] r_V_14_reg_8163_pp0_iter0_reg;
reg  signed [15:0] r_V_14_reg_8163_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_18_fu_559_p1;
wire   [78:0] sub_ln1171_fu_563_p2;
reg   [78:0] sub_ln1171_reg_8176;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [79:0] sub_ln1245_fu_568_p2;
reg   [79:0] sub_ln1245_reg_8181;
reg   [0:0] tmp_23_reg_8186;
reg   [0:0] tmp_45_reg_8192;
wire   [0:0] icmp_ln777_1_fu_598_p2;
reg   [0:0] icmp_ln777_1_reg_8198;
wire   [0:0] icmp_ln795_1_fu_604_p2;
reg   [0:0] icmp_ln795_1_reg_8203;
wire  signed [31:0] sext_ln1169_11_fu_610_p1;
wire   [80:0] sub_ln1246_fu_619_p2;
reg   [80:0] sub_ln1246_reg_8214;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
reg   [0:0] tmp_2_reg_8219;
reg   [0:0] tmp_3_reg_8225;
wire   [0:0] icmp_ln777_fu_651_p2;
reg   [0:0] icmp_ln777_reg_8231;
wire   [0:0] icmp_ln795_fu_657_p2;
reg   [0:0] icmp_ln795_reg_8236;
wire  signed [63:0] select_ln384_3_fu_710_p3;
reg  signed [63:0] select_ln384_3_reg_8241;
reg  signed [63:0] select_ln384_3_reg_8241_pp0_iter0_reg;
reg  signed [63:0] select_ln384_3_reg_8241_pp0_iter1_reg;
reg  signed [15:0] r_V_8_reg_8247;
reg  signed [15:0] r_V_8_reg_8247_pp0_iter0_reg;
reg  signed [15:0] r_V_8_reg_8247_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7939_p2;
reg  signed [31:0] r_V_5_reg_8253;
wire  signed [31:0] sext_ln1169_15_fu_727_p1;
wire  signed [63:0] select_ln384_1_fu_778_p3;
reg  signed [63:0] select_ln384_1_reg_8264;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg  signed [63:0] select_ln384_1_reg_8264_pp0_iter0_reg;
reg  signed [63:0] select_ln384_1_reg_8264_pp0_iter1_reg;
reg  signed [15:0] r_V_26_reg_8270;
reg  signed [15:0] r_V_26_reg_8270_pp0_iter0_reg;
reg  signed [15:0] r_V_26_reg_8270_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7945_p2;
reg  signed [31:0] r_V_15_reg_8277;
wire  signed [31:0] sext_ln1169_24_fu_790_p1;
reg  signed [15:0] r_V_30_reg_8288;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg  signed [15:0] r_V_30_reg_8288_pp0_iter0_reg;
reg  signed [15:0] r_V_30_reg_8288_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7951_p2;
reg  signed [31:0] r_V_1_reg_8295;
wire  signed [31:0] sext_ln1169_26_fu_803_p1;
reg  signed [15:0] r_V_20_reg_8306;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg  signed [15:0] r_V_20_reg_8306_pp0_iter0_reg;
reg  signed [15:0] r_V_20_reg_8306_pp0_iter1_reg;
reg  signed [15:0] r_V_10_reg_8312;
reg  signed [15:0] r_V_10_reg_8312_pp0_iter0_reg;
reg  signed [15:0] r_V_10_reg_8312_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7957_p2;
reg  signed [31:0] r_V_9_reg_8318;
wire  signed [31:0] sext_ln1169_16_fu_821_p1;
wire  signed [31:0] sext_ln1169_21_fu_825_p1;
reg  signed [15:0] r_V_38_reg_8335;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
reg  signed [15:0] r_V_38_reg_8335_pp0_iter0_reg;
reg  signed [15:0] r_V_38_reg_8335_pp0_iter1_reg;
reg  signed [15:0] r_V_34_reg_8341;
reg  signed [15:0] r_V_34_reg_8341_pp0_iter0_reg;
reg  signed [15:0] r_V_34_reg_8341_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7963_p2;
reg  signed [31:0] r_V_27_reg_8347;
wire  signed [31:0] sext_ln1169_28_fu_854_p1;
wire  signed [31:0] sext_ln1169_30_fu_858_p1;
reg  signed [15:0] r_V_28_reg_8364;
wire    ap_CS_iter0_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
reg  signed [15:0] r_V_28_reg_8364_pp0_iter0_reg;
reg  signed [15:0] r_V_28_reg_8364_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_25_fu_866_p1;
wire  signed [31:0] grp_fu_7969_p2;
reg  signed [31:0] r_V_31_reg_8376;
reg  signed [15:0] r_V_24_reg_8381;
wire    ap_CS_iter0_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
reg  signed [15:0] r_V_24_reg_8381_pp0_iter0_reg;
reg  signed [15:0] r_V_24_reg_8381_pp0_iter1_reg;
wire  signed [31:0] grp_fu_7982_p2;
reg  signed [31:0] r_V_21_reg_8386;
wire  signed [31:0] sext_ln1169_23_fu_885_p1;
wire  signed [31:0] grp_fu_7975_p3;
reg   [31:0] add_ln737_11_reg_8397;
wire  signed [31:0] sext_ln1169_12_fu_889_p1;
wire    ap_CS_iter0_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire  signed [31:0] grp_fu_7988_p2;
reg  signed [31:0] r_V_35_reg_8408;
wire  signed [31:0] grp_fu_7994_p3;
reg   [31:0] add_ln737_15_reg_8413;
reg  signed [15:0] r_V_12_reg_8418;
wire    ap_CS_iter0_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
reg  signed [15:0] r_V_12_reg_8418_pp0_iter0_reg;
reg  signed [15:0] r_V_12_reg_8418_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_17_fu_901_p1;
wire  signed [31:0] grp_fu_8001_p3;
reg   [31:0] add_ln737_2_reg_8430;
reg  signed [15:0] r_V_6_reg_8435;
wire    ap_CS_iter0_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
reg  signed [15:0] r_V_6_reg_8435_pp0_iter0_reg;
reg  signed [15:0] r_V_6_reg_8435_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_14_fu_920_p1;
wire  signed [31:0] grp_fu_8008_p3;
reg   [31:0] add_ln737_6_reg_8447;
reg  signed [15:0] r_V_16_reg_8452;
wire    ap_CS_iter0_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
reg  signed [15:0] r_V_16_reg_8452_pp0_iter0_reg;
reg  signed [15:0] r_V_16_reg_8452_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_19_fu_939_p1;
wire  signed [31:0] grp_fu_8015_p3;
reg  signed [31:0] add_ln737_10_reg_8463;
reg  signed [15:0] r_V_36_reg_8468;
wire    ap_CS_iter0_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
reg  signed [15:0] r_V_36_reg_8468_pp0_iter0_reg;
reg  signed [15:0] r_V_36_reg_8468_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_29_fu_953_p1;
wire  signed [31:0] grp_fu_8022_p3;
reg  signed [31:0] add_ln737_14_reg_8479;
reg  signed [15:0] r_V_18_reg_8484;
wire    ap_CS_iter0_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
reg  signed [15:0] r_V_18_reg_8484_pp0_iter0_reg;
reg  signed [15:0] r_V_18_reg_8484_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_20_fu_966_p1;
wire   [31:0] grp_fu_8029_p3;
reg  signed [31:0] add_ln737_12_reg_8497;
reg  signed [15:0] r_V_32_reg_8502;
wire    ap_CS_iter0_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
reg  signed [15:0] r_V_32_reg_8502_pp0_iter0_reg;
reg  signed [15:0] r_V_32_reg_8502_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_27_fu_985_p1;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_17_fu_989_p2;
reg   [31:0] add_ln737_17_reg_8513;
reg  signed [15:0] r_V_22_reg_8518;
wire    ap_CS_iter0_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
reg  signed [15:0] r_V_22_reg_8518_pp0_iter0_reg;
reg  signed [15:0] r_V_22_reg_8518_pp0_iter1_reg;
wire  signed [31:0] sext_ln1169_22_fu_1008_p1;
wire  signed [31:0] grp_fu_8044_p3;
reg  signed [31:0] add_ln737_1_reg_8530;
wire   [31:0] add_ln737_18_fu_1016_p2;
reg   [31:0] add_ln737_18_reg_8535;
wire  signed [31:0] grp_fu_8051_p3;
reg  signed [31:0] add_ln737_5_reg_8540;
wire    ap_CS_iter0_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_4_fu_1021_p2;
reg   [31:0] add_ln737_4_reg_8545;
wire    ap_CS_iter0_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_8_fu_1025_p2;
reg   [31:0] add_ln737_8_reg_8550;
wire    ap_CS_iter0_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire   [31:0] add_ln737_fu_1033_p2;
reg   [31:0] add_ln737_reg_8555;
wire    ap_CS_iter0_fsm_state22;
wire    ap_block_state22_pp0_stage21_iter0;
wire   [0:0] icmp_ln1551_fu_1045_p2;
reg   [0:0] icmp_ln1551_reg_8561;
wire    ap_CS_iter0_fsm_state23;
wire    ap_block_state23_pp0_stage22_iter0;
reg   [0:0] icmp_ln1551_reg_8561_pp0_iter0_reg;
reg   [0:0] icmp_ln1551_reg_8561_pp0_iter1_reg;
reg   [0:0] icmp_ln1551_reg_8561_pp0_iter2_reg;
reg   [31:0] mu_read_reg_8570;
reg   [31:0] mu_read_reg_8570_pp0_iter1_reg;
reg   [31:0] mu_read_reg_8570_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_1_fu_1060_p1;
reg  signed [79:0] sext_ln1169_1_reg_8575;
reg  signed [79:0] sext_ln1169_1_reg_8575_pp0_iter2_reg;
reg  signed [63:0] lms_weights_imag_V_9_load_reg_8583;
reg  signed [63:0] lms_weights_imag_V_9_load_reg_8583_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_9_load_reg_8603;
reg  signed [63:0] lms_weights_real_V_9_load_reg_8603_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_1_fu_1094_p1;
wire  signed [79:0] sext_ln1171_13_fu_1103_p1;
reg  signed [79:0] sext_ln1171_13_reg_8614;
reg  signed [79:0] sext_ln1171_13_reg_8614_pp0_iter2_reg;
wire   [78:0] grp_fu_1078_p2;
reg   [78:0] mul_ln1171_5_reg_8621;
wire   [79:0] grp_fu_1084_p2;
reg   [79:0] mul_ln1171_6_reg_8626;
wire  signed [79:0] sext_ln1169_2_fu_1112_p1;
reg  signed [79:0] sext_ln1169_2_reg_8631;
reg  signed [79:0] sext_ln1169_2_reg_8631_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_8_load_reg_8639;
reg  signed [63:0] lms_weights_real_V_8_load_reg_8639_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_15_fu_1119_p1;
reg  signed [63:0] lms_weights_imag_V_8_load_reg_8650;
reg  signed [63:0] lms_weights_imag_V_8_load_reg_8650_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_17_fu_1141_p1;
reg  signed [79:0] sext_ln1171_17_reg_8665;
reg  signed [79:0] sext_ln1171_17_reg_8665_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_3_fu_1165_p1;
reg  signed [79:0] sext_ln1169_3_reg_8677;
reg  signed [79:0] sext_ln1169_3_reg_8677_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_7_load_reg_8685;
reg  signed [63:0] lms_weights_real_V_7_load_reg_8685_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_19_fu_1172_p1;
reg  signed [63:0] lms_weights_imag_V_7_load_reg_8696;
reg  signed [63:0] lms_weights_imag_V_7_load_reg_8696_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_21_fu_1194_p1;
reg  signed [79:0] sext_ln1171_21_reg_8711;
reg  signed [79:0] sext_ln1171_21_reg_8711_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_4_fu_1218_p1;
reg  signed [79:0] sext_ln1169_4_reg_8723;
reg  signed [79:0] sext_ln1169_4_reg_8723_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_6_load_reg_8731;
reg  signed [63:0] lms_weights_real_V_6_load_reg_8731_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_4_fu_1225_p1;
reg  signed [63:0] lms_weights_imag_V_6_load_reg_8742;
reg  signed [63:0] lms_weights_imag_V_6_load_reg_8742_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_24_fu_1247_p1;
reg  signed [79:0] sext_ln1171_24_reg_8757;
reg  signed [79:0] sext_ln1171_24_reg_8757_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_5_fu_1271_p1;
reg  signed [79:0] sext_ln1169_5_reg_8769;
reg  signed [79:0] sext_ln1169_5_reg_8769_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_5_load_reg_8777;
reg  signed [63:0] lms_weights_real_V_5_load_reg_8777_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_5_fu_1278_p1;
reg  signed [63:0] lms_weights_imag_V_5_load_reg_8788;
reg  signed [63:0] lms_weights_imag_V_5_load_reg_8788_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_27_fu_1300_p1;
reg  signed [79:0] sext_ln1171_27_reg_8803;
reg  signed [79:0] sext_ln1171_27_reg_8803_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_6_fu_1324_p1;
reg  signed [79:0] sext_ln1169_6_reg_8815;
reg  signed [79:0] sext_ln1169_6_reg_8815_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_4_load_reg_8823;
reg  signed [63:0] lms_weights_real_V_4_load_reg_8823_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_6_fu_1331_p1;
reg  signed [63:0] lms_weights_imag_V_4_load_reg_8834;
reg  signed [63:0] lms_weights_imag_V_4_load_reg_8834_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_30_fu_1353_p1;
reg  signed [79:0] sext_ln1171_30_reg_8849;
reg  signed [79:0] sext_ln1171_30_reg_8849_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_7_fu_1377_p1;
reg  signed [79:0] sext_ln1169_7_reg_8861;
reg  signed [79:0] sext_ln1169_7_reg_8861_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_3_load_reg_8869;
reg  signed [63:0] lms_weights_real_V_3_load_reg_8869_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_7_fu_1384_p1;
reg  signed [63:0] lms_weights_imag_V_3_load_reg_8880;
reg  signed [63:0] lms_weights_imag_V_3_load_reg_8880_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_33_fu_1406_p1;
reg  signed [79:0] sext_ln1171_33_reg_8895;
reg  signed [79:0] sext_ln1171_33_reg_8895_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_8_fu_1430_p1;
reg  signed [79:0] sext_ln1169_8_reg_8907;
reg  signed [79:0] sext_ln1169_8_reg_8907_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_2_load_reg_8915;
reg  signed [63:0] lms_weights_real_V_2_load_reg_8915_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_8_fu_1437_p1;
reg  signed [63:0] lms_weights_imag_V_2_load_reg_8926;
reg  signed [63:0] lms_weights_imag_V_2_load_reg_8926_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_36_fu_1459_p1;
reg  signed [79:0] sext_ln1171_36_reg_8941;
reg  signed [79:0] sext_ln1171_36_reg_8941_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_9_fu_1483_p1;
reg  signed [79:0] sext_ln1169_9_reg_8953;
reg  signed [79:0] sext_ln1169_9_reg_8953_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_1_load_reg_8961;
reg  signed [63:0] lms_weights_real_V_1_load_reg_8961_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_9_fu_1490_p1;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_8972;
reg  signed [63:0] lms_weights_imag_V_1_load_reg_8972_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_39_fu_1512_p1;
reg  signed [79:0] sext_ln1171_39_reg_8987;
reg  signed [79:0] sext_ln1171_39_reg_8987_pp0_iter2_reg;
wire  signed [79:0] sext_ln1169_10_fu_1536_p1;
reg  signed [79:0] sext_ln1169_10_reg_8999;
reg  signed [79:0] sext_ln1169_10_reg_8999_pp0_iter2_reg;
reg  signed [63:0] lms_weights_real_V_0_load_reg_9007;
reg  signed [63:0] lms_weights_real_V_0_load_reg_9007_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_10_fu_1543_p1;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_9018;
reg  signed [63:0] lms_weights_imag_V_0_load_reg_9018_pp0_iter2_reg;
wire  signed [79:0] sext_ln1171_42_fu_1565_p1;
reg  signed [79:0] sext_ln1171_42_reg_9033;
reg  signed [79:0] sext_ln1171_42_reg_9033_pp0_iter2_reg;
wire   [79:0] grp_fu_1098_p2;
reg   [79:0] mul_ln1171_4_reg_9045;
wire   [78:0] sub_ln1171_1_fu_1589_p2;
reg   [78:0] sub_ln1171_1_reg_9050;
wire   [79:0] grp_fu_1106_p2;
reg   [79:0] mul_ln1171_7_reg_9055;
wire   [79:0] grp_fu_1123_p2;
reg   [79:0] mul_ln1171_8_reg_9060;
wire   [78:0] grp_fu_1147_p2;
reg   [78:0] mul_ln1171_9_reg_9065;
wire   [79:0] grp_fu_1153_p2;
reg   [79:0] mul_ln1171_10_reg_9070;
wire   [79:0] grp_fu_1159_p2;
reg   [79:0] mul_ln1171_11_reg_9075;
wire   [79:0] grp_fu_1176_p2;
reg   [79:0] mul_ln1171_12_reg_9080;
wire   [78:0] grp_fu_1200_p2;
reg   [78:0] mul_ln1171_13_reg_9085;
wire   [79:0] grp_fu_1206_p2;
reg   [79:0] mul_ln1171_14_reg_9090;
wire   [79:0] grp_fu_1212_p2;
reg   [79:0] mul_ln1171_15_reg_9095;
wire   [79:0] grp_fu_1229_p2;
reg   [79:0] mul_ln1171_16_reg_9100;
wire   [78:0] grp_fu_1253_p2;
reg   [78:0] mul_ln1171_17_reg_9105;
wire   [79:0] grp_fu_1259_p2;
reg   [79:0] mul_ln1171_18_reg_9110;
wire   [79:0] grp_fu_1265_p2;
reg   [79:0] mul_ln1171_19_reg_9115;
wire   [79:0] grp_fu_1282_p2;
reg   [79:0] mul_ln1171_20_reg_9120;
wire   [78:0] grp_fu_1306_p2;
reg   [78:0] mul_ln1171_21_reg_9125;
wire   [79:0] grp_fu_1312_p2;
reg   [79:0] mul_ln1171_22_reg_9130;
wire   [79:0] grp_fu_1318_p2;
reg   [79:0] mul_ln1171_23_reg_9135;
wire   [79:0] grp_fu_1335_p2;
reg   [79:0] mul_ln1171_24_reg_9140;
wire   [78:0] grp_fu_1359_p2;
reg   [78:0] mul_ln1171_25_reg_9145;
wire   [79:0] grp_fu_1365_p2;
reg   [79:0] mul_ln1171_26_reg_9150;
wire   [79:0] grp_fu_1371_p2;
reg   [79:0] mul_ln1171_27_reg_9155;
wire   [79:0] grp_fu_1388_p2;
reg   [79:0] mul_ln1171_28_reg_9160;
wire   [78:0] grp_fu_1412_p2;
reg   [78:0] mul_ln1171_29_reg_9165;
wire   [79:0] grp_fu_1418_p2;
reg   [79:0] mul_ln1171_30_reg_9170;
wire   [79:0] grp_fu_1424_p2;
reg   [79:0] mul_ln1171_31_reg_9175;
wire   [79:0] grp_fu_1441_p2;
reg   [79:0] mul_ln1171_32_reg_9180;
wire   [78:0] grp_fu_1465_p2;
reg   [78:0] mul_ln1171_33_reg_9185;
wire   [79:0] grp_fu_1471_p2;
reg   [79:0] mul_ln1171_34_reg_9190;
wire   [79:0] grp_fu_1477_p2;
reg   [79:0] mul_ln1171_35_reg_9195;
wire   [79:0] grp_fu_1494_p2;
reg   [79:0] mul_ln1171_36_reg_9200;
wire   [78:0] grp_fu_1518_p2;
reg   [78:0] mul_ln1171_37_reg_9205;
wire   [79:0] grp_fu_1524_p2;
reg   [79:0] mul_ln1171_38_reg_9210;
wire   [79:0] grp_fu_1530_p2;
reg   [79:0] mul_ln1171_39_reg_9215;
wire   [79:0] grp_fu_1547_p2;
reg   [79:0] mul_ln1171_40_reg_9220;
wire   [78:0] grp_fu_1571_p2;
reg   [78:0] mul_ln1171_41_reg_9225;
wire   [79:0] grp_fu_1577_p2;
reg   [79:0] mul_ln1171_42_reg_9230;
wire   [79:0] grp_fu_1583_p2;
reg   [79:0] mul_ln1171_43_reg_9235;
wire   [80:0] sub_ln1246_1_fu_1600_p2;
reg   [80:0] sub_ln1246_1_reg_9240;
wire   [63:0] trunc_ln1245_2_fu_1606_p1;
reg   [63:0] trunc_ln1245_2_reg_9245;
wire  signed [79:0] sub_ln1245_1_fu_1610_p2;
reg  signed [79:0] sub_ln1245_1_reg_9250;
wire   [63:0] trunc_ln1245_3_fu_1614_p1;
reg   [63:0] trunc_ln1245_3_reg_9255;
wire   [78:0] sub_ln1171_2_fu_1618_p2;
reg   [78:0] sub_ln1171_2_reg_9260;
wire  signed [79:0] sub_ln1245_2_fu_1623_p2;
reg  signed [79:0] sub_ln1245_2_reg_9265;
wire   [63:0] trunc_ln1245_5_fu_1627_p1;
reg   [63:0] trunc_ln1245_5_reg_9270;
wire   [78:0] sub_ln1171_3_fu_1631_p2;
reg   [78:0] sub_ln1171_3_reg_9275;
wire  signed [79:0] sub_ln1245_3_fu_1636_p2;
reg  signed [79:0] sub_ln1245_3_reg_9280;
wire   [63:0] trunc_ln1245_7_fu_1640_p1;
reg   [63:0] trunc_ln1245_7_reg_9285;
wire   [78:0] sub_ln1171_4_fu_1644_p2;
reg   [78:0] sub_ln1171_4_reg_9290;
wire  signed [79:0] sub_ln1245_4_fu_1649_p2;
reg  signed [79:0] sub_ln1245_4_reg_9295;
wire   [63:0] trunc_ln1245_9_fu_1653_p1;
reg   [63:0] trunc_ln1245_9_reg_9300;
wire   [78:0] sub_ln1171_5_fu_1657_p2;
reg   [78:0] sub_ln1171_5_reg_9305;
wire  signed [79:0] sub_ln1245_5_fu_1662_p2;
reg  signed [79:0] sub_ln1245_5_reg_9310;
reg  signed [79:0] sub_ln1245_5_reg_9310_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_11_fu_1666_p1;
reg   [63:0] trunc_ln1245_11_reg_9315;
reg   [63:0] trunc_ln1245_11_reg_9315_pp0_iter2_reg;
wire   [78:0] sub_ln1171_6_fu_1670_p2;
reg   [78:0] sub_ln1171_6_reg_9320;
wire  signed [79:0] sub_ln1245_6_fu_1675_p2;
reg  signed [79:0] sub_ln1245_6_reg_9325;
reg  signed [79:0] sub_ln1245_6_reg_9325_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_13_fu_1679_p1;
reg   [63:0] trunc_ln1245_13_reg_9330;
reg   [63:0] trunc_ln1245_13_reg_9330_pp0_iter2_reg;
wire   [78:0] sub_ln1171_7_fu_1683_p2;
reg   [78:0] sub_ln1171_7_reg_9335;
wire  signed [79:0] sub_ln1245_7_fu_1688_p2;
reg  signed [79:0] sub_ln1245_7_reg_9340;
reg  signed [79:0] sub_ln1245_7_reg_9340_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_15_fu_1692_p1;
reg   [63:0] trunc_ln1245_15_reg_9345;
reg   [63:0] trunc_ln1245_15_reg_9345_pp0_iter2_reg;
wire   [78:0] sub_ln1171_8_fu_1696_p2;
reg   [78:0] sub_ln1171_8_reg_9350;
wire  signed [79:0] sub_ln1245_8_fu_1701_p2;
reg  signed [79:0] sub_ln1245_8_reg_9355;
reg  signed [79:0] sub_ln1245_8_reg_9355_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_17_fu_1705_p1;
reg   [63:0] trunc_ln1245_17_reg_9360;
reg   [63:0] trunc_ln1245_17_reg_9360_pp0_iter2_reg;
wire   [78:0] sub_ln1171_9_fu_1709_p2;
reg   [78:0] sub_ln1171_9_reg_9365;
wire  signed [79:0] sub_ln1245_9_fu_1714_p2;
reg  signed [79:0] sub_ln1245_9_reg_9370;
reg  signed [79:0] sub_ln1245_9_reg_9370_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_19_fu_1718_p1;
reg   [63:0] trunc_ln1245_19_reg_9375;
reg   [63:0] trunc_ln1245_19_reg_9375_pp0_iter2_reg;
wire   [78:0] sub_ln1171_10_fu_1722_p2;
reg   [78:0] sub_ln1171_10_reg_9380;
wire  signed [79:0] sub_ln1245_10_fu_1727_p2;
reg  signed [79:0] sub_ln1245_10_reg_9385;
reg  signed [79:0] sub_ln1245_10_reg_9385_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_21_fu_1731_p1;
reg   [63:0] trunc_ln1245_21_reg_9390;
reg   [63:0] trunc_ln1245_21_reg_9390_pp0_iter2_reg;
reg   [0:0] tmp_46_reg_9395;
wire   [63:0] add_ln712_fu_1751_p2;
reg   [63:0] add_ln712_reg_9401;
reg   [0:0] tmp_47_reg_9406;
wire   [0:0] icmp_ln777_3_fu_1773_p2;
reg   [0:0] icmp_ln777_3_reg_9412;
wire   [0:0] icmp_ln795_2_fu_1779_p2;
reg   [0:0] icmp_ln795_2_reg_9417;
reg   [0:0] tmp_48_reg_9422;
wire   [63:0] add_ln712_1_fu_1805_p2;
reg   [63:0] add_ln712_1_reg_9428;
reg   [0:0] tmp_49_reg_9433;
wire   [0:0] icmp_ln777_5_fu_1827_p2;
reg   [0:0] icmp_ln777_5_reg_9439;
wire   [0:0] icmp_ln795_3_fu_1833_p2;
reg   [0:0] icmp_ln795_3_reg_9444;
wire   [80:0] sub_ln1246_2_fu_1845_p2;
reg   [80:0] sub_ln1246_2_reg_9449;
wire   [63:0] trunc_ln1245_4_fu_1851_p1;
reg   [63:0] trunc_ln1245_4_reg_9454;
wire   [80:0] sub_ln1246_3_fu_1861_p2;
reg   [80:0] sub_ln1246_3_reg_9459;
wire   [63:0] trunc_ln1245_6_fu_1867_p1;
reg   [63:0] trunc_ln1245_6_reg_9464;
wire   [80:0] sub_ln1246_4_fu_1877_p2;
reg   [80:0] sub_ln1246_4_reg_9469;
wire   [63:0] trunc_ln1245_8_fu_1883_p1;
reg   [63:0] trunc_ln1245_8_reg_9474;
wire   [80:0] sub_ln1246_5_fu_1893_p2;
reg   [80:0] sub_ln1246_5_reg_9479;
reg   [80:0] sub_ln1246_5_reg_9479_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_10_fu_1899_p1;
reg   [63:0] trunc_ln1245_10_reg_9484;
reg   [63:0] trunc_ln1245_10_reg_9484_pp0_iter2_reg;
wire   [80:0] sub_ln1246_6_fu_1909_p2;
reg   [80:0] sub_ln1246_6_reg_9489;
reg   [80:0] sub_ln1246_6_reg_9489_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_12_fu_1915_p1;
reg   [63:0] trunc_ln1245_12_reg_9494;
reg   [63:0] trunc_ln1245_12_reg_9494_pp0_iter2_reg;
wire   [80:0] sub_ln1246_7_fu_1925_p2;
reg   [80:0] sub_ln1246_7_reg_9499;
reg   [80:0] sub_ln1246_7_reg_9499_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_14_fu_1931_p1;
reg   [63:0] trunc_ln1245_14_reg_9504;
reg   [63:0] trunc_ln1245_14_reg_9504_pp0_iter2_reg;
wire   [80:0] sub_ln1246_8_fu_1941_p2;
reg   [80:0] sub_ln1246_8_reg_9509;
reg   [80:0] sub_ln1246_8_reg_9509_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_16_fu_1947_p1;
reg   [63:0] trunc_ln1245_16_reg_9514;
reg   [63:0] trunc_ln1245_16_reg_9514_pp0_iter2_reg;
wire   [80:0] sub_ln1246_9_fu_1957_p2;
reg   [80:0] sub_ln1246_9_reg_9519;
reg   [80:0] sub_ln1246_9_reg_9519_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_18_fu_1963_p1;
reg   [63:0] trunc_ln1245_18_reg_9524;
reg   [63:0] trunc_ln1245_18_reg_9524_pp0_iter2_reg;
wire   [80:0] sub_ln1246_10_fu_1973_p2;
reg   [80:0] sub_ln1246_10_reg_9529;
reg   [80:0] sub_ln1246_10_reg_9529_pp0_iter2_reg;
wire   [63:0] trunc_ln1245_20_fu_1979_p1;
reg   [63:0] trunc_ln1245_20_reg_9534;
reg   [63:0] trunc_ln1245_20_reg_9534_pp0_iter2_reg;
reg   [0:0] tmp_50_reg_9539;
wire   [63:0] add_ln712_2_fu_2102_p2;
reg   [63:0] add_ln712_2_reg_9545;
reg   [0:0] tmp_51_reg_9550;
reg   [16:0] tmp_6_reg_9556;
reg   [0:0] tmp_52_reg_9562;
wire   [63:0] add_ln712_3_fu_2146_p2;
reg   [63:0] add_ln712_3_reg_9568;
reg   [0:0] tmp_53_reg_9573;
reg   [16:0] tmp_7_reg_9579;
wire  signed [63:0] select_ln384_9_fu_2225_p3;
reg  signed [63:0] select_ln384_9_reg_9585;
wire  signed [63:0] select_ln384_11_fu_2288_p3;
reg  signed [63:0] select_ln384_11_reg_9591;
reg   [0:0] tmp_54_reg_9597;
wire   [63:0] add_ln712_4_fu_2311_p2;
reg   [63:0] add_ln712_4_reg_9603;
reg   [0:0] tmp_55_reg_9608;
wire   [0:0] icmp_ln777_12_fu_2333_p2;
reg   [0:0] icmp_ln777_12_reg_9614;
wire   [0:0] icmp_ln795_13_fu_2339_p2;
reg   [0:0] icmp_ln795_13_reg_9619;
reg   [0:0] tmp_56_reg_9624;
wire   [63:0] add_ln712_5_fu_2365_p2;
reg   [63:0] add_ln712_5_reg_9630;
reg   [0:0] tmp_57_reg_9635;
wire   [0:0] icmp_ln777_13_fu_2387_p2;
reg   [0:0] icmp_ln777_13_reg_9641;
wire   [0:0] icmp_ln795_14_fu_2393_p2;
reg   [0:0] icmp_ln795_14_reg_9646;
reg   [0:0] tmp_58_reg_9651;
wire   [63:0] add_ln712_6_fu_2518_p2;
reg   [63:0] add_ln712_6_reg_9657;
reg   [0:0] tmp_59_reg_9662;
reg   [16:0] tmp_s_reg_9668;
reg   [0:0] tmp_60_reg_9674;
wire   [63:0] add_ln712_7_fu_2562_p2;
reg   [63:0] add_ln712_7_reg_9680;
reg   [0:0] tmp_61_reg_9685;
reg   [16:0] tmp_10_reg_9691;
wire  signed [63:0] select_ln384_17_fu_2641_p3;
reg  signed [63:0] select_ln384_17_reg_9697;
wire  signed [63:0] select_ln384_19_fu_2704_p3;
reg  signed [63:0] select_ln384_19_reg_9703;
reg   [0:0] tmp_62_reg_9709;
wire   [63:0] add_ln712_8_fu_2727_p2;
reg   [63:0] add_ln712_8_reg_9715;
reg   [0:0] tmp_63_reg_9720;
wire   [0:0] icmp_ln777_15_fu_2749_p2;
reg   [0:0] icmp_ln777_15_reg_9726;
wire   [0:0] icmp_ln795_5_fu_2755_p2;
reg   [0:0] icmp_ln795_5_reg_9731;
reg   [0:0] tmp_64_reg_9736;
wire   [63:0] add_ln712_9_fu_2781_p2;
reg   [63:0] add_ln712_9_reg_9742;
reg   [0:0] tmp_65_reg_9747;
wire   [0:0] icmp_ln777_16_fu_2803_p2;
reg   [0:0] icmp_ln777_16_reg_9753;
wire   [0:0] icmp_ln795_16_fu_2809_p2;
reg   [0:0] icmp_ln795_16_reg_9758;
reg   [0:0] tmp_66_reg_9763;
wire   [63:0] add_ln712_10_fu_2934_p2;
reg   [63:0] add_ln712_10_reg_9769;
reg   [0:0] tmp_67_reg_9774;
reg   [16:0] tmp_13_reg_9780;
reg   [0:0] tmp_68_reg_9786;
wire   [63:0] add_ln712_11_fu_2978_p2;
reg   [63:0] add_ln712_11_reg_9792;
reg   [0:0] tmp_69_reg_9797;
reg   [16:0] tmp_14_reg_9803;
wire  signed [63:0] select_ln384_25_fu_3057_p3;
reg  signed [63:0] select_ln384_25_reg_9809;
wire  signed [63:0] select_ln384_27_fu_3120_p3;
reg  signed [63:0] select_ln384_27_reg_9815;
reg   [0:0] tmp_70_reg_9821;
wire   [63:0] add_ln712_12_fu_3143_p2;
reg   [63:0] add_ln712_12_reg_9827;
reg   [0:0] tmp_71_reg_9832;
wire   [0:0] icmp_ln777_7_fu_3165_p2;
reg   [0:0] icmp_ln777_7_reg_9838;
wire   [0:0] icmp_ln795_7_fu_3171_p2;
reg   [0:0] icmp_ln795_7_reg_9843;
reg   [0:0] tmp_72_reg_9848;
wire   [63:0] add_ln712_13_fu_3197_p2;
reg   [63:0] add_ln712_13_reg_9854;
reg   [0:0] tmp_73_reg_9859;
wire   [0:0] icmp_ln777_18_fu_3219_p2;
reg   [0:0] icmp_ln777_18_reg_9865;
wire   [0:0] icmp_ln795_18_fu_3225_p2;
reg   [0:0] icmp_ln795_18_reg_9870;
reg   [0:0] tmp_74_reg_9875;
wire   [63:0] add_ln712_14_fu_3350_p2;
reg   [63:0] add_ln712_14_reg_9881;
reg   [0:0] tmp_75_reg_9886;
reg   [16:0] tmp_17_reg_9892;
reg   [0:0] tmp_76_reg_9898;
wire   [63:0] add_ln712_15_fu_3394_p2;
reg   [63:0] add_ln712_15_reg_9904;
reg   [0:0] tmp_77_reg_9909;
reg   [16:0] tmp_18_reg_9915;
wire  signed [63:0] select_ln384_33_fu_3473_p3;
reg  signed [63:0] select_ln384_33_reg_9921;
wire  signed [63:0] select_ln384_35_fu_3536_p3;
reg  signed [63:0] select_ln384_35_reg_9927;
reg   [0:0] tmp_78_reg_9933;
wire   [63:0] add_ln712_16_fu_3559_p2;
reg   [63:0] add_ln712_16_reg_9939;
reg   [0:0] tmp_79_reg_9944;
wire   [0:0] icmp_ln777_9_fu_3581_p2;
reg   [0:0] icmp_ln777_9_reg_9950;
wire   [0:0] icmp_ln795_9_fu_3587_p2;
reg   [0:0] icmp_ln795_9_reg_9955;
reg   [0:0] tmp_80_reg_9960;
wire   [63:0] add_ln712_17_fu_3613_p2;
reg   [63:0] add_ln712_17_reg_9966;
reg   [0:0] tmp_81_reg_9971;
wire   [0:0] icmp_ln777_20_fu_3635_p2;
reg   [0:0] icmp_ln777_20_reg_9977;
wire   [0:0] icmp_ln795_20_fu_3641_p2;
reg   [0:0] icmp_ln795_20_reg_9982;
reg   [0:0] tmp_82_reg_9987;
wire   [63:0] add_ln712_18_fu_3766_p2;
reg   [63:0] add_ln712_18_reg_9993;
reg   [0:0] tmp_83_reg_9998;
reg   [16:0] tmp_21_reg_10004;
reg   [0:0] tmp_84_reg_10010;
wire   [63:0] add_ln712_19_fu_3810_p2;
reg   [63:0] add_ln712_19_reg_10016;
reg   [0:0] tmp_85_reg_10021;
reg   [16:0] tmp_22_reg_10027;
wire   [63:0] rhs_fu_3889_p3;
reg   [63:0] rhs_reg_10033;
wire   [63:0] rhs_1_fu_3952_p3;
reg   [63:0] rhs_1_reg_10038;
wire   [64:0] ret_V_fu_3977_p2;
reg   [64:0] ret_V_reg_10043;
wire   [0:0] p_Result_s_fu_3983_p3;
reg   [0:0] p_Result_s_reg_10053;
wire   [0:0] xor_ln794_fu_4003_p2;
reg   [0:0] xor_ln794_reg_10059;
wire   [63:0] error_real_V_fu_4029_p3;
reg   [63:0] error_real_V_reg_10064;
wire   [64:0] ret_V_1_fu_4061_p2;
reg   [64:0] ret_V_1_reg_10069;
wire   [0:0] p_Result_5_fu_4067_p3;
reg   [0:0] p_Result_5_reg_10079;
wire   [0:0] xor_ln794_1_fu_4087_p2;
reg   [0:0] xor_ln794_1_reg_10085;
wire   [63:0] error_imag_V_fu_4113_p3;
reg   [63:0] error_imag_V_reg_10090;
wire   [63:0] grp_fu_1054_p2;
reg   [63:0] udiv_ln712_reg_10095;
wire   [0:0] r_fu_4125_p2;
reg   [0:0] r_reg_10100;
wire   [0:0] r_1_fu_4135_p2;
reg   [0:0] r_1_reg_10105;
wire   [62:0] select_ln340_fu_4157_p3;
reg   [62:0] select_ln340_reg_10110;
wire  signed [79:0] conv7_i251_i_fu_4165_p1;
wire  signed [79:0] conv7_i235_i_fu_4168_p1;
wire   [79:0] grp_fu_4171_p2;
reg   [79:0] mul_ln1171_64_reg_10178;
wire   [79:0] grp_fu_4176_p2;
reg   [79:0] mul_ln1171_65_reg_10183;
wire   [79:0] grp_fu_4181_p2;
reg   [79:0] mul_ln1171_67_reg_10188;
wire   [79:0] grp_fu_4186_p2;
reg   [79:0] mul_ln1171_68_reg_10193;
wire   [79:0] grp_fu_4191_p2;
reg   [79:0] mul_ln1171_70_reg_10198;
wire   [79:0] grp_fu_4196_p2;
reg   [79:0] mul_ln1171_71_reg_10203;
wire   [79:0] grp_fu_4201_p2;
reg   [79:0] mul_ln1171_73_reg_10208;
wire   [79:0] grp_fu_4206_p2;
reg   [79:0] mul_ln1171_74_reg_10213;
wire   [79:0] grp_fu_4211_p2;
reg   [79:0] mul_ln1171_76_reg_10218;
wire   [79:0] grp_fu_4216_p2;
reg   [79:0] mul_ln1171_77_reg_10223;
wire   [79:0] grp_fu_4221_p2;
reg   [79:0] mul_ln1171_79_reg_10228;
wire   [79:0] grp_fu_4226_p2;
reg   [79:0] mul_ln1171_80_reg_10233;
wire   [79:0] grp_fu_4231_p2;
reg   [79:0] mul_ln1171_82_reg_10238;
wire   [79:0] grp_fu_4236_p2;
reg   [79:0] mul_ln1171_83_reg_10243;
wire   [79:0] grp_fu_4241_p2;
reg   [79:0] mul_ln1171_85_reg_10248;
wire   [79:0] grp_fu_4246_p2;
reg   [79:0] mul_ln1171_86_reg_10253;
wire   [79:0] grp_fu_4251_p2;
reg   [79:0] mul_ln1171_88_reg_10258;
wire   [79:0] grp_fu_4256_p2;
reg   [79:0] mul_ln1171_89_reg_10263;
wire   [79:0] grp_fu_4261_p2;
reg   [79:0] mul_ln1171_91_reg_10268;
wire   [79:0] grp_fu_4266_p2;
reg   [79:0] mul_ln1171_92_reg_10273;
wire   [79:0] grp_fu_4271_p2;
reg   [79:0] mul_ln1171_94_reg_10278;
wire   [79:0] grp_fu_4276_p2;
reg   [79:0] mul_ln1171_95_reg_10283;
wire   [79:0] grp_fu_4281_p2;
reg   [79:0] mul_ln1171_97_reg_10288;
wire   [79:0] grp_fu_4286_p2;
reg   [79:0] mul_ln1171_98_reg_10293;
wire   [79:0] grp_fu_4291_p2;
reg   [79:0] mul_ln1171_100_reg_10298;
wire   [79:0] grp_fu_4296_p2;
reg   [79:0] mul_ln1171_101_reg_10303;
wire   [79:0] grp_fu_4301_p2;
reg   [79:0] mul_ln1171_103_reg_10308;
wire   [79:0] grp_fu_4306_p2;
reg   [79:0] mul_ln1171_104_reg_10313;
wire   [79:0] grp_fu_4311_p2;
reg   [79:0] mul_ln1171_106_reg_10318;
wire   [79:0] grp_fu_4316_p2;
reg   [79:0] mul_ln1171_107_reg_10323;
wire   [79:0] grp_fu_4321_p2;
reg   [79:0] mul_ln1171_109_reg_10328;
wire   [79:0] grp_fu_4326_p2;
reg   [79:0] mul_ln1171_110_reg_10333;
wire   [79:0] grp_fu_4331_p2;
reg   [79:0] mul_ln1171_112_reg_10338;
wire   [79:0] grp_fu_4336_p2;
reg   [79:0] mul_ln1171_113_reg_10343;
wire   [79:0] grp_fu_4341_p2;
reg   [79:0] mul_ln1171_115_reg_10348;
wire   [79:0] grp_fu_4346_p2;
reg   [79:0] mul_ln1171_116_reg_10353;
wire   [79:0] grp_fu_4351_p2;
reg   [79:0] mul_ln1171_118_reg_10358;
wire   [79:0] grp_fu_4356_p2;
reg   [79:0] mul_ln1171_119_reg_10363;
wire   [79:0] grp_fu_4361_p2;
reg   [79:0] mul_ln1171_121_reg_10368;
wire   [79:0] grp_fu_4366_p2;
reg   [79:0] mul_ln1171_122_reg_10373;
wire   [94:0] grp_fu_4790_p2;
reg   [94:0] r_V_40_reg_10378;
wire   [80:0] add_ln1245_20_fu_4802_p2;
reg  signed [80:0] add_ln1245_20_reg_10383;
wire   [79:0] sub_ln1246_13_fu_4808_p2;
reg  signed [79:0] sub_ln1246_13_reg_10388;
wire   [80:0] add_ln1245_23_fu_4818_p2;
reg  signed [80:0] add_ln1245_23_reg_10393;
wire   [79:0] sub_ln1246_14_fu_4824_p2;
reg  signed [79:0] sub_ln1246_14_reg_10398;
wire   [80:0] add_ln1245_26_fu_4834_p2;
reg  signed [80:0] add_ln1245_26_reg_10403;
wire   [79:0] sub_ln1246_15_fu_4840_p2;
reg  signed [79:0] sub_ln1246_15_reg_10408;
wire   [80:0] add_ln1245_29_fu_4850_p2;
reg  signed [80:0] add_ln1245_29_reg_10413;
wire   [79:0] sub_ln1246_16_fu_4856_p2;
reg  signed [79:0] sub_ln1246_16_reg_10418;
wire   [80:0] add_ln1245_32_fu_4866_p2;
reg  signed [80:0] add_ln1245_32_reg_10423;
wire   [79:0] sub_ln1246_17_fu_4872_p2;
reg  signed [79:0] sub_ln1246_17_reg_10428;
wire   [80:0] add_ln1245_35_fu_4882_p2;
reg  signed [80:0] add_ln1245_35_reg_10433;
wire   [79:0] sub_ln1246_18_fu_4888_p2;
reg  signed [79:0] sub_ln1246_18_reg_10438;
wire   [80:0] add_ln1245_38_fu_4898_p2;
reg  signed [80:0] add_ln1245_38_reg_10443;
wire   [79:0] sub_ln1246_19_fu_4904_p2;
reg  signed [79:0] sub_ln1246_19_reg_10448;
wire   [80:0] add_ln1245_41_fu_4914_p2;
reg  signed [80:0] add_ln1245_41_reg_10453;
wire   [79:0] sub_ln1246_20_fu_4920_p2;
reg  signed [79:0] sub_ln1246_20_reg_10458;
wire   [80:0] add_ln1245_44_fu_4930_p2;
reg  signed [80:0] add_ln1245_44_reg_10463;
wire   [79:0] sub_ln1246_21_fu_4936_p2;
reg  signed [79:0] sub_ln1246_21_reg_10468;
wire   [80:0] add_ln1245_47_fu_4946_p2;
reg  signed [80:0] add_ln1245_47_reg_10473;
wire   [79:0] sub_ln1246_22_fu_4952_p2;
reg  signed [79:0] sub_ln1246_22_reg_10478;
wire   [174:0] zext_ln1171_fu_4956_p1;
wire   [174:0] grp_fu_4962_p2;
reg   [174:0] mul_ln1171_66_reg_10607;
wire   [174:0] grp_fu_4971_p2;
reg   [174:0] mul_ln1171_69_reg_10612;
wire   [174:0] grp_fu_4980_p2;
reg   [174:0] mul_ln1171_72_reg_10617;
wire   [174:0] grp_fu_4989_p2;
reg   [174:0] mul_ln1171_75_reg_10622;
wire   [174:0] grp_fu_4998_p2;
reg   [174:0] mul_ln1171_78_reg_10627;
wire   [174:0] grp_fu_5007_p2;
reg   [174:0] mul_ln1171_81_reg_10632;
wire   [174:0] grp_fu_5016_p2;
reg   [174:0] mul_ln1171_84_reg_10637;
wire   [174:0] grp_fu_5025_p2;
reg   [174:0] mul_ln1171_87_reg_10642;
wire   [174:0] grp_fu_5034_p2;
reg   [174:0] mul_ln1171_90_reg_10647;
wire   [174:0] grp_fu_5043_p2;
reg   [174:0] mul_ln1171_93_reg_10652;
wire   [174:0] grp_fu_5052_p2;
reg   [174:0] mul_ln1171_96_reg_10657;
wire   [174:0] grp_fu_5061_p2;
reg   [174:0] mul_ln1171_99_reg_10662;
wire   [174:0] grp_fu_5070_p2;
reg   [174:0] mul_ln1171_102_reg_10667;
wire   [174:0] grp_fu_5079_p2;
reg   [174:0] mul_ln1171_105_reg_10672;
wire   [174:0] grp_fu_5088_p2;
reg   [174:0] mul_ln1171_108_reg_10677;
wire   [174:0] grp_fu_5097_p2;
reg   [174:0] mul_ln1171_111_reg_10682;
wire   [174:0] grp_fu_5106_p2;
reg   [174:0] mul_ln1171_114_reg_10687;
wire   [174:0] grp_fu_5115_p2;
reg   [174:0] mul_ln1171_117_reg_10692;
wire   [174:0] grp_fu_5124_p2;
reg   [174:0] mul_ln1171_120_reg_10697;
wire   [174:0] grp_fu_5133_p2;
reg   [174:0] mul_ln1171_123_reg_10702;
reg   [0:0] tmp_91_reg_10807;
reg   [63:0] trunc_ln4_reg_10813;
reg   [0:0] tmp_92_reg_10819;
wire   [0:0] icmp_ln777_22_fu_5495_p2;
reg   [0:0] icmp_ln777_22_reg_10825;
wire   [0:0] icmp_ln795_22_fu_5501_p2;
reg   [0:0] icmp_ln795_22_reg_10830;
reg   [0:0] tmp_93_reg_10835;
reg   [63:0] trunc_ln717_1_reg_10841;
reg   [0:0] tmp_94_reg_10847;
wire   [0:0] icmp_ln777_23_fu_5543_p2;
reg   [0:0] icmp_ln777_23_reg_10853;
wire   [0:0] icmp_ln795_23_fu_5549_p2;
reg   [0:0] icmp_ln795_23_reg_10858;
reg   [0:0] tmp_95_reg_10863;
reg   [63:0] trunc_ln717_2_reg_10869;
reg   [0:0] tmp_96_reg_10875;
wire   [0:0] icmp_ln777_24_fu_5591_p2;
reg   [0:0] icmp_ln777_24_reg_10881;
wire   [0:0] icmp_ln795_24_fu_5597_p2;
reg   [0:0] icmp_ln795_24_reg_10886;
reg   [0:0] tmp_97_reg_10891;
reg   [63:0] trunc_ln717_3_reg_10897;
reg   [0:0] tmp_98_reg_10903;
wire   [0:0] icmp_ln777_25_fu_5639_p2;
reg   [0:0] icmp_ln777_25_reg_10909;
wire   [0:0] icmp_ln795_25_fu_5645_p2;
reg   [0:0] icmp_ln795_25_reg_10914;
reg   [0:0] tmp_99_reg_10919;
reg   [63:0] trunc_ln717_4_reg_10925;
reg   [0:0] tmp_100_reg_10931;
wire   [0:0] icmp_ln777_26_fu_5687_p2;
reg   [0:0] icmp_ln777_26_reg_10937;
wire   [0:0] icmp_ln795_26_fu_5693_p2;
reg   [0:0] icmp_ln795_26_reg_10942;
reg   [0:0] tmp_101_reg_10947;
reg   [63:0] trunc_ln717_5_reg_10953;
reg   [0:0] tmp_102_reg_10959;
wire   [0:0] icmp_ln777_27_fu_5735_p2;
reg   [0:0] icmp_ln777_27_reg_10965;
wire   [0:0] icmp_ln795_27_fu_5741_p2;
reg   [0:0] icmp_ln795_27_reg_10970;
reg   [0:0] tmp_103_reg_10975;
reg   [63:0] trunc_ln717_6_reg_10981;
reg   [0:0] tmp_104_reg_10987;
wire   [0:0] icmp_ln777_28_fu_5783_p2;
reg   [0:0] icmp_ln777_28_reg_10993;
wire   [0:0] icmp_ln795_28_fu_5789_p2;
reg   [0:0] icmp_ln795_28_reg_10998;
reg   [0:0] tmp_105_reg_11003;
reg   [63:0] trunc_ln717_7_reg_11009;
reg   [0:0] tmp_106_reg_11015;
wire   [0:0] icmp_ln777_29_fu_5831_p2;
reg   [0:0] icmp_ln777_29_reg_11021;
wire   [0:0] icmp_ln795_29_fu_5837_p2;
reg   [0:0] icmp_ln795_29_reg_11026;
reg   [0:0] tmp_107_reg_11031;
reg   [63:0] trunc_ln717_8_reg_11037;
reg   [0:0] tmp_108_reg_11043;
wire   [0:0] icmp_ln777_30_fu_5879_p2;
reg   [0:0] icmp_ln777_30_reg_11049;
wire   [0:0] icmp_ln795_30_fu_5885_p2;
reg   [0:0] icmp_ln795_30_reg_11054;
reg   [0:0] tmp_109_reg_11059;
reg   [63:0] trunc_ln717_9_reg_11065;
reg   [0:0] tmp_110_reg_11071;
wire   [0:0] icmp_ln777_31_fu_5927_p2;
reg   [0:0] icmp_ln777_31_reg_11077;
wire   [0:0] icmp_ln795_31_fu_5933_p2;
reg   [0:0] icmp_ln795_31_reg_11082;
reg   [0:0] tmp_111_reg_11087;
reg   [63:0] trunc_ln717_s_reg_11093;
reg   [0:0] tmp_112_reg_11099;
wire   [0:0] icmp_ln777_32_fu_5975_p2;
reg   [0:0] icmp_ln777_32_reg_11105;
wire   [0:0] icmp_ln795_32_fu_5981_p2;
reg   [0:0] icmp_ln795_32_reg_11110;
reg   [0:0] tmp_113_reg_11115;
reg   [63:0] trunc_ln717_10_reg_11121;
reg   [0:0] tmp_114_reg_11127;
wire   [0:0] icmp_ln777_33_fu_6023_p2;
reg   [0:0] icmp_ln777_33_reg_11133;
wire   [0:0] icmp_ln795_33_fu_6029_p2;
reg   [0:0] icmp_ln795_33_reg_11138;
reg   [0:0] tmp_115_reg_11143;
reg   [63:0] trunc_ln717_11_reg_11149;
reg   [0:0] tmp_116_reg_11155;
wire   [0:0] icmp_ln777_34_fu_6071_p2;
reg   [0:0] icmp_ln777_34_reg_11161;
wire   [0:0] icmp_ln795_34_fu_6077_p2;
reg   [0:0] icmp_ln795_34_reg_11166;
reg   [0:0] tmp_117_reg_11171;
reg   [63:0] trunc_ln717_12_reg_11177;
reg   [0:0] tmp_118_reg_11183;
wire   [0:0] icmp_ln777_35_fu_6119_p2;
reg   [0:0] icmp_ln777_35_reg_11189;
wire   [0:0] icmp_ln795_35_fu_6125_p2;
reg   [0:0] icmp_ln795_35_reg_11194;
reg   [0:0] tmp_119_reg_11199;
reg   [63:0] trunc_ln717_13_reg_11205;
reg   [0:0] tmp_120_reg_11211;
wire   [0:0] icmp_ln777_36_fu_6167_p2;
reg   [0:0] icmp_ln777_36_reg_11217;
wire   [0:0] icmp_ln795_36_fu_6173_p2;
reg   [0:0] icmp_ln795_36_reg_11222;
reg   [0:0] tmp_121_reg_11227;
reg   [63:0] trunc_ln717_14_reg_11233;
reg   [0:0] tmp_122_reg_11239;
wire   [0:0] icmp_ln777_37_fu_6215_p2;
reg   [0:0] icmp_ln777_37_reg_11245;
wire   [0:0] icmp_ln795_37_fu_6221_p2;
reg   [0:0] icmp_ln795_37_reg_11250;
reg   [0:0] tmp_123_reg_11255;
reg   [63:0] trunc_ln717_15_reg_11261;
reg   [0:0] tmp_124_reg_11267;
wire   [0:0] icmp_ln777_38_fu_6263_p2;
reg   [0:0] icmp_ln777_38_reg_11273;
wire   [0:0] icmp_ln795_38_fu_6269_p2;
reg   [0:0] icmp_ln795_38_reg_11278;
reg   [0:0] tmp_125_reg_11283;
reg   [63:0] trunc_ln717_16_reg_11289;
reg   [0:0] tmp_126_reg_11295;
wire   [0:0] icmp_ln777_39_fu_6311_p2;
reg   [0:0] icmp_ln777_39_reg_11301;
wire   [0:0] icmp_ln795_39_fu_6317_p2;
reg   [0:0] icmp_ln795_39_reg_11306;
reg   [0:0] tmp_127_reg_11311;
reg   [63:0] trunc_ln717_17_reg_11317;
reg   [0:0] tmp_128_reg_11323;
wire   [0:0] icmp_ln777_40_fu_6359_p2;
reg   [0:0] icmp_ln777_40_reg_11329;
wire   [0:0] icmp_ln795_40_fu_6365_p2;
reg   [0:0] icmp_ln795_40_reg_11334;
reg   [0:0] tmp_129_reg_11339;
reg   [63:0] trunc_ln717_18_reg_11345;
reg   [0:0] tmp_130_reg_11351;
wire   [0:0] icmp_ln777_41_fu_6407_p2;
reg   [0:0] icmp_ln777_41_reg_11357;
wire   [0:0] icmp_ln795_41_fu_6413_p2;
reg   [0:0] icmp_ln795_41_reg_11362;
reg   [63:0] ap_phi_mux_p_Val2_4_phi_fu_292_p4;
wire   [63:0] trunc_ln56_fu_4141_p1;
wire   [63:0] select_ln340_45_fu_465_p3;
wire   [63:0] select_ln340_46_fu_541_p3;
wire   [63:0] select_ln340_43_fu_7849_p3;
wire   [63:0] select_ln340_44_fu_7925_p3;
reg  signed [63:0] ap_sig_allocacmp_lms_weights_imag_V_9_load;
wire   [63:0] select_ln340_41_fu_7697_p3;
wire   [63:0] select_ln340_42_fu_7773_p3;
wire   [63:0] select_ln340_39_fu_7545_p3;
wire   [63:0] select_ln340_40_fu_7621_p3;
wire   [63:0] select_ln340_37_fu_7393_p3;
wire   [63:0] select_ln340_38_fu_7469_p3;
wire   [63:0] select_ln340_35_fu_7241_p3;
wire   [63:0] select_ln340_36_fu_7317_p3;
wire   [63:0] select_ln340_33_fu_7089_p3;
wire   [63:0] select_ln340_34_fu_7165_p3;
wire   [63:0] select_ln340_31_fu_6937_p3;
wire   [63:0] select_ln340_32_fu_7013_p3;
wire   [63:0] select_ln340_29_fu_6785_p3;
wire   [63:0] select_ln340_30_fu_6861_p3;
wire   [63:0] select_ln340_27_fu_6633_p3;
wire   [63:0] select_ln340_28_fu_6709_p3;
wire   [63:0] select_ln340_25_fu_6481_p3;
wire   [63:0] select_ln340_26_fu_6557_p3;
wire  signed [15:0] sext_ln1169_fu_333_p0;
wire  signed [63:0] sext_ln1171_fu_341_p0;
wire  signed [63:0] grp_fu_345_p0;
wire  signed [15:0] grp_fu_345_p1;
wire  signed [15:0] grp_fu_377_p1;
wire  signed [63:0] grp_fu_383_p0;
wire  signed [15:0] sext_ln1169_13_fu_399_p0;
wire  signed [63:0] tmp_131_fu_403_p1;
wire  signed [63:0] tmp_132_fu_411_p1;
wire   [0:0] tmp_131_fu_403_p3;
wire   [0:0] tmp_132_fu_411_p3;
wire   [0:0] xor_ln795_42_fu_425_p2;
wire   [0:0] xor_ln794_46_fu_419_p2;
wire   [0:0] xor_ln340_22_fu_437_p2;
wire  signed [63:0] select_ln340_23_fu_449_p2;
wire   [0:0] and_ln795_44_fu_431_p2;
wire  signed [63:0] select_ln388_20_fu_457_p2;
wire   [0:0] or_ln340_40_fu_443_p2;
wire   [63:0] select_ln340_23_fu_449_p3;
wire   [63:0] select_ln388_20_fu_457_p3;
wire  signed [63:0] tmp_133_fu_473_p1;
wire  signed [63:0] tmp_134_fu_481_p1;
wire   [0:0] tmp_133_fu_473_p3;
wire   [0:0] tmp_134_fu_481_p3;
wire   [0:0] xor_ln795_43_fu_495_p2;
wire   [0:0] xor_ln794_47_fu_489_p2;
wire   [0:0] xor_ln340_23_fu_507_p2;
wire  signed [63:0] select_ln340_24_fu_525_p2;
wire   [0:0] and_ln795_45_fu_501_p2;
wire  signed [63:0] select_ln388_21_fu_533_p2;
wire   [0:0] or_ln340_41_fu_519_p2;
wire   [63:0] select_ln340_24_fu_525_p3;
wire   [63:0] select_ln388_21_fu_533_p3;
wire  signed [15:0] sext_ln1169_18_fu_559_p0;
wire   [15:0] tmp_1_fu_588_p4;
wire  signed [80:0] sext_ln712_fu_613_p1;
wire  signed [80:0] sext_ln1246_fu_616_p1;
wire   [16:0] tmp_fu_641_p4;
wire   [0:0] or_ln794_1_fu_666_p2;
wire   [0:0] xor_ln794_3_fu_670_p2;
wire   [0:0] xor_ln795_1_fu_681_p2;
wire   [0:0] or_ln795_1_fu_686_p2;
wire   [0:0] and_ln794_1_fu_675_p2;
wire   [0:0] and_ln795_3_fu_691_p2;
wire   [0:0] or_ln384_1_fu_704_p2;
wire   [63:0] select_ln384_2_fu_696_p3;
wire   [63:0] trunc_ln1245_1_fu_663_p1;
wire  signed [15:0] sext_ln1169_15_fu_727_p0;
wire   [0:0] or_ln794_fu_734_p2;
wire   [0:0] xor_ln794_2_fu_738_p2;
wire   [0:0] xor_ln795_fu_749_p2;
wire   [0:0] or_ln795_fu_754_p2;
wire   [0:0] and_ln794_fu_743_p2;
wire   [0:0] and_ln795_1_fu_759_p2;
wire   [0:0] or_ln384_fu_772_p2;
wire   [63:0] select_ln384_fu_764_p3;
wire   [63:0] trunc_ln1245_fu_731_p1;
wire  signed [15:0] sext_ln1169_24_fu_790_p0;
wire  signed [15:0] sext_ln1169_26_fu_803_p0;
wire  signed [15:0] sext_ln1169_16_fu_821_p0;
wire  signed [15:0] sext_ln1169_21_fu_825_p0;
wire  signed [15:0] sext_ln1169_28_fu_854_p0;
wire  signed [15:0] sext_ln1169_30_fu_858_p0;
wire  signed [15:0] sext_ln1169_25_fu_866_p0;
wire  signed [15:0] sext_ln1169_23_fu_885_p0;
wire  signed [15:0] sext_ln1169_17_fu_901_p0;
wire  signed [15:0] sext_ln1169_14_fu_920_p0;
wire  signed [15:0] sext_ln1169_19_fu_939_p0;
wire  signed [15:0] sext_ln1169_29_fu_953_p0;
wire  signed [15:0] sext_ln1169_20_fu_966_p0;
wire  signed [15:0] sext_ln1169_27_fu_985_p0;
wire  signed [31:0] add_ln737_17_fu_989_p0;
wire   [31:0] grp_fu_8036_p3;
wire  signed [15:0] sext_ln1169_22_fu_1008_p0;
(* use_dsp48 = "no" *) wire   [31:0] add_ln737_13_fu_1012_p2;
wire  signed [31:0] add_ln737_4_fu_1021_p0;
wire   [31:0] grp_fu_8058_p3;
wire  signed [31:0] add_ln737_8_fu_1025_p0;
wire   [31:0] grp_fu_8066_p3;
wire   [31:0] add_ln737_9_fu_1029_p2;
wire   [63:0] y_V_fu_1038_p3;
wire   [63:0] grp_fu_1054_p1;
wire  signed [63:0] sext_ln1171_1_fu_1094_p0;
wire  signed [63:0] grp_fu_1098_p0;
wire  signed [15:0] grp_fu_1098_p1;
wire  signed [63:0] grp_fu_1106_p0;
wire  signed [63:0] sext_ln1171_15_fu_1119_p0;
wire  signed [63:0] grp_fu_1123_p0;
wire  signed [15:0] grp_fu_1123_p1;
wire  signed [15:0] grp_fu_1153_p1;
wire  signed [63:0] grp_fu_1159_p0;
wire  signed [63:0] sext_ln1171_19_fu_1172_p0;
wire  signed [63:0] grp_fu_1176_p0;
wire  signed [15:0] grp_fu_1176_p1;
wire  signed [15:0] grp_fu_1206_p1;
wire  signed [63:0] grp_fu_1212_p0;
wire  signed [63:0] sext_ln1171_4_fu_1225_p0;
wire  signed [63:0] grp_fu_1229_p0;
wire  signed [15:0] grp_fu_1229_p1;
wire  signed [15:0] grp_fu_1259_p1;
wire  signed [63:0] grp_fu_1265_p0;
wire  signed [63:0] sext_ln1171_5_fu_1278_p0;
wire  signed [63:0] grp_fu_1282_p0;
wire  signed [15:0] grp_fu_1282_p1;
wire  signed [15:0] grp_fu_1312_p1;
wire  signed [63:0] grp_fu_1318_p0;
wire  signed [63:0] sext_ln1171_6_fu_1331_p0;
wire  signed [63:0] grp_fu_1335_p0;
wire  signed [15:0] grp_fu_1335_p1;
wire  signed [15:0] grp_fu_1365_p1;
wire  signed [63:0] grp_fu_1371_p0;
wire  signed [63:0] sext_ln1171_7_fu_1384_p0;
wire  signed [63:0] grp_fu_1388_p0;
wire  signed [15:0] grp_fu_1388_p1;
wire  signed [15:0] grp_fu_1418_p1;
wire  signed [63:0] grp_fu_1424_p0;
wire  signed [63:0] sext_ln1171_8_fu_1437_p0;
wire  signed [63:0] grp_fu_1441_p0;
wire  signed [15:0] grp_fu_1441_p1;
wire  signed [15:0] grp_fu_1471_p1;
wire  signed [63:0] grp_fu_1477_p0;
wire  signed [63:0] sext_ln1171_9_fu_1490_p0;
wire  signed [63:0] grp_fu_1494_p0;
wire  signed [15:0] grp_fu_1494_p1;
wire  signed [15:0] grp_fu_1524_p1;
wire  signed [63:0] grp_fu_1530_p0;
wire  signed [63:0] sext_ln1171_10_fu_1543_p0;
wire  signed [63:0] grp_fu_1547_p0;
wire  signed [15:0] grp_fu_1547_p1;
wire  signed [15:0] grp_fu_1577_p1;
wire  signed [63:0] grp_fu_1583_p0;
wire  signed [80:0] sext_ln712_1_fu_1594_p1;
wire  signed [80:0] sext_ln1246_1_fu_1597_p1;
wire  signed [80:0] sext_ln712_2_fu_1735_p1;
wire   [80:0] add_ln1245_fu_1738_p2;
wire   [16:0] tmp_4_fu_1763_p4;
wire  signed [80:0] sext_ln1245_fu_1788_p1;
wire  signed [80:0] sext_ln712_3_fu_1785_p1;
wire   [80:0] add_ln1245_1_fu_1791_p2;
wire   [16:0] tmp_5_fu_1817_p4;
wire  signed [80:0] sext_ln712_4_fu_1839_p1;
wire  signed [80:0] sext_ln1246_2_fu_1842_p1;
wire  signed [80:0] sext_ln712_7_fu_1855_p1;
wire  signed [80:0] sext_ln1246_3_fu_1858_p1;
wire  signed [80:0] sext_ln712_10_fu_1871_p1;
wire  signed [80:0] sext_ln1246_4_fu_1874_p1;
wire  signed [80:0] sext_ln712_13_fu_1887_p1;
wire  signed [80:0] sext_ln1246_5_fu_1890_p1;
wire  signed [80:0] sext_ln712_16_fu_1903_p1;
wire  signed [80:0] sext_ln1246_6_fu_1906_p1;
wire  signed [80:0] sext_ln712_19_fu_1919_p1;
wire  signed [80:0] sext_ln1246_7_fu_1922_p1;
wire  signed [80:0] sext_ln712_22_fu_1935_p1;
wire  signed [80:0] sext_ln1246_8_fu_1938_p1;
wire  signed [80:0] sext_ln712_25_fu_1951_p1;
wire  signed [80:0] sext_ln1246_9_fu_1954_p1;
wire  signed [80:0] sext_ln712_28_fu_1967_p1;
wire  signed [80:0] sext_ln1246_10_fu_1970_p1;
wire   [0:0] or_ln794_2_fu_1983_p2;
wire   [0:0] xor_ln794_4_fu_1987_p2;
wire   [0:0] xor_ln795_2_fu_1998_p2;
wire   [0:0] or_ln795_2_fu_2003_p2;
wire   [0:0] and_ln794_2_fu_1992_p2;
wire   [0:0] and_ln795_4_fu_2008_p2;
wire   [0:0] or_ln384_2_fu_2021_p2;
wire   [63:0] select_ln384_4_fu_2013_p3;
wire   [0:0] or_ln794_5_fu_2034_p2;
wire   [0:0] xor_ln794_7_fu_2038_p2;
wire   [0:0] xor_ln795_3_fu_2049_p2;
wire   [0:0] or_ln795_3_fu_2054_p2;
wire   [0:0] and_ln794_3_fu_2043_p2;
wire   [0:0] and_ln795_5_fu_2059_p2;
wire   [0:0] or_ln384_3_fu_2072_p2;
wire   [63:0] select_ln384_6_fu_2064_p3;
wire  signed [63:0] select_ln384_5_fu_2027_p3;
wire  signed [80:0] sext_ln712_5_fu_2085_p1;
wire   [80:0] add_ln1245_2_fu_2089_p2;
wire  signed [63:0] select_ln384_7_fu_2078_p3;
wire  signed [80:0] sext_ln1245_1_fu_2129_p1;
wire  signed [80:0] sext_ln712_6_fu_2125_p1;
wire   [80:0] add_ln1245_3_fu_2132_p2;
wire   [0:0] icmp_ln777_2_fu_2169_p2;
wire   [0:0] or_ln794_11_fu_2174_p2;
wire   [0:0] xor_ln794_8_fu_2179_p2;
wire   [0:0] icmp_ln795_11_fu_2195_p2;
wire   [0:0] xor_ln795_4_fu_2190_p2;
wire   [0:0] or_ln795_11_fu_2200_p2;
wire   [0:0] and_ln794_4_fu_2184_p2;
wire   [0:0] and_ln795_6_fu_2206_p2;
wire   [0:0] or_ln384_4_fu_2219_p2;
wire   [63:0] select_ln384_8_fu_2211_p3;
wire   [0:0] icmp_ln777_11_fu_2232_p2;
wire   [0:0] or_ln794_12_fu_2237_p2;
wire   [0:0] xor_ln794_9_fu_2242_p2;
wire   [0:0] icmp_ln795_12_fu_2258_p2;
wire   [0:0] xor_ln795_5_fu_2253_p2;
wire   [0:0] or_ln795_12_fu_2263_p2;
wire   [0:0] and_ln794_5_fu_2247_p2;
wire   [0:0] and_ln795_7_fu_2269_p2;
wire   [0:0] or_ln384_5_fu_2282_p2;
wire   [63:0] select_ln384_10_fu_2274_p3;
wire  signed [80:0] sext_ln712_8_fu_2295_p1;
wire   [80:0] add_ln1245_4_fu_2298_p2;
wire   [16:0] tmp_8_fu_2323_p4;
wire  signed [80:0] sext_ln1245_2_fu_2348_p1;
wire  signed [80:0] sext_ln712_9_fu_2345_p1;
wire   [80:0] add_ln1245_5_fu_2351_p2;
wire   [16:0] tmp_9_fu_2377_p4;
wire   [0:0] or_ln794_13_fu_2399_p2;
wire   [0:0] xor_ln794_10_fu_2403_p2;
wire   [0:0] xor_ln795_6_fu_2414_p2;
wire   [0:0] or_ln795_13_fu_2419_p2;
wire   [0:0] and_ln794_6_fu_2408_p2;
wire   [0:0] and_ln795_8_fu_2424_p2;
wire   [0:0] or_ln384_6_fu_2437_p2;
wire   [63:0] select_ln384_12_fu_2429_p3;
wire   [0:0] or_ln794_14_fu_2450_p2;
wire   [0:0] xor_ln794_11_fu_2454_p2;
wire   [0:0] xor_ln795_7_fu_2465_p2;
wire   [0:0] or_ln795_14_fu_2470_p2;
wire   [0:0] and_ln794_7_fu_2459_p2;
wire   [0:0] and_ln795_9_fu_2475_p2;
wire   [0:0] or_ln384_7_fu_2488_p2;
wire   [63:0] select_ln384_14_fu_2480_p3;
wire  signed [63:0] select_ln384_13_fu_2443_p3;
wire  signed [80:0] sext_ln712_11_fu_2501_p1;
wire   [80:0] add_ln1245_6_fu_2505_p2;
wire  signed [63:0] select_ln384_15_fu_2494_p3;
wire  signed [80:0] sext_ln1245_3_fu_2545_p1;
wire  signed [80:0] sext_ln712_12_fu_2541_p1;
wire   [80:0] add_ln1245_7_fu_2548_p2;
wire   [0:0] icmp_ln777_4_fu_2585_p2;
wire   [0:0] or_ln794_15_fu_2590_p2;
wire   [0:0] xor_ln794_12_fu_2595_p2;
wire   [0:0] icmp_ln795_4_fu_2611_p2;
wire   [0:0] xor_ln795_8_fu_2606_p2;
wire   [0:0] or_ln795_4_fu_2616_p2;
wire   [0:0] and_ln794_8_fu_2600_p2;
wire   [0:0] and_ln795_10_fu_2622_p2;
wire   [0:0] or_ln384_8_fu_2635_p2;
wire   [63:0] select_ln384_16_fu_2627_p3;
wire   [0:0] icmp_ln777_14_fu_2648_p2;
wire   [0:0] or_ln794_16_fu_2653_p2;
wire   [0:0] xor_ln794_13_fu_2658_p2;
wire   [0:0] icmp_ln795_15_fu_2674_p2;
wire   [0:0] xor_ln795_9_fu_2669_p2;
wire   [0:0] or_ln795_15_fu_2679_p2;
wire   [0:0] and_ln794_9_fu_2663_p2;
wire   [0:0] and_ln795_11_fu_2685_p2;
wire   [0:0] or_ln384_9_fu_2698_p2;
wire   [63:0] select_ln384_18_fu_2690_p3;
wire  signed [80:0] sext_ln712_14_fu_2711_p1;
wire   [80:0] add_ln1245_8_fu_2714_p2;
wire   [16:0] tmp_11_fu_2739_p4;
wire  signed [80:0] sext_ln1245_4_fu_2764_p1;
wire  signed [80:0] sext_ln712_15_fu_2761_p1;
wire   [80:0] add_ln1245_9_fu_2767_p2;
wire   [16:0] tmp_12_fu_2793_p4;
wire   [0:0] or_ln794_17_fu_2815_p2;
wire   [0:0] xor_ln794_14_fu_2819_p2;
wire   [0:0] xor_ln795_10_fu_2830_p2;
wire   [0:0] or_ln795_5_fu_2835_p2;
wire   [0:0] and_ln794_10_fu_2824_p2;
wire   [0:0] and_ln795_12_fu_2840_p2;
wire   [0:0] or_ln384_10_fu_2853_p2;
wire   [63:0] select_ln384_20_fu_2845_p3;
wire   [0:0] or_ln794_18_fu_2866_p2;
wire   [0:0] xor_ln794_15_fu_2870_p2;
wire   [0:0] xor_ln795_11_fu_2881_p2;
wire   [0:0] or_ln795_16_fu_2886_p2;
wire   [0:0] and_ln794_11_fu_2875_p2;
wire   [0:0] and_ln795_13_fu_2891_p2;
wire   [0:0] or_ln384_11_fu_2904_p2;
wire   [63:0] select_ln384_22_fu_2896_p3;
wire  signed [63:0] select_ln384_21_fu_2859_p3;
wire  signed [80:0] sext_ln712_17_fu_2917_p1;
wire   [80:0] add_ln1245_10_fu_2921_p2;
wire  signed [63:0] select_ln384_23_fu_2910_p3;
wire  signed [80:0] sext_ln1245_5_fu_2961_p1;
wire  signed [80:0] sext_ln712_18_fu_2957_p1;
wire   [80:0] add_ln1245_11_fu_2964_p2;
wire   [0:0] icmp_ln777_6_fu_3001_p2;
wire   [0:0] or_ln794_6_fu_3006_p2;
wire   [0:0] xor_ln794_16_fu_3011_p2;
wire   [0:0] icmp_ln795_6_fu_3027_p2;
wire   [0:0] xor_ln795_12_fu_3022_p2;
wire   [0:0] or_ln795_6_fu_3032_p2;
wire   [0:0] and_ln794_12_fu_3016_p2;
wire   [0:0] and_ln795_14_fu_3038_p2;
wire   [0:0] or_ln384_12_fu_3051_p2;
wire   [63:0] select_ln384_24_fu_3043_p3;
wire   [0:0] icmp_ln777_17_fu_3064_p2;
wire   [0:0] or_ln794_19_fu_3069_p2;
wire   [0:0] xor_ln794_17_fu_3074_p2;
wire   [0:0] icmp_ln795_17_fu_3090_p2;
wire   [0:0] xor_ln795_13_fu_3085_p2;
wire   [0:0] or_ln795_17_fu_3095_p2;
wire   [0:0] and_ln794_13_fu_3079_p2;
wire   [0:0] and_ln795_15_fu_3101_p2;
wire   [0:0] or_ln384_13_fu_3114_p2;
wire   [63:0] select_ln384_26_fu_3106_p3;
wire  signed [80:0] sext_ln712_20_fu_3127_p1;
wire   [80:0] add_ln1245_12_fu_3130_p2;
wire   [16:0] tmp_15_fu_3155_p4;
wire  signed [80:0] sext_ln1245_6_fu_3180_p1;
wire  signed [80:0] sext_ln712_21_fu_3177_p1;
wire   [80:0] add_ln1245_13_fu_3183_p2;
wire   [16:0] tmp_16_fu_3209_p4;
wire   [0:0] or_ln794_7_fu_3231_p2;
wire   [0:0] xor_ln794_18_fu_3235_p2;
wire   [0:0] xor_ln795_14_fu_3246_p2;
wire   [0:0] or_ln795_7_fu_3251_p2;
wire   [0:0] and_ln794_14_fu_3240_p2;
wire   [0:0] and_ln795_16_fu_3256_p2;
wire   [0:0] or_ln384_14_fu_3269_p2;
wire   [63:0] select_ln384_28_fu_3261_p3;
wire   [0:0] or_ln794_20_fu_3282_p2;
wire   [0:0] xor_ln794_19_fu_3286_p2;
wire   [0:0] xor_ln795_15_fu_3297_p2;
wire   [0:0] or_ln795_18_fu_3302_p2;
wire   [0:0] and_ln794_15_fu_3291_p2;
wire   [0:0] and_ln795_17_fu_3307_p2;
wire   [0:0] or_ln384_15_fu_3320_p2;
wire   [63:0] select_ln384_30_fu_3312_p3;
wire  signed [63:0] select_ln384_29_fu_3275_p3;
wire  signed [80:0] sext_ln712_23_fu_3333_p1;
wire   [80:0] add_ln1245_14_fu_3337_p2;
wire  signed [63:0] select_ln384_31_fu_3326_p3;
wire  signed [80:0] sext_ln1245_7_fu_3377_p1;
wire  signed [80:0] sext_ln712_24_fu_3373_p1;
wire   [80:0] add_ln1245_15_fu_3380_p2;
wire   [0:0] icmp_ln777_8_fu_3417_p2;
wire   [0:0] or_ln794_8_fu_3422_p2;
wire   [0:0] xor_ln794_20_fu_3427_p2;
wire   [0:0] icmp_ln795_8_fu_3443_p2;
wire   [0:0] xor_ln795_16_fu_3438_p2;
wire   [0:0] or_ln795_8_fu_3448_p2;
wire   [0:0] and_ln794_16_fu_3432_p2;
wire   [0:0] and_ln795_18_fu_3454_p2;
wire   [0:0] or_ln384_16_fu_3467_p2;
wire   [63:0] select_ln384_32_fu_3459_p3;
wire   [0:0] icmp_ln777_19_fu_3480_p2;
wire   [0:0] or_ln794_21_fu_3485_p2;
wire   [0:0] xor_ln794_21_fu_3490_p2;
wire   [0:0] icmp_ln795_19_fu_3506_p2;
wire   [0:0] xor_ln795_17_fu_3501_p2;
wire   [0:0] or_ln795_19_fu_3511_p2;
wire   [0:0] and_ln794_17_fu_3495_p2;
wire   [0:0] and_ln795_19_fu_3517_p2;
wire   [0:0] or_ln384_17_fu_3530_p2;
wire   [63:0] select_ln384_34_fu_3522_p3;
wire  signed [80:0] sext_ln712_26_fu_3543_p1;
wire   [80:0] add_ln1245_16_fu_3546_p2;
wire   [16:0] tmp_19_fu_3571_p4;
wire  signed [80:0] sext_ln1245_8_fu_3596_p1;
wire  signed [80:0] sext_ln712_27_fu_3593_p1;
wire   [80:0] add_ln1245_17_fu_3599_p2;
wire   [16:0] tmp_20_fu_3625_p4;
wire   [0:0] or_ln794_9_fu_3647_p2;
wire   [0:0] xor_ln794_22_fu_3651_p2;
wire   [0:0] xor_ln795_18_fu_3662_p2;
wire   [0:0] or_ln795_9_fu_3667_p2;
wire   [0:0] and_ln794_18_fu_3656_p2;
wire   [0:0] and_ln795_20_fu_3672_p2;
wire   [0:0] or_ln384_18_fu_3685_p2;
wire   [63:0] select_ln384_36_fu_3677_p3;
wire   [0:0] or_ln794_22_fu_3698_p2;
wire   [0:0] xor_ln794_23_fu_3702_p2;
wire   [0:0] xor_ln795_19_fu_3713_p2;
wire   [0:0] or_ln795_20_fu_3718_p2;
wire   [0:0] and_ln794_19_fu_3707_p2;
wire   [0:0] and_ln795_21_fu_3723_p2;
wire   [0:0] or_ln384_19_fu_3736_p2;
wire   [63:0] select_ln384_38_fu_3728_p3;
wire  signed [63:0] select_ln384_37_fu_3691_p3;
wire  signed [80:0] sext_ln712_29_fu_3749_p1;
wire   [80:0] add_ln1245_18_fu_3753_p2;
wire  signed [63:0] select_ln384_39_fu_3742_p3;
wire  signed [80:0] sext_ln1245_9_fu_3793_p1;
wire  signed [80:0] sext_ln712_30_fu_3789_p1;
wire   [80:0] add_ln1245_19_fu_3796_p2;
wire   [0:0] icmp_ln777_10_fu_3833_p2;
wire   [0:0] or_ln794_10_fu_3838_p2;
wire   [0:0] xor_ln794_24_fu_3843_p2;
wire   [0:0] icmp_ln795_10_fu_3859_p2;
wire   [0:0] xor_ln795_20_fu_3854_p2;
wire   [0:0] or_ln795_10_fu_3864_p2;
wire   [0:0] and_ln794_20_fu_3848_p2;
wire   [0:0] and_ln795_22_fu_3870_p2;
wire   [0:0] or_ln384_20_fu_3883_p2;
wire   [63:0] select_ln384_40_fu_3875_p3;
wire   [0:0] icmp_ln777_21_fu_3896_p2;
wire   [0:0] or_ln794_23_fu_3901_p2;
wire   [0:0] xor_ln794_25_fu_3906_p2;
wire   [0:0] icmp_ln795_21_fu_3922_p2;
wire   [0:0] xor_ln795_21_fu_3917_p2;
wire   [0:0] or_ln795_21_fu_3927_p2;
wire   [0:0] and_ln794_21_fu_3911_p2;
wire   [0:0] and_ln795_23_fu_3933_p2;
wire   [0:0] or_ln384_21_fu_3946_p2;
wire   [63:0] select_ln384_42_fu_3938_p3;
wire   [15:0] trunc_ln737_fu_3959_p1;
wire   [47:0] lhs_fu_3962_p3;
wire  signed [64:0] sext_ln1246_11_fu_3970_p1;
wire  signed [64:0] sext_ln712_31_fu_3974_p1;
wire   [0:0] p_Result_4_fu_3995_p3;
wire   [0:0] overflow_fu_4009_p2;
wire   [0:0] xor_ln340_fu_4015_p2;
wire   [63:0] select_ln384_44_fu_4021_p3;
wire   [63:0] p_Val2_1_fu_3991_p1;
wire   [15:0] tmp_44_fu_4037_p4;
wire   [47:0] lhs_2_fu_4046_p3;
wire  signed [64:0] sext_ln1246_12_fu_4054_p1;
wire  signed [64:0] sext_ln712_32_fu_4058_p1;
wire   [0:0] p_Result_6_fu_4079_p3;
wire   [0:0] overflow_1_fu_4093_p2;
wire   [0:0] xor_ln340_1_fu_4099_p2;
wire   [63:0] select_ln384_45_fu_4105_p3;
wire   [63:0] p_Val2_3_fu_4075_p1;
wire   [30:0] trunc_ln727_fu_4121_p1;
wire   [30:0] trunc_ln727_1_fu_4131_p1;
wire   [0:0] p_Result_7_fu_4149_p3;
wire   [62:0] trunc_ln755_fu_4145_p1;
wire  signed [63:0] grp_fu_4171_p0;
wire  signed [15:0] grp_fu_4171_p1;
wire  signed [63:0] grp_fu_4176_p0;
wire  signed [15:0] grp_fu_4176_p1;
wire  signed [63:0] grp_fu_4181_p0;
wire  signed [15:0] grp_fu_4181_p1;
wire  signed [63:0] grp_fu_4186_p0;
wire  signed [15:0] grp_fu_4186_p1;
wire  signed [63:0] grp_fu_4191_p0;
wire  signed [15:0] grp_fu_4191_p1;
wire  signed [63:0] grp_fu_4196_p0;
wire  signed [15:0] grp_fu_4196_p1;
wire  signed [63:0] grp_fu_4201_p0;
wire  signed [15:0] grp_fu_4201_p1;
wire  signed [63:0] grp_fu_4206_p0;
wire  signed [15:0] grp_fu_4206_p1;
wire  signed [63:0] grp_fu_4211_p0;
wire  signed [15:0] grp_fu_4211_p1;
wire  signed [63:0] grp_fu_4216_p0;
wire  signed [15:0] grp_fu_4216_p1;
wire  signed [63:0] grp_fu_4221_p0;
wire  signed [15:0] grp_fu_4221_p1;
wire  signed [63:0] grp_fu_4226_p0;
wire  signed [15:0] grp_fu_4226_p1;
wire  signed [63:0] grp_fu_4231_p0;
wire  signed [15:0] grp_fu_4231_p1;
wire  signed [63:0] grp_fu_4236_p0;
wire  signed [15:0] grp_fu_4236_p1;
wire  signed [63:0] grp_fu_4241_p0;
wire  signed [15:0] grp_fu_4241_p1;
wire  signed [63:0] grp_fu_4246_p0;
wire  signed [15:0] grp_fu_4246_p1;
wire  signed [63:0] grp_fu_4251_p0;
wire  signed [15:0] grp_fu_4251_p1;
wire  signed [63:0] grp_fu_4256_p0;
wire  signed [15:0] grp_fu_4256_p1;
wire  signed [63:0] grp_fu_4261_p0;
wire  signed [15:0] grp_fu_4261_p1;
wire  signed [63:0] grp_fu_4266_p0;
wire  signed [15:0] grp_fu_4266_p1;
wire  signed [63:0] grp_fu_4271_p0;
wire  signed [15:0] grp_fu_4271_p1;
wire  signed [63:0] grp_fu_4276_p0;
wire  signed [15:0] grp_fu_4276_p1;
wire  signed [63:0] grp_fu_4281_p0;
wire  signed [15:0] grp_fu_4281_p1;
wire  signed [63:0] grp_fu_4286_p0;
wire  signed [15:0] grp_fu_4286_p1;
wire  signed [63:0] grp_fu_4291_p0;
wire  signed [15:0] grp_fu_4291_p1;
wire  signed [63:0] grp_fu_4296_p0;
wire  signed [15:0] grp_fu_4296_p1;
wire  signed [63:0] grp_fu_4301_p0;
wire  signed [15:0] grp_fu_4301_p1;
wire  signed [63:0] grp_fu_4306_p0;
wire  signed [15:0] grp_fu_4306_p1;
wire  signed [63:0] grp_fu_4311_p0;
wire  signed [15:0] grp_fu_4311_p1;
wire  signed [63:0] grp_fu_4316_p0;
wire  signed [15:0] grp_fu_4316_p1;
wire  signed [63:0] grp_fu_4321_p0;
wire  signed [15:0] grp_fu_4321_p1;
wire  signed [63:0] grp_fu_4326_p0;
wire  signed [15:0] grp_fu_4326_p1;
wire  signed [63:0] grp_fu_4331_p0;
wire  signed [15:0] grp_fu_4331_p1;
wire  signed [63:0] grp_fu_4336_p0;
wire  signed [15:0] grp_fu_4336_p1;
wire  signed [63:0] grp_fu_4341_p0;
wire  signed [15:0] grp_fu_4341_p1;
wire  signed [63:0] grp_fu_4346_p0;
wire  signed [15:0] grp_fu_4346_p1;
wire  signed [63:0] grp_fu_4351_p0;
wire  signed [15:0] grp_fu_4351_p1;
wire  signed [63:0] grp_fu_4356_p0;
wire  signed [15:0] grp_fu_4356_p1;
wire  signed [63:0] grp_fu_4361_p0;
wire  signed [15:0] grp_fu_4361_p1;
wire  signed [63:0] grp_fu_4366_p0;
wire  signed [15:0] grp_fu_4366_p1;
wire   [0:0] or_ln406_fu_4394_p2;
wire   [0:0] p_Result_8_fu_4380_p3;
wire   [0:0] and_ln406_fu_4398_p2;
wire   [15:0] p_Val2_5_fu_4371_p4;
wire   [15:0] zext_ln415_fu_4404_p1;
wire   [15:0] p_Val2_6_fu_4408_p2;
wire   [0:0] p_Result_10_fu_4414_p3;
wire   [0:0] p_Result_9_fu_4387_p3;
wire   [0:0] xor_ln416_fu_4422_p2;
wire   [15:0] p_Result_s_18_fu_4434_p4;
wire   [16:0] p_Result_1_fu_4449_p4;
wire   [0:0] carry_1_fu_4428_p2;
wire   [0:0] Range1_all_ones_fu_4458_p2;
wire   [0:0] Range1_all_zeros_fu_4464_p2;
wire   [0:0] tmp_138_fu_4478_p3;
wire   [0:0] Range2_all_ones_fu_4443_p2;
wire   [0:0] xor_ln789_fu_4485_p2;
wire   [0:0] and_ln789_fu_4491_p2;
wire   [0:0] deleted_zeros_fu_4470_p3;
wire   [0:0] xor_ln794_5_fu_4511_p2;
wire   [0:0] or_ln794_3_fu_4517_p2;
wire   [0:0] deleted_ones_fu_4497_p3;
wire   [0:0] and_ln790_fu_4505_p2;
wire   [0:0] and_ln795_fu_4528_p2;
wire   [0:0] or_ln795_42_fu_4534_p2;
wire   [0:0] xor_ln795_44_fu_4540_p2;
wire   [0:0] overflow_3_fu_4523_p2;
wire   [0:0] underflow_fu_4546_p2;
wire   [0:0] or_ln384_22_fu_4559_p2;
wire   [15:0] select_ln384_46_fu_4551_p3;
wire   [0:0] or_ln406_1_fu_4596_p2;
wire   [0:0] p_Result_11_fu_4582_p3;
wire   [0:0] and_ln406_1_fu_4600_p2;
wire   [15:0] p_Val2_8_fu_4573_p4;
wire   [15:0] zext_ln415_1_fu_4606_p1;
wire   [15:0] p_Val2_9_fu_4610_p2;
wire   [0:0] p_Result_13_fu_4616_p3;
wire   [0:0] p_Result_12_fu_4589_p3;
wire   [0:0] xor_ln416_1_fu_4624_p2;
wire   [15:0] p_Result_2_fu_4636_p4;
wire   [16:0] p_Result_3_fu_4651_p4;
wire   [0:0] carry_3_fu_4630_p2;
wire   [0:0] Range1_all_ones_3_fu_4660_p2;
wire   [0:0] Range1_all_zeros_1_fu_4666_p2;
wire   [0:0] tmp_142_fu_4680_p3;
wire   [0:0] Range2_all_ones_1_fu_4645_p2;
wire   [0:0] xor_ln789_1_fu_4687_p2;
wire   [0:0] and_ln789_1_fu_4693_p2;
wire   [0:0] deleted_zeros_1_fu_4672_p3;
wire   [0:0] xor_ln794_6_fu_4713_p2;
wire   [0:0] or_ln794_4_fu_4719_p2;
wire   [0:0] deleted_ones_3_fu_4699_p3;
wire   [0:0] and_ln790_1_fu_4707_p2;
wire   [0:0] and_ln795_2_fu_4730_p2;
wire   [0:0] or_ln795_43_fu_4736_p2;
wire   [0:0] xor_ln795_45_fu_4742_p2;
wire   [0:0] overflow_4_fu_4725_p2;
wire   [0:0] underflow_1_fu_4748_p2;
wire   [0:0] or_ln384_23_fu_4761_p2;
wire   [15:0] select_ln384_48_fu_4753_p3;
wire   [15:0] output_tmp_data_M_imag_V_fu_4767_p3;
wire   [15:0] output_tmp_data_M_real_V_fu_4565_p3;
wire   [62:0] grp_fu_4790_p0;
wire   [31:0] grp_fu_4790_p1;
wire  signed [80:0] sext_ln712_34_fu_4799_p1;
wire  signed [80:0] sext_ln712_33_fu_4796_p1;
wire  signed [80:0] sext_ln712_38_fu_4815_p1;
wire  signed [80:0] sext_ln712_37_fu_4812_p1;
wire  signed [80:0] sext_ln712_42_fu_4831_p1;
wire  signed [80:0] sext_ln712_41_fu_4828_p1;
wire  signed [80:0] sext_ln712_46_fu_4847_p1;
wire  signed [80:0] sext_ln712_45_fu_4844_p1;
wire  signed [80:0] sext_ln712_50_fu_4863_p1;
wire  signed [80:0] sext_ln712_49_fu_4860_p1;
wire  signed [80:0] sext_ln712_54_fu_4879_p1;
wire  signed [80:0] sext_ln712_53_fu_4876_p1;
wire  signed [80:0] sext_ln712_58_fu_4895_p1;
wire  signed [80:0] sext_ln712_57_fu_4892_p1;
wire  signed [80:0] sext_ln712_62_fu_4911_p1;
wire  signed [80:0] sext_ln712_61_fu_4908_p1;
wire  signed [80:0] sext_ln712_66_fu_4927_p1;
wire  signed [80:0] sext_ln712_65_fu_4924_p1;
wire  signed [80:0] sext_ln712_70_fu_4943_p1;
wire  signed [80:0] sext_ln712_69_fu_4940_p1;
wire   [94:0] grp_fu_4962_p0;
wire   [94:0] grp_fu_4971_p0;
wire   [94:0] grp_fu_4980_p0;
wire   [94:0] grp_fu_4989_p0;
wire   [94:0] grp_fu_4998_p0;
wire   [94:0] grp_fu_5007_p0;
wire   [94:0] grp_fu_5016_p0;
wire   [94:0] grp_fu_5025_p0;
wire   [94:0] grp_fu_5034_p0;
wire   [94:0] grp_fu_5043_p0;
wire   [94:0] grp_fu_5052_p0;
wire   [94:0] grp_fu_5061_p0;
wire   [94:0] grp_fu_5070_p0;
wire   [94:0] grp_fu_5079_p0;
wire   [94:0] grp_fu_5088_p0;
wire   [94:0] grp_fu_5097_p0;
wire   [94:0] grp_fu_5106_p0;
wire   [94:0] grp_fu_5115_p0;
wire   [94:0] grp_fu_5124_p0;
wire   [94:0] grp_fu_5133_p0;
wire   [127:0] shl_ln_fu_5139_p3;
wire  signed [174:0] grp_fu_5150_p0;
wire   [127:0] shl_ln737_1_fu_5155_p3;
wire  signed [174:0] grp_fu_5166_p0;
wire   [127:0] shl_ln737_2_fu_5171_p3;
wire  signed [174:0] grp_fu_5182_p0;
wire   [127:0] shl_ln737_3_fu_5187_p3;
wire  signed [174:0] grp_fu_5198_p0;
wire   [127:0] shl_ln737_4_fu_5203_p3;
wire  signed [174:0] grp_fu_5214_p0;
wire   [127:0] shl_ln737_5_fu_5219_p3;
wire  signed [174:0] grp_fu_5230_p0;
wire   [127:0] shl_ln737_6_fu_5235_p3;
wire  signed [174:0] grp_fu_5246_p0;
wire   [127:0] shl_ln737_7_fu_5251_p3;
wire  signed [174:0] grp_fu_5262_p0;
wire   [127:0] shl_ln737_8_fu_5267_p3;
wire  signed [174:0] grp_fu_5278_p0;
wire   [127:0] shl_ln737_9_fu_5283_p3;
wire  signed [174:0] grp_fu_5294_p0;
wire   [127:0] shl_ln737_s_fu_5299_p3;
wire  signed [174:0] grp_fu_5310_p0;
wire   [127:0] shl_ln737_10_fu_5315_p3;
wire  signed [174:0] grp_fu_5326_p0;
wire   [127:0] shl_ln737_11_fu_5331_p3;
wire  signed [174:0] grp_fu_5342_p0;
wire   [127:0] shl_ln737_12_fu_5347_p3;
wire  signed [174:0] grp_fu_5358_p0;
wire   [127:0] shl_ln737_13_fu_5363_p3;
wire  signed [174:0] grp_fu_5374_p0;
wire   [127:0] shl_ln737_14_fu_5379_p3;
wire  signed [174:0] grp_fu_5390_p0;
wire   [127:0] shl_ln737_15_fu_5395_p3;
wire  signed [174:0] grp_fu_5406_p0;
wire   [127:0] shl_ln737_16_fu_5411_p3;
wire  signed [174:0] grp_fu_5422_p0;
wire   [127:0] shl_ln737_17_fu_5427_p3;
wire  signed [174:0] grp_fu_5438_p0;
wire   [127:0] shl_ln737_18_fu_5443_p3;
wire  signed [174:0] grp_fu_5454_p0;
wire   [174:0] grp_fu_5150_p2;
wire   [46:0] tmp_24_fu_5485_p4;
wire   [174:0] grp_fu_5166_p2;
wire   [46:0] tmp_25_fu_5533_p4;
wire   [174:0] grp_fu_5182_p2;
wire   [46:0] tmp_26_fu_5581_p4;
wire   [174:0] grp_fu_5198_p2;
wire   [46:0] tmp_27_fu_5629_p4;
wire   [174:0] grp_fu_5214_p2;
wire   [46:0] tmp_28_fu_5677_p4;
wire   [174:0] grp_fu_5230_p2;
wire   [46:0] tmp_29_fu_5725_p4;
wire   [174:0] grp_fu_5246_p2;
wire   [46:0] tmp_30_fu_5773_p4;
wire   [174:0] grp_fu_5262_p2;
wire   [46:0] tmp_31_fu_5821_p4;
wire   [174:0] grp_fu_5278_p2;
wire   [46:0] tmp_32_fu_5869_p4;
wire   [174:0] grp_fu_5294_p2;
wire   [46:0] tmp_33_fu_5917_p4;
wire   [174:0] grp_fu_5310_p2;
wire   [46:0] tmp_34_fu_5965_p4;
wire   [174:0] grp_fu_5326_p2;
wire   [46:0] tmp_35_fu_6013_p4;
wire   [174:0] grp_fu_5342_p2;
wire   [46:0] tmp_36_fu_6061_p4;
wire   [174:0] grp_fu_5358_p2;
wire   [46:0] tmp_37_fu_6109_p4;
wire   [174:0] grp_fu_5374_p2;
wire   [46:0] tmp_38_fu_6157_p4;
wire   [174:0] grp_fu_5390_p2;
wire   [46:0] tmp_39_fu_6205_p4;
wire   [174:0] grp_fu_5406_p2;
wire   [46:0] tmp_40_fu_6253_p4;
wire   [174:0] grp_fu_5422_p2;
wire   [46:0] tmp_41_fu_6301_p4;
wire   [174:0] grp_fu_5438_p2;
wire   [46:0] tmp_42_fu_6349_p4;
wire   [174:0] grp_fu_5454_p2;
wire   [46:0] tmp_43_fu_6397_p4;
wire   [0:0] or_ln794_24_fu_6419_p2;
wire   [0:0] xor_ln794_26_fu_6423_p2;
wire   [0:0] xor_ln795_22_fu_6434_p2;
wire   [0:0] or_ln795_22_fu_6439_p2;
wire   [0:0] and_ln795_24_fu_6444_p2;
wire   [0:0] and_ln794_24_fu_6428_p2;
wire   [0:0] xor_ln340_2_fu_6455_p2;
wire   [0:0] or_ln340_fu_6449_p2;
wire   [0:0] or_ln340_20_fu_6461_p2;
wire   [63:0] select_ln340_3_fu_6467_p3;
wire   [63:0] select_ln388_fu_6474_p3;
wire   [0:0] or_ln794_25_fu_6489_p2;
wire   [0:0] xor_ln794_27_fu_6493_p2;
wire   [0:0] xor_ln795_23_fu_6504_p2;
wire   [0:0] or_ln795_23_fu_6509_p2;
wire   [0:0] and_ln795_25_fu_6514_p2;
wire   [0:0] and_ln794_25_fu_6498_p2;
wire   [0:0] xor_ln340_3_fu_6531_p2;
wire   [0:0] or_ln340_1_fu_6519_p2;
wire   [0:0] or_ln340_21_fu_6537_p2;
wire   [63:0] select_ln340_4_fu_6543_p3;
wire   [63:0] select_ln388_1_fu_6550_p3;
wire   [0:0] or_ln794_26_fu_6565_p2;
wire   [0:0] xor_ln794_28_fu_6569_p2;
wire   [0:0] xor_ln795_24_fu_6580_p2;
wire   [0:0] or_ln795_24_fu_6585_p2;
wire   [0:0] and_ln795_26_fu_6590_p2;
wire   [0:0] and_ln794_26_fu_6574_p2;
wire   [0:0] xor_ln340_4_fu_6607_p2;
wire   [0:0] or_ln340_2_fu_6595_p2;
wire   [0:0] or_ln340_22_fu_6613_p2;
wire   [63:0] select_ln340_5_fu_6619_p3;
wire   [63:0] select_ln388_2_fu_6626_p3;
wire   [0:0] or_ln794_27_fu_6641_p2;
wire   [0:0] xor_ln794_29_fu_6645_p2;
wire   [0:0] xor_ln795_25_fu_6656_p2;
wire   [0:0] or_ln795_25_fu_6661_p2;
wire   [0:0] and_ln795_27_fu_6666_p2;
wire   [0:0] and_ln794_27_fu_6650_p2;
wire   [0:0] xor_ln340_5_fu_6683_p2;
wire   [0:0] or_ln340_3_fu_6671_p2;
wire   [0:0] or_ln340_23_fu_6689_p2;
wire   [63:0] select_ln340_6_fu_6695_p3;
wire   [63:0] select_ln388_3_fu_6702_p3;
wire   [0:0] or_ln794_28_fu_6717_p2;
wire   [0:0] xor_ln794_30_fu_6721_p2;
wire   [0:0] xor_ln795_26_fu_6732_p2;
wire   [0:0] or_ln795_26_fu_6737_p2;
wire   [0:0] and_ln795_28_fu_6742_p2;
wire   [0:0] and_ln794_28_fu_6726_p2;
wire   [0:0] xor_ln340_6_fu_6759_p2;
wire   [0:0] or_ln340_4_fu_6747_p2;
wire   [0:0] or_ln340_24_fu_6765_p2;
wire   [63:0] select_ln340_7_fu_6771_p3;
wire   [63:0] select_ln388_4_fu_6778_p3;
wire   [0:0] or_ln794_29_fu_6793_p2;
wire   [0:0] xor_ln794_31_fu_6797_p2;
wire   [0:0] xor_ln795_27_fu_6808_p2;
wire   [0:0] or_ln795_27_fu_6813_p2;
wire   [0:0] and_ln795_29_fu_6818_p2;
wire   [0:0] and_ln794_29_fu_6802_p2;
wire   [0:0] xor_ln340_7_fu_6835_p2;
wire   [0:0] or_ln340_5_fu_6823_p2;
wire   [0:0] or_ln340_25_fu_6841_p2;
wire   [63:0] select_ln340_8_fu_6847_p3;
wire   [63:0] select_ln388_5_fu_6854_p3;
wire   [0:0] or_ln794_30_fu_6869_p2;
wire   [0:0] xor_ln794_32_fu_6873_p2;
wire   [0:0] xor_ln795_28_fu_6884_p2;
wire   [0:0] or_ln795_28_fu_6889_p2;
wire   [0:0] and_ln795_30_fu_6894_p2;
wire   [0:0] and_ln794_30_fu_6878_p2;
wire   [0:0] xor_ln340_8_fu_6911_p2;
wire   [0:0] or_ln340_6_fu_6899_p2;
wire   [0:0] or_ln340_26_fu_6917_p2;
wire   [63:0] select_ln340_9_fu_6923_p3;
wire   [63:0] select_ln388_6_fu_6930_p3;
wire   [0:0] or_ln794_31_fu_6945_p2;
wire   [0:0] xor_ln794_33_fu_6949_p2;
wire   [0:0] xor_ln795_29_fu_6960_p2;
wire   [0:0] or_ln795_29_fu_6965_p2;
wire   [0:0] and_ln795_31_fu_6970_p2;
wire   [0:0] and_ln794_31_fu_6954_p2;
wire   [0:0] xor_ln340_9_fu_6987_p2;
wire   [0:0] or_ln340_7_fu_6975_p2;
wire   [0:0] or_ln340_27_fu_6993_p2;
wire   [63:0] select_ln340_10_fu_6999_p3;
wire   [63:0] select_ln388_7_fu_7006_p3;
wire   [0:0] or_ln794_32_fu_7021_p2;
wire   [0:0] xor_ln794_34_fu_7025_p2;
wire   [0:0] xor_ln795_30_fu_7036_p2;
wire   [0:0] or_ln795_30_fu_7041_p2;
wire   [0:0] and_ln795_32_fu_7046_p2;
wire   [0:0] and_ln794_32_fu_7030_p2;
wire   [0:0] xor_ln340_10_fu_7063_p2;
wire   [0:0] or_ln340_8_fu_7051_p2;
wire   [0:0] or_ln340_28_fu_7069_p2;
wire   [63:0] select_ln340_11_fu_7075_p3;
wire   [63:0] select_ln388_8_fu_7082_p3;
wire   [0:0] or_ln794_33_fu_7097_p2;
wire   [0:0] xor_ln794_35_fu_7101_p2;
wire   [0:0] xor_ln795_31_fu_7112_p2;
wire   [0:0] or_ln795_31_fu_7117_p2;
wire   [0:0] and_ln795_33_fu_7122_p2;
wire   [0:0] and_ln794_33_fu_7106_p2;
wire   [0:0] xor_ln340_11_fu_7139_p2;
wire   [0:0] or_ln340_9_fu_7127_p2;
wire   [0:0] or_ln340_29_fu_7145_p2;
wire   [63:0] select_ln340_12_fu_7151_p3;
wire   [63:0] select_ln388_9_fu_7158_p3;
wire   [0:0] or_ln794_34_fu_7173_p2;
wire   [0:0] xor_ln794_36_fu_7177_p2;
wire   [0:0] xor_ln795_32_fu_7188_p2;
wire   [0:0] or_ln795_32_fu_7193_p2;
wire   [0:0] and_ln795_34_fu_7198_p2;
wire   [0:0] and_ln794_34_fu_7182_p2;
wire   [0:0] xor_ln340_12_fu_7215_p2;
wire   [0:0] or_ln340_10_fu_7203_p2;
wire   [0:0] or_ln340_30_fu_7221_p2;
wire   [63:0] select_ln340_13_fu_7227_p3;
wire   [63:0] select_ln388_10_fu_7234_p3;
wire   [0:0] or_ln794_35_fu_7249_p2;
wire   [0:0] xor_ln794_37_fu_7253_p2;
wire   [0:0] xor_ln795_33_fu_7264_p2;
wire   [0:0] or_ln795_33_fu_7269_p2;
wire   [0:0] and_ln795_35_fu_7274_p2;
wire   [0:0] and_ln794_35_fu_7258_p2;
wire   [0:0] xor_ln340_13_fu_7291_p2;
wire   [0:0] or_ln340_11_fu_7279_p2;
wire   [0:0] or_ln340_31_fu_7297_p2;
wire   [63:0] select_ln340_14_fu_7303_p3;
wire   [63:0] select_ln388_11_fu_7310_p3;
wire   [0:0] or_ln794_36_fu_7325_p2;
wire   [0:0] xor_ln794_38_fu_7329_p2;
wire   [0:0] xor_ln795_34_fu_7340_p2;
wire   [0:0] or_ln795_34_fu_7345_p2;
wire   [0:0] and_ln795_36_fu_7350_p2;
wire   [0:0] and_ln794_36_fu_7334_p2;
wire   [0:0] xor_ln340_14_fu_7367_p2;
wire   [0:0] or_ln340_12_fu_7355_p2;
wire   [0:0] or_ln340_32_fu_7373_p2;
wire   [63:0] select_ln340_15_fu_7379_p3;
wire   [63:0] select_ln388_12_fu_7386_p3;
wire   [0:0] or_ln794_37_fu_7401_p2;
wire   [0:0] xor_ln794_39_fu_7405_p2;
wire   [0:0] xor_ln795_35_fu_7416_p2;
wire   [0:0] or_ln795_35_fu_7421_p2;
wire   [0:0] and_ln795_37_fu_7426_p2;
wire   [0:0] and_ln794_37_fu_7410_p2;
wire   [0:0] xor_ln340_15_fu_7443_p2;
wire   [0:0] or_ln340_13_fu_7431_p2;
wire   [0:0] or_ln340_33_fu_7449_p2;
wire   [63:0] select_ln340_16_fu_7455_p3;
wire   [63:0] select_ln388_13_fu_7462_p3;
wire   [0:0] or_ln794_38_fu_7477_p2;
wire   [0:0] xor_ln794_40_fu_7481_p2;
wire   [0:0] xor_ln795_36_fu_7492_p2;
wire   [0:0] or_ln795_36_fu_7497_p2;
wire   [0:0] and_ln795_38_fu_7502_p2;
wire   [0:0] and_ln794_38_fu_7486_p2;
wire   [0:0] xor_ln340_16_fu_7519_p2;
wire   [0:0] or_ln340_14_fu_7507_p2;
wire   [0:0] or_ln340_34_fu_7525_p2;
wire   [63:0] select_ln340_17_fu_7531_p3;
wire   [63:0] select_ln388_14_fu_7538_p3;
wire   [0:0] or_ln794_39_fu_7553_p2;
wire   [0:0] xor_ln794_41_fu_7557_p2;
wire   [0:0] xor_ln795_37_fu_7568_p2;
wire   [0:0] or_ln795_37_fu_7573_p2;
wire   [0:0] and_ln795_39_fu_7578_p2;
wire   [0:0] and_ln794_39_fu_7562_p2;
wire   [0:0] xor_ln340_17_fu_7595_p2;
wire   [0:0] or_ln340_15_fu_7583_p2;
wire   [0:0] or_ln340_35_fu_7601_p2;
wire   [63:0] select_ln340_18_fu_7607_p3;
wire   [63:0] select_ln388_15_fu_7614_p3;
wire   [0:0] or_ln794_40_fu_7629_p2;
wire   [0:0] xor_ln794_42_fu_7633_p2;
wire   [0:0] xor_ln795_38_fu_7644_p2;
wire   [0:0] or_ln795_38_fu_7649_p2;
wire   [0:0] and_ln795_40_fu_7654_p2;
wire   [0:0] and_ln794_40_fu_7638_p2;
wire   [0:0] xor_ln340_18_fu_7671_p2;
wire   [0:0] or_ln340_16_fu_7659_p2;
wire   [0:0] or_ln340_36_fu_7677_p2;
wire   [63:0] select_ln340_19_fu_7683_p3;
wire   [63:0] select_ln388_16_fu_7690_p3;
wire   [0:0] or_ln794_41_fu_7705_p2;
wire   [0:0] xor_ln794_43_fu_7709_p2;
wire   [0:0] xor_ln795_39_fu_7720_p2;
wire   [0:0] or_ln795_39_fu_7725_p2;
wire   [0:0] and_ln795_41_fu_7730_p2;
wire   [0:0] and_ln794_41_fu_7714_p2;
wire   [0:0] xor_ln340_19_fu_7747_p2;
wire   [0:0] or_ln340_17_fu_7735_p2;
wire   [0:0] or_ln340_37_fu_7753_p2;
wire   [63:0] select_ln340_20_fu_7759_p3;
wire   [63:0] select_ln388_17_fu_7766_p3;
wire   [0:0] or_ln794_42_fu_7781_p2;
wire   [0:0] xor_ln794_44_fu_7785_p2;
wire   [0:0] xor_ln795_40_fu_7796_p2;
wire   [0:0] or_ln795_40_fu_7801_p2;
wire   [0:0] and_ln795_42_fu_7806_p2;
wire   [0:0] and_ln794_42_fu_7790_p2;
wire   [0:0] xor_ln340_20_fu_7823_p2;
wire   [0:0] or_ln340_18_fu_7811_p2;
wire   [0:0] or_ln340_38_fu_7829_p2;
wire   [63:0] select_ln340_21_fu_7835_p3;
wire   [63:0] select_ln388_18_fu_7842_p3;
wire   [0:0] or_ln794_43_fu_7857_p2;
wire   [0:0] xor_ln794_45_fu_7861_p2;
wire   [0:0] xor_ln795_41_fu_7872_p2;
wire   [0:0] or_ln795_41_fu_7877_p2;
wire   [0:0] and_ln795_43_fu_7882_p2;
wire   [0:0] and_ln794_43_fu_7866_p2;
wire   [0:0] xor_ln340_21_fu_7899_p2;
wire   [0:0] or_ln340_19_fu_7887_p2;
wire   [0:0] or_ln340_39_fu_7905_p2;
wire   [63:0] select_ln340_22_fu_7911_p3;
wire   [63:0] select_ln388_19_fu_7918_p3;
wire  signed [15:0] grp_fu_7939_p0;
wire  signed [15:0] grp_fu_7939_p1;
wire  signed [15:0] grp_fu_7945_p0;
wire  signed [15:0] grp_fu_7945_p1;
wire  signed [15:0] grp_fu_7951_p0;
wire  signed [15:0] grp_fu_7951_p1;
wire  signed [15:0] grp_fu_7957_p0;
wire  signed [15:0] grp_fu_7957_p1;
wire  signed [15:0] grp_fu_7963_p0;
wire  signed [15:0] grp_fu_7963_p1;
wire  signed [15:0] grp_fu_7969_p0;
wire  signed [15:0] grp_fu_7969_p1;
wire  signed [15:0] grp_fu_7975_p0;
wire  signed [15:0] grp_fu_7975_p1;
wire  signed [15:0] grp_fu_7982_p0;
wire  signed [15:0] grp_fu_7982_p1;
wire  signed [15:0] grp_fu_7988_p0;
wire  signed [15:0] grp_fu_7988_p1;
wire  signed [15:0] grp_fu_7994_p0;
wire  signed [15:0] grp_fu_7994_p1;
wire  signed [15:0] grp_fu_8001_p0;
wire  signed [15:0] grp_fu_8001_p1;
wire  signed [15:0] grp_fu_8008_p0;
wire  signed [15:0] grp_fu_8008_p1;
wire  signed [15:0] grp_fu_8015_p0;
wire  signed [15:0] grp_fu_8015_p1;
wire  signed [15:0] grp_fu_8022_p0;
wire  signed [15:0] grp_fu_8022_p1;
wire  signed [15:0] grp_fu_8029_p0;
wire  signed [15:0] grp_fu_8029_p1;
wire  signed [15:0] grp_fu_8036_p0;
wire  signed [15:0] grp_fu_8036_p1;
wire  signed [15:0] grp_fu_8044_p0;
wire  signed [15:0] grp_fu_8044_p1;
wire  signed [15:0] grp_fu_8051_p0;
wire  signed [15:0] grp_fu_8051_p1;
wire  signed [15:0] grp_fu_8058_p0;
wire  signed [15:0] grp_fu_8058_p1;
wire  signed [15:0] grp_fu_8066_p0;
wire  signed [15:0] grp_fu_8066_p1;
reg    grp_fu_345_ce;
reg    grp_fu_371_ce;
reg    grp_fu_377_ce;
reg    grp_fu_383_ce;
reg    grp_fu_1054_ce;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_CS_iter0_fsm_state24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_CS_iter0_fsm_state25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_CS_iter0_fsm_state26;
reg    grp_fu_1078_ce;
reg    grp_fu_1084_ce;
reg    grp_fu_1098_ce;
reg    grp_fu_1106_ce;
reg    grp_fu_1123_ce;
reg    grp_fu_1147_ce;
reg    grp_fu_1153_ce;
reg    grp_fu_1159_ce;
reg    grp_fu_1176_ce;
reg    grp_fu_1200_ce;
reg    grp_fu_1206_ce;
reg    grp_fu_1212_ce;
reg    grp_fu_1229_ce;
reg    grp_fu_1253_ce;
reg    grp_fu_1259_ce;
reg    grp_fu_1265_ce;
reg    grp_fu_1282_ce;
reg    grp_fu_1306_ce;
reg    grp_fu_1312_ce;
reg    grp_fu_1318_ce;
reg    grp_fu_1335_ce;
reg    grp_fu_1359_ce;
reg    grp_fu_1365_ce;
reg    grp_fu_1371_ce;
reg    grp_fu_1388_ce;
reg    grp_fu_1412_ce;
reg    grp_fu_1418_ce;
reg    grp_fu_1424_ce;
reg    grp_fu_1441_ce;
reg    grp_fu_1465_ce;
reg    grp_fu_1471_ce;
reg    grp_fu_1477_ce;
reg    grp_fu_1494_ce;
reg    grp_fu_1518_ce;
reg    grp_fu_1524_ce;
reg    grp_fu_1530_ce;
reg    grp_fu_1547_ce;
reg    grp_fu_1571_ce;
reg    grp_fu_1577_ce;
reg    grp_fu_1583_ce;
reg    grp_fu_4171_ce;
reg    grp_fu_4176_ce;
reg    grp_fu_4181_ce;
reg    grp_fu_4186_ce;
reg    grp_fu_4191_ce;
reg    grp_fu_4196_ce;
reg    grp_fu_4201_ce;
reg    grp_fu_4206_ce;
reg    grp_fu_4211_ce;
reg    grp_fu_4216_ce;
reg    grp_fu_4221_ce;
reg    grp_fu_4226_ce;
reg    grp_fu_4231_ce;
reg    grp_fu_4236_ce;
reg    grp_fu_4241_ce;
reg    grp_fu_4246_ce;
reg    grp_fu_4251_ce;
reg    grp_fu_4256_ce;
reg    grp_fu_4261_ce;
reg    grp_fu_4266_ce;
reg    grp_fu_4271_ce;
reg    grp_fu_4276_ce;
reg    grp_fu_4281_ce;
reg    grp_fu_4286_ce;
reg    grp_fu_4291_ce;
reg    grp_fu_4296_ce;
reg    grp_fu_4301_ce;
reg    grp_fu_4306_ce;
reg    grp_fu_4311_ce;
reg    grp_fu_4316_ce;
reg    grp_fu_4321_ce;
reg    grp_fu_4326_ce;
reg    grp_fu_4331_ce;
reg    grp_fu_4336_ce;
reg    grp_fu_4341_ce;
reg    grp_fu_4346_ce;
reg    grp_fu_4351_ce;
reg    grp_fu_4356_ce;
reg    grp_fu_4361_ce;
reg    grp_fu_4366_ce;
reg    grp_fu_4790_ce;
reg    grp_fu_4962_ce;
reg    grp_fu_4971_ce;
reg    grp_fu_4980_ce;
reg    grp_fu_4989_ce;
reg    grp_fu_4998_ce;
reg    grp_fu_5007_ce;
reg    grp_fu_5016_ce;
reg    grp_fu_5025_ce;
reg    grp_fu_5034_ce;
reg    grp_fu_5043_ce;
reg    grp_fu_5052_ce;
reg    grp_fu_5061_ce;
reg    grp_fu_5070_ce;
reg    grp_fu_5079_ce;
reg    grp_fu_5088_ce;
reg    grp_fu_5097_ce;
reg    grp_fu_5106_ce;
reg    grp_fu_5115_ce;
reg    grp_fu_5124_ce;
reg    grp_fu_5133_ce;
reg    grp_fu_5150_ce;
reg    grp_fu_5166_ce;
reg    grp_fu_5182_ce;
reg    grp_fu_5198_ce;
reg    grp_fu_5214_ce;
reg    grp_fu_5230_ce;
reg    grp_fu_5246_ce;
reg    grp_fu_5262_ce;
reg    grp_fu_5278_ce;
reg    grp_fu_5294_ce;
reg    grp_fu_5310_ce;
reg    grp_fu_5326_ce;
reg    grp_fu_5342_ce;
reg    grp_fu_5358_ce;
reg    grp_fu_5374_ce;
reg    grp_fu_5390_ce;
reg    grp_fu_5406_ce;
reg    grp_fu_5422_ce;
reg    grp_fu_5438_ce;
reg    grp_fu_5454_ce;
reg    grp_fu_7939_ce;
reg    grp_fu_7945_ce;
reg    grp_fu_7951_ce;
reg    grp_fu_7957_ce;
reg    grp_fu_7963_ce;
reg    grp_fu_7969_ce;
reg    grp_fu_7975_ce;
reg    grp_fu_7982_ce;
reg    grp_fu_7988_ce;
reg    grp_fu_7994_ce;
reg    grp_fu_8001_ce;
reg    grp_fu_8008_ce;
reg    grp_fu_8015_ce;
reg    grp_fu_8022_ce;
reg    grp_fu_8029_ce;
reg    grp_fu_8036_ce;
reg    grp_fu_8044_ce;
reg    grp_fu_8051_ce;
reg    grp_fu_8058_ce;
reg    grp_fu_8066_ce;
reg   [26:0] ap_NS_iter0_fsm;
reg   [27:0] ap_NS_iter1_fsm;
reg   [27:0] ap_NS_iter2_fsm;
reg   [18:0] ap_NS_iter3_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter0_fsm_state2_blk;
wire    ap_ST_iter0_fsm_state3_blk;
wire    ap_ST_iter0_fsm_state4_blk;
wire    ap_ST_iter0_fsm_state5_blk;
wire    ap_ST_iter0_fsm_state6_blk;
wire    ap_ST_iter0_fsm_state7_blk;
wire    ap_ST_iter0_fsm_state8_blk;
wire    ap_ST_iter0_fsm_state9_blk;
wire    ap_ST_iter0_fsm_state10_blk;
wire    ap_ST_iter0_fsm_state11_blk;
wire    ap_ST_iter0_fsm_state12_blk;
wire    ap_ST_iter0_fsm_state13_blk;
wire    ap_ST_iter0_fsm_state14_blk;
wire    ap_ST_iter0_fsm_state15_blk;
wire    ap_ST_iter0_fsm_state16_blk;
wire    ap_ST_iter0_fsm_state17_blk;
wire    ap_ST_iter0_fsm_state18_blk;
wire    ap_ST_iter0_fsm_state19_blk;
wire    ap_ST_iter0_fsm_state20_blk;
wire    ap_ST_iter0_fsm_state21_blk;
wire    ap_ST_iter0_fsm_state22_blk;
wire    ap_ST_iter0_fsm_state23_blk;
wire    ap_ST_iter0_fsm_state24_blk;
wire    ap_ST_iter0_fsm_state25_blk;
wire    ap_ST_iter0_fsm_state26_blk;
wire    ap_ST_iter0_fsm_state27_blk;
wire    ap_ST_iter1_fsm_state28_blk;
wire    ap_ST_iter1_fsm_state29_blk;
wire    ap_ST_iter1_fsm_state30_blk;
wire    ap_ST_iter1_fsm_state31_blk;
wire    ap_ST_iter1_fsm_state32_blk;
wire    ap_ST_iter1_fsm_state33_blk;
wire    ap_ST_iter1_fsm_state34_blk;
wire    ap_ST_iter1_fsm_state35_blk;
wire    ap_ST_iter1_fsm_state36_blk;
wire    ap_ST_iter1_fsm_state37_blk;
wire    ap_ST_iter1_fsm_state38_blk;
wire    ap_ST_iter1_fsm_state39_blk;
wire    ap_ST_iter1_fsm_state40_blk;
wire    ap_ST_iter1_fsm_state41_blk;
wire    ap_ST_iter1_fsm_state42_blk;
wire    ap_ST_iter1_fsm_state43_blk;
wire    ap_ST_iter1_fsm_state44_blk;
wire    ap_ST_iter1_fsm_state45_blk;
wire    ap_ST_iter1_fsm_state46_blk;
wire    ap_ST_iter1_fsm_state47_blk;
wire    ap_ST_iter1_fsm_state48_blk;
wire    ap_ST_iter1_fsm_state49_blk;
wire    ap_ST_iter1_fsm_state50_blk;
wire    ap_ST_iter1_fsm_state51_blk;
wire    ap_ST_iter1_fsm_state52_blk;
wire    ap_ST_iter1_fsm_state53_blk;
wire    ap_ST_iter1_fsm_state54_blk;
wire    ap_ST_iter2_fsm_state55_blk;
wire    ap_ST_iter2_fsm_state56_blk;
wire    ap_ST_iter2_fsm_state57_blk;
wire    ap_ST_iter2_fsm_state58_blk;
wire    ap_ST_iter2_fsm_state59_blk;
wire    ap_ST_iter2_fsm_state60_blk;
wire    ap_ST_iter2_fsm_state61_blk;
wire    ap_ST_iter2_fsm_state62_blk;
wire    ap_ST_iter2_fsm_state63_blk;
wire    ap_ST_iter2_fsm_state64_blk;
wire    ap_ST_iter2_fsm_state65_blk;
wire    ap_ST_iter2_fsm_state66_blk;
wire    ap_ST_iter2_fsm_state67_blk;
wire    ap_ST_iter2_fsm_state68_blk;
wire    ap_ST_iter2_fsm_state69_blk;
wire    ap_ST_iter2_fsm_state70_blk;
wire    ap_ST_iter2_fsm_state71_blk;
wire    ap_ST_iter2_fsm_state72_blk;
wire    ap_ST_iter2_fsm_state73_blk;
wire    ap_ST_iter2_fsm_state74_blk;
wire    ap_ST_iter2_fsm_state75_blk;
wire    ap_ST_iter2_fsm_state76_blk;
wire    ap_ST_iter2_fsm_state77_blk;
wire    ap_ST_iter2_fsm_state78_blk;
wire    ap_ST_iter2_fsm_state79_blk;
wire    ap_ST_iter2_fsm_state80_blk;
wire    ap_ST_iter2_fsm_state81_blk;
wire    ap_ST_iter3_fsm_state82_blk;
wire    ap_ST_iter3_fsm_state83_blk;
wire    ap_ST_iter3_fsm_state84_blk;
wire    ap_ST_iter3_fsm_state85_blk;
wire    ap_ST_iter3_fsm_state86_blk;
wire    ap_ST_iter3_fsm_state87_blk;
wire    ap_ST_iter3_fsm_state88_blk;
wire    ap_ST_iter3_fsm_state89_blk;
wire    ap_ST_iter3_fsm_state90_blk;
wire    ap_ST_iter3_fsm_state91_blk;
reg    ap_ST_iter3_fsm_state92_blk;
reg    ap_ST_iter3_fsm_state93_blk;
wire    ap_ST_iter3_fsm_state94_blk;
wire    ap_ST_iter3_fsm_state95_blk;
wire    ap_ST_iter3_fsm_state96_blk;
wire    ap_ST_iter3_fsm_state97_blk;
wire    ap_ST_iter3_fsm_state98_blk;
reg    ap_ST_iter3_fsm_state99_blk;
wire    regslice_both_main_in_V_data_V_U_apdone_blk;
wire   [31:0] main_in_TDATA_int_regslice;
wire    main_in_TVALID_int_regslice;
reg    main_in_TREADY_int_regslice;
wire    regslice_both_main_in_V_data_V_U_ack_in;
wire    regslice_both_main_in_V_keep_V_U_apdone_blk;
wire   [3:0] main_in_TKEEP_int_regslice;
wire    regslice_both_main_in_V_keep_V_U_vld_out;
wire    regslice_both_main_in_V_keep_V_U_ack_in;
wire    regslice_both_main_in_V_strb_V_U_apdone_blk;
wire   [3:0] main_in_TSTRB_int_regslice;
wire    regslice_both_main_in_V_strb_V_U_vld_out;
wire    regslice_both_main_in_V_strb_V_U_ack_in;
wire    regslice_both_main_in_V_last_V_U_apdone_blk;
wire   [0:0] main_in_TLAST_int_regslice;
wire    regslice_both_main_in_V_last_V_U_vld_out;
wire    regslice_both_main_in_V_last_V_U_ack_in;
wire    regslice_both_aux_in_V_data_V_U_apdone_blk;
wire   [31:0] aux_in_TDATA_int_regslice;
wire    aux_in_TVALID_int_regslice;
reg    aux_in_TREADY_int_regslice;
wire    regslice_both_aux_in_V_data_V_U_ack_in;
wire    regslice_both_aux_in_V_keep_V_U_apdone_blk;
wire   [3:0] aux_in_TKEEP_int_regslice;
wire    regslice_both_aux_in_V_keep_V_U_vld_out;
wire    regslice_both_aux_in_V_keep_V_U_ack_in;
wire    regslice_both_aux_in_V_strb_V_U_apdone_blk;
wire   [3:0] aux_in_TSTRB_int_regslice;
wire    regslice_both_aux_in_V_strb_V_U_vld_out;
wire    regslice_both_aux_in_V_strb_V_U_ack_in;
wire    regslice_both_aux_in_V_last_V_U_apdone_blk;
wire   [0:0] aux_in_TLAST_int_regslice;
wire    regslice_both_aux_in_V_last_V_U_vld_out;
wire    regslice_both_aux_in_V_last_V_U_ack_in;
wire   [31:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_V_data_V_U_vld_out;
wire    regslice_both_output_V_keep_V_U_apdone_blk;
wire    regslice_both_output_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_V_keep_V_U_vld_out;
wire    regslice_both_output_V_strb_V_U_apdone_blk;
wire    regslice_both_output_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_V_strb_V_U_vld_out;
wire    regslice_both_output_V_last_V_U_apdone_blk;
wire    regslice_both_output_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_V_last_V_U_vld_out;
wire   [64:0] grp_fu_1054_p10;
wire   [94:0] grp_fu_4790_p00;
wire   [94:0] grp_fu_4790_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 lms_aux_reg_M_real_V_9 = 16'd0;
#0 lms_aux_reg_M_imag_V_9 = 16'd0;
#0 lms_weights_real_V_10 = 64'd0;
#0 lms_weights_imag_V_10 = 64'd0;
#0 lms_aux_reg_M_real_V_8 = 16'd0;
#0 lms_aux_reg_M_imag_V_8 = 16'd0;
#0 lms_weights_real_V_9 = 64'd0;
#0 lms_weights_imag_V_9 = 64'd0;
#0 lms_aux_reg_M_real_V_7 = 16'd0;
#0 lms_aux_reg_M_imag_V_7 = 16'd0;
#0 lms_weights_real_V_8 = 64'd0;
#0 lms_weights_imag_V_8 = 64'd0;
#0 lms_aux_reg_M_real_V_6 = 16'd0;
#0 lms_aux_reg_M_imag_V_6 = 16'd0;
#0 lms_weights_real_V_7 = 64'd0;
#0 lms_weights_imag_V_7 = 64'd0;
#0 lms_aux_reg_M_real_V_5 = 16'd0;
#0 lms_aux_reg_M_imag_V_5 = 16'd0;
#0 lms_weights_real_V_6 = 64'd0;
#0 lms_weights_imag_V_6 = 64'd0;
#0 lms_aux_reg_M_real_V_4 = 16'd0;
#0 lms_aux_reg_M_imag_V_4 = 16'd0;
#0 lms_weights_real_V_5 = 64'd0;
#0 lms_weights_imag_V_5 = 64'd0;
#0 lms_aux_reg_M_real_V_3 = 16'd0;
#0 lms_aux_reg_M_imag_V_3 = 16'd0;
#0 lms_weights_real_V_4 = 64'd0;
#0 lms_weights_imag_V_4 = 64'd0;
#0 lms_aux_reg_M_real_V_2 = 16'd0;
#0 lms_aux_reg_M_imag_V_2 = 16'd0;
#0 lms_weights_real_V_3 = 64'd0;
#0 lms_weights_imag_V_3 = 64'd0;
#0 lms_aux_reg_M_real_V_1 = 16'd0;
#0 lms_aux_reg_M_imag_V_1 = 16'd0;
#0 lms_weights_real_V_2 = 64'd0;
#0 lms_weights_imag_V_2 = 64'd0;
#0 lms_aux_reg_M_real_V_0 = 16'd0;
#0 lms_aux_reg_M_imag_V_0 = 16'd0;
#0 lms_weights_real_V_1 = 64'd0;
#0 lms_weights_imag_V_1 = 64'd0;
#0 lms_weights_real_V_0 = 64'd0;
#0 lms_weights_imag_V_0 = 64'd0;
#0 ap_CS_iter0_fsm = 27'd1;
#0 ap_CS_iter1_fsm = 28'd1;
#0 ap_CS_iter2_fsm = 28'd1;
#0 ap_CS_iter3_fsm = 19'd1;
end

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_345_p0),
    .din1(grp_fu_345_p1),
    .ce(grp_fu_345_ce),
    .dout(grp_fu_345_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_10),
    .din1(lms_aux_reg_M_imag_V_9),
    .ce(grp_fu_371_ce),
    .dout(grp_fu_371_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_10),
    .din1(grp_fu_377_p1),
    .ce(grp_fu_377_ce),
    .dout(grp_fu_377_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_383_p0),
    .din1(lms_aux_reg_M_imag_V_9),
    .ce(grp_fu_383_ce),
    .dout(grp_fu_383_p2)
);

nlms_module_3tap_udiv_65s_64ns_64_69_1 #(
    .ID( 1 ),
    .NUM_STAGE( 69 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
udiv_65s_64ns_64_69_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(65'd18446744073709551616),
    .din1(grp_fu_1054_p1),
    .ce(grp_fu_1054_ce),
    .dout(grp_fu_1054_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_9_load),
    .din1(r_V_38_reg_8335_pp0_iter1_reg),
    .ce(grp_fu_1078_ce),
    .dout(grp_fu_1078_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_sig_allocacmp_lms_weights_imag_V_9_load),
    .din1(r_V_36_reg_8468_pp0_iter1_reg),
    .ce(grp_fu_1084_ce),
    .dout(grp_fu_1084_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1098_p0),
    .din1(grp_fu_1098_p1),
    .ce(grp_fu_1098_ce),
    .dout(grp_fu_1098_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1106_p0),
    .din1(r_V_38_reg_8335_pp0_iter1_reg),
    .ce(grp_fu_1106_ce),
    .dout(grp_fu_1106_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1123_p0),
    .din1(grp_fu_1123_p1),
    .ce(grp_fu_1123_ce),
    .dout(grp_fu_1123_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_8),
    .din1(r_V_34_reg_8341_pp0_iter1_reg),
    .ce(grp_fu_1147_ce),
    .dout(grp_fu_1147_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_8),
    .din1(grp_fu_1153_p1),
    .ce(grp_fu_1153_ce),
    .dout(grp_fu_1153_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1159_p0),
    .din1(r_V_34_reg_8341_pp0_iter1_reg),
    .ce(grp_fu_1159_ce),
    .dout(grp_fu_1159_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1176_p0),
    .din1(grp_fu_1176_p1),
    .ce(grp_fu_1176_ce),
    .dout(grp_fu_1176_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_7),
    .din1(r_V_30_reg_8288_pp0_iter1_reg),
    .ce(grp_fu_1200_ce),
    .dout(grp_fu_1200_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_7),
    .din1(grp_fu_1206_p1),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1212_p0),
    .din1(r_V_30_reg_8288_pp0_iter1_reg),
    .ce(grp_fu_1212_ce),
    .dout(grp_fu_1212_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1229_p0),
    .din1(grp_fu_1229_p1),
    .ce(grp_fu_1229_ce),
    .dout(grp_fu_1229_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_6),
    .din1(r_V_26_reg_8270_pp0_iter1_reg),
    .ce(grp_fu_1253_ce),
    .dout(grp_fu_1253_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_6),
    .din1(grp_fu_1259_p1),
    .ce(grp_fu_1259_ce),
    .dout(grp_fu_1259_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1265_p0),
    .din1(r_V_26_reg_8270_pp0_iter1_reg),
    .ce(grp_fu_1265_ce),
    .dout(grp_fu_1265_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1282_p0),
    .din1(grp_fu_1282_p1),
    .ce(grp_fu_1282_ce),
    .dout(grp_fu_1282_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_5),
    .din1(r_V_22_reg_8518_pp0_iter1_reg),
    .ce(grp_fu_1306_ce),
    .dout(grp_fu_1306_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_5),
    .din1(grp_fu_1312_p1),
    .ce(grp_fu_1312_ce),
    .dout(grp_fu_1312_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1318_p0),
    .din1(r_V_22_reg_8518_pp0_iter1_reg),
    .ce(grp_fu_1318_ce),
    .dout(grp_fu_1318_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1335_p0),
    .din1(grp_fu_1335_p1),
    .ce(grp_fu_1335_ce),
    .dout(grp_fu_1335_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_4),
    .din1(r_V_18_reg_8484_pp0_iter1_reg),
    .ce(grp_fu_1359_ce),
    .dout(grp_fu_1359_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_4),
    .din1(grp_fu_1365_p1),
    .ce(grp_fu_1365_ce),
    .dout(grp_fu_1365_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1371_p0),
    .din1(r_V_18_reg_8484_pp0_iter1_reg),
    .ce(grp_fu_1371_ce),
    .dout(grp_fu_1371_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1388_p0),
    .din1(grp_fu_1388_p1),
    .ce(grp_fu_1388_ce),
    .dout(grp_fu_1388_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_3),
    .din1(r_V_14_reg_8163_pp0_iter1_reg),
    .ce(grp_fu_1412_ce),
    .dout(grp_fu_1412_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_3),
    .din1(grp_fu_1418_p1),
    .ce(grp_fu_1418_ce),
    .dout(grp_fu_1418_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1424_p0),
    .din1(r_V_14_reg_8163_pp0_iter1_reg),
    .ce(grp_fu_1424_ce),
    .dout(grp_fu_1424_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1441_p0),
    .din1(grp_fu_1441_p1),
    .ce(grp_fu_1441_ce),
    .dout(grp_fu_1441_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(r_V_10_reg_8312_pp0_iter1_reg),
    .ce(grp_fu_1465_ce),
    .dout(grp_fu_1465_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_2),
    .din1(grp_fu_1471_p1),
    .ce(grp_fu_1471_ce),
    .dout(grp_fu_1471_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1477_p0),
    .din1(r_V_10_reg_8312_pp0_iter1_reg),
    .ce(grp_fu_1477_ce),
    .dout(grp_fu_1477_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1494_p0),
    .din1(grp_fu_1494_p1),
    .ce(grp_fu_1494_ce),
    .dout(grp_fu_1494_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_1),
    .din1(r_V_6_reg_8435_pp0_iter1_reg),
    .ce(grp_fu_1518_ce),
    .dout(grp_fu_1518_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_1),
    .din1(grp_fu_1524_p1),
    .ce(grp_fu_1524_ce),
    .dout(grp_fu_1524_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1530_p0),
    .din1(r_V_6_reg_8435_pp0_iter1_reg),
    .ce(grp_fu_1530_ce),
    .dout(grp_fu_1530_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1547_p0),
    .din1(grp_fu_1547_p1),
    .ce(grp_fu_1547_ce),
    .dout(grp_fu_1547_p2)
);

nlms_module_3tap_mul_64s_16s_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 79 ))
mul_64s_16s_79_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(aux_tmp_data_M_imag_V_reg_8091_pp0_iter1_reg),
    .ce(grp_fu_1571_ce),
    .dout(grp_fu_1571_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(lms_weights_imag_V_0),
    .din1(grp_fu_1577_p1),
    .ce(grp_fu_1577_ce),
    .dout(grp_fu_1577_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1583_p0),
    .din1(aux_tmp_data_M_imag_V_reg_8091_pp0_iter1_reg),
    .ce(grp_fu_1583_ce),
    .dout(grp_fu_1583_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4171_p0),
    .din1(grp_fu_4171_p1),
    .ce(grp_fu_4171_ce),
    .dout(grp_fu_4171_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4176_p0),
    .din1(grp_fu_4176_p1),
    .ce(grp_fu_4176_ce),
    .dout(grp_fu_4176_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4181_p0),
    .din1(grp_fu_4181_p1),
    .ce(grp_fu_4181_ce),
    .dout(grp_fu_4181_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4186_p0),
    .din1(grp_fu_4186_p1),
    .ce(grp_fu_4186_ce),
    .dout(grp_fu_4186_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4191_p0),
    .din1(grp_fu_4191_p1),
    .ce(grp_fu_4191_ce),
    .dout(grp_fu_4191_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4196_p0),
    .din1(grp_fu_4196_p1),
    .ce(grp_fu_4196_ce),
    .dout(grp_fu_4196_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4201_p0),
    .din1(grp_fu_4201_p1),
    .ce(grp_fu_4201_ce),
    .dout(grp_fu_4201_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4206_p0),
    .din1(grp_fu_4206_p1),
    .ce(grp_fu_4206_ce),
    .dout(grp_fu_4206_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4211_p0),
    .din1(grp_fu_4211_p1),
    .ce(grp_fu_4211_ce),
    .dout(grp_fu_4211_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4216_p0),
    .din1(grp_fu_4216_p1),
    .ce(grp_fu_4216_ce),
    .dout(grp_fu_4216_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4221_p0),
    .din1(grp_fu_4221_p1),
    .ce(grp_fu_4221_ce),
    .dout(grp_fu_4221_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4226_p0),
    .din1(grp_fu_4226_p1),
    .ce(grp_fu_4226_ce),
    .dout(grp_fu_4226_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4231_p0),
    .din1(grp_fu_4231_p1),
    .ce(grp_fu_4231_ce),
    .dout(grp_fu_4231_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4236_p0),
    .din1(grp_fu_4236_p1),
    .ce(grp_fu_4236_ce),
    .dout(grp_fu_4236_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4241_p0),
    .din1(grp_fu_4241_p1),
    .ce(grp_fu_4241_ce),
    .dout(grp_fu_4241_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4246_p0),
    .din1(grp_fu_4246_p1),
    .ce(grp_fu_4246_ce),
    .dout(grp_fu_4246_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4251_p0),
    .din1(grp_fu_4251_p1),
    .ce(grp_fu_4251_ce),
    .dout(grp_fu_4251_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4256_p0),
    .din1(grp_fu_4256_p1),
    .ce(grp_fu_4256_ce),
    .dout(grp_fu_4256_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4261_p0),
    .din1(grp_fu_4261_p1),
    .ce(grp_fu_4261_ce),
    .dout(grp_fu_4261_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4266_p0),
    .din1(grp_fu_4266_p1),
    .ce(grp_fu_4266_ce),
    .dout(grp_fu_4266_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4271_p0),
    .din1(grp_fu_4271_p1),
    .ce(grp_fu_4271_ce),
    .dout(grp_fu_4271_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4276_p0),
    .din1(grp_fu_4276_p1),
    .ce(grp_fu_4276_ce),
    .dout(grp_fu_4276_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4281_p0),
    .din1(grp_fu_4281_p1),
    .ce(grp_fu_4281_ce),
    .dout(grp_fu_4281_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4286_p0),
    .din1(grp_fu_4286_p1),
    .ce(grp_fu_4286_ce),
    .dout(grp_fu_4286_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4291_p0),
    .din1(grp_fu_4291_p1),
    .ce(grp_fu_4291_ce),
    .dout(grp_fu_4291_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4296_p0),
    .din1(grp_fu_4296_p1),
    .ce(grp_fu_4296_ce),
    .dout(grp_fu_4296_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4301_p0),
    .din1(grp_fu_4301_p1),
    .ce(grp_fu_4301_ce),
    .dout(grp_fu_4301_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4306_p0),
    .din1(grp_fu_4306_p1),
    .ce(grp_fu_4306_ce),
    .dout(grp_fu_4306_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4311_p0),
    .din1(grp_fu_4311_p1),
    .ce(grp_fu_4311_ce),
    .dout(grp_fu_4311_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4316_p0),
    .din1(grp_fu_4316_p1),
    .ce(grp_fu_4316_ce),
    .dout(grp_fu_4316_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4321_p0),
    .din1(grp_fu_4321_p1),
    .ce(grp_fu_4321_ce),
    .dout(grp_fu_4321_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4326_p0),
    .din1(grp_fu_4326_p1),
    .ce(grp_fu_4326_ce),
    .dout(grp_fu_4326_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4331_p0),
    .din1(grp_fu_4331_p1),
    .ce(grp_fu_4331_ce),
    .dout(grp_fu_4331_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4336_p0),
    .din1(grp_fu_4336_p1),
    .ce(grp_fu_4336_ce),
    .dout(grp_fu_4336_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U80(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4341_p0),
    .din1(grp_fu_4341_p1),
    .ce(grp_fu_4341_ce),
    .dout(grp_fu_4341_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U81(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4346_p0),
    .din1(grp_fu_4346_p1),
    .ce(grp_fu_4346_ce),
    .dout(grp_fu_4346_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U82(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4351_p0),
    .din1(grp_fu_4351_p1),
    .ce(grp_fu_4351_ce),
    .dout(grp_fu_4351_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U83(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4356_p0),
    .din1(grp_fu_4356_p1),
    .ce(grp_fu_4356_ce),
    .dout(grp_fu_4356_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U84(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4361_p0),
    .din1(grp_fu_4361_p1),
    .ce(grp_fu_4361_ce),
    .dout(grp_fu_4361_p2)
);

nlms_module_3tap_mul_64s_16s_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 80 ))
mul_64s_16s_80_2_1_U85(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4366_p0),
    .din1(grp_fu_4366_p1),
    .ce(grp_fu_4366_ce),
    .dout(grp_fu_4366_p2)
);

nlms_module_3tap_mul_63ns_32ns_95_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 95 ))
mul_63ns_32ns_95_2_1_U86(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4790_p0),
    .din1(grp_fu_4790_p1),
    .ce(grp_fu_4790_ce),
    .dout(grp_fu_4790_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U87(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4962_p0),
    .din1(add_ln1245_20_reg_10383),
    .ce(grp_fu_4962_ce),
    .dout(grp_fu_4962_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U88(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4971_p0),
    .din1(sub_ln1246_13_reg_10388),
    .ce(grp_fu_4971_ce),
    .dout(grp_fu_4971_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U89(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4980_p0),
    .din1(add_ln1245_23_reg_10393),
    .ce(grp_fu_4980_ce),
    .dout(grp_fu_4980_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U90(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4989_p0),
    .din1(sub_ln1246_14_reg_10398),
    .ce(grp_fu_4989_ce),
    .dout(grp_fu_4989_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U91(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4998_p0),
    .din1(add_ln1245_26_reg_10403),
    .ce(grp_fu_4998_ce),
    .dout(grp_fu_4998_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U92(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5007_p0),
    .din1(sub_ln1246_15_reg_10408),
    .ce(grp_fu_5007_ce),
    .dout(grp_fu_5007_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U93(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5016_p0),
    .din1(add_ln1245_29_reg_10413),
    .ce(grp_fu_5016_ce),
    .dout(grp_fu_5016_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U94(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5025_p0),
    .din1(sub_ln1246_16_reg_10418),
    .ce(grp_fu_5025_ce),
    .dout(grp_fu_5025_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U95(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5034_p0),
    .din1(add_ln1245_32_reg_10423),
    .ce(grp_fu_5034_ce),
    .dout(grp_fu_5034_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U96(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5043_p0),
    .din1(sub_ln1246_17_reg_10428),
    .ce(grp_fu_5043_ce),
    .dout(grp_fu_5043_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U97(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5052_p0),
    .din1(add_ln1245_35_reg_10433),
    .ce(grp_fu_5052_ce),
    .dout(grp_fu_5052_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U98(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5061_p0),
    .din1(sub_ln1246_18_reg_10438),
    .ce(grp_fu_5061_ce),
    .dout(grp_fu_5061_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U99(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5070_p0),
    .din1(add_ln1245_38_reg_10443),
    .ce(grp_fu_5070_ce),
    .dout(grp_fu_5070_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U100(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5079_p0),
    .din1(sub_ln1246_19_reg_10448),
    .ce(grp_fu_5079_ce),
    .dout(grp_fu_5079_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5088_p0),
    .din1(add_ln1245_41_reg_10453),
    .ce(grp_fu_5088_ce),
    .dout(grp_fu_5088_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U102(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5097_p0),
    .din1(sub_ln1246_20_reg_10458),
    .ce(grp_fu_5097_ce),
    .dout(grp_fu_5097_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U103(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5106_p0),
    .din1(add_ln1245_44_reg_10463),
    .ce(grp_fu_5106_ce),
    .dout(grp_fu_5106_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5115_p0),
    .din1(sub_ln1246_21_reg_10468),
    .ce(grp_fu_5115_ce),
    .dout(grp_fu_5115_p2)
);

nlms_module_3tap_mul_95ns_81s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 175 ))
mul_95ns_81s_175_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5124_p0),
    .din1(add_ln1245_47_reg_10473),
    .ce(grp_fu_5124_ce),
    .dout(grp_fu_5124_p2)
);

nlms_module_3tap_mul_95ns_80s_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 95 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 175 ))
mul_95ns_80s_175_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5133_p0),
    .din1(sub_ln1246_22_reg_10478),
    .ce(grp_fu_5133_ce),
    .dout(grp_fu_5133_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5150_p0),
    .din1(mul_ln1171_66_reg_10607),
    .ce(grp_fu_5150_ce),
    .dout(grp_fu_5150_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5166_p0),
    .din1(mul_ln1171_69_reg_10612),
    .ce(grp_fu_5166_ce),
    .dout(grp_fu_5166_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5182_p0),
    .din1(mul_ln1171_72_reg_10617),
    .ce(grp_fu_5182_ce),
    .dout(grp_fu_5182_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5198_p0),
    .din1(mul_ln1171_75_reg_10622),
    .ce(grp_fu_5198_ce),
    .dout(grp_fu_5198_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5214_p0),
    .din1(mul_ln1171_78_reg_10627),
    .ce(grp_fu_5214_ce),
    .dout(grp_fu_5214_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5230_p0),
    .din1(mul_ln1171_81_reg_10632),
    .ce(grp_fu_5230_ce),
    .dout(grp_fu_5230_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5246_p0),
    .din1(mul_ln1171_84_reg_10637),
    .ce(grp_fu_5246_ce),
    .dout(grp_fu_5246_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U114(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5262_p0),
    .din1(mul_ln1171_87_reg_10642),
    .ce(grp_fu_5262_ce),
    .dout(grp_fu_5262_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U115(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5278_p0),
    .din1(mul_ln1171_90_reg_10647),
    .ce(grp_fu_5278_ce),
    .dout(grp_fu_5278_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U116(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5294_p0),
    .din1(mul_ln1171_93_reg_10652),
    .ce(grp_fu_5294_ce),
    .dout(grp_fu_5294_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U117(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5310_p0),
    .din1(mul_ln1171_96_reg_10657),
    .ce(grp_fu_5310_ce),
    .dout(grp_fu_5310_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5326_p0),
    .din1(mul_ln1171_99_reg_10662),
    .ce(grp_fu_5326_ce),
    .dout(grp_fu_5326_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U119(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5342_p0),
    .din1(mul_ln1171_102_reg_10667),
    .ce(grp_fu_5342_ce),
    .dout(grp_fu_5342_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U120(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5358_p0),
    .din1(mul_ln1171_105_reg_10672),
    .ce(grp_fu_5358_ce),
    .dout(grp_fu_5358_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U121(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5374_p0),
    .din1(mul_ln1171_108_reg_10677),
    .ce(grp_fu_5374_ce),
    .dout(grp_fu_5374_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U122(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5390_p0),
    .din1(mul_ln1171_111_reg_10682),
    .ce(grp_fu_5390_ce),
    .dout(grp_fu_5390_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U123(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5406_p0),
    .din1(mul_ln1171_114_reg_10687),
    .ce(grp_fu_5406_ce),
    .dout(grp_fu_5406_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U124(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5422_p0),
    .din1(mul_ln1171_117_reg_10692),
    .ce(grp_fu_5422_ce),
    .dout(grp_fu_5422_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U125(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5438_p0),
    .din1(mul_ln1171_120_reg_10697),
    .ce(grp_fu_5438_ce),
    .dout(grp_fu_5438_p2)
);

nlms_module_3tap_add_175s_175ns_175_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 175 ),
    .din1_WIDTH( 175 ),
    .dout_WIDTH( 175 ))
add_175s_175ns_175_2_1_U126(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5454_p0),
    .din1(mul_ln1171_123_reg_10702),
    .ce(grp_fu_5454_ce),
    .dout(grp_fu_5454_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7939_p0),
    .din1(grp_fu_7939_p1),
    .ce(grp_fu_7939_ce),
    .dout(grp_fu_7939_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7945_p0),
    .din1(grp_fu_7945_p1),
    .ce(grp_fu_7945_ce),
    .dout(grp_fu_7945_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7951_p0),
    .din1(grp_fu_7951_p1),
    .ce(grp_fu_7951_ce),
    .dout(grp_fu_7951_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7957_p0),
    .din1(grp_fu_7957_p1),
    .ce(grp_fu_7957_ce),
    .dout(grp_fu_7957_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7963_p0),
    .din1(grp_fu_7963_p1),
    .ce(grp_fu_7963_ce),
    .dout(grp_fu_7963_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7969_p0),
    .din1(grp_fu_7969_p1),
    .ce(grp_fu_7969_ce),
    .dout(grp_fu_7969_p2)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7975_p0),
    .din1(grp_fu_7975_p1),
    .din2(r_V_5_reg_8253),
    .ce(grp_fu_7975_ce),
    .dout(grp_fu_7975_p3)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7982_p0),
    .din1(grp_fu_7982_p1),
    .ce(grp_fu_7982_ce),
    .dout(grp_fu_7982_p2)
);

nlms_module_3tap_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7988_p0),
    .din1(grp_fu_7988_p1),
    .ce(grp_fu_7988_ce),
    .dout(grp_fu_7988_p2)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_7994_p0),
    .din1(grp_fu_7994_p1),
    .din2(r_V_15_reg_8277),
    .ce(grp_fu_7994_ce),
    .dout(grp_fu_7994_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8001_p0),
    .din1(grp_fu_8001_p1),
    .din2(r_V_31_reg_8376),
    .ce(grp_fu_8001_ce),
    .dout(grp_fu_8001_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8008_p0),
    .din1(grp_fu_8008_p1),
    .din2(r_V_27_reg_8347),
    .ce(grp_fu_8008_ce),
    .dout(grp_fu_8008_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8015_p0),
    .din1(grp_fu_8015_p1),
    .din2(r_V_1_reg_8295),
    .ce(grp_fu_8015_ce),
    .dout(grp_fu_8015_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8022_p0),
    .din1(grp_fu_8022_p1),
    .din2(r_V_9_reg_8318),
    .ce(grp_fu_8022_ce),
    .dout(grp_fu_8022_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8029_p0),
    .din1(grp_fu_8029_p1),
    .din2(add_ln737_11_reg_8397),
    .ce(grp_fu_8029_ce),
    .dout(grp_fu_8029_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8036_p0),
    .din1(grp_fu_8036_p1),
    .din2(add_ln737_15_reg_8413),
    .ce(grp_fu_8036_ce),
    .dout(grp_fu_8036_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8044_p0),
    .din1(grp_fu_8044_p1),
    .din2(r_V_35_reg_8408),
    .ce(grp_fu_8044_ce),
    .dout(grp_fu_8044_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8051_p0),
    .din1(grp_fu_8051_p1),
    .din2(r_V_21_reg_8386),
    .ce(grp_fu_8051_ce),
    .dout(grp_fu_8051_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8058_p0),
    .din1(grp_fu_8058_p1),
    .din2(add_ln737_2_reg_8430),
    .ce(grp_fu_8058_ce),
    .dout(grp_fu_8058_p3)
);

nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8066_p0),
    .din1(grp_fu_8066_p1),
    .din2(add_ln737_6_reg_8447),
    .ce(grp_fu_8066_ce),
    .dout(grp_fu_8066_p3)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_main_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TDATA),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_data_V_U_ack_in),
    .data_out(main_in_TDATA_int_regslice),
    .vld_out(main_in_TVALID_int_regslice),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TKEEP),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_keep_V_U_ack_in),
    .data_out(main_in_TKEEP_int_regslice),
    .vld_out(regslice_both_main_in_V_keep_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_main_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TSTRB),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_strb_V_U_ack_in),
    .data_out(main_in_TSTRB_int_regslice),
    .vld_out(regslice_both_main_in_V_strb_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_main_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(main_in_TLAST),
    .vld_in(main_in_TVALID),
    .ack_in(regslice_both_main_in_V_last_V_U_ack_in),
    .data_out(main_in_TLAST_int_regslice),
    .vld_out(regslice_both_main_in_V_last_V_U_vld_out),
    .ack_out(main_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_main_in_V_last_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_aux_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TDATA),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_data_V_U_ack_in),
    .data_out(aux_in_TDATA_int_regslice),
    .vld_out(aux_in_TVALID_int_regslice),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TKEEP),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_keep_V_U_ack_in),
    .data_out(aux_in_TKEEP_int_regslice),
    .vld_out(regslice_both_aux_in_V_keep_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_aux_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TSTRB),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_strb_V_U_ack_in),
    .data_out(aux_in_TSTRB_int_regslice),
    .vld_out(regslice_both_aux_in_V_strb_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_aux_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(aux_in_TLAST),
    .vld_in(aux_in_TVALID),
    .ack_in(regslice_both_aux_in_V_last_V_U_ack_in),
    .data_out(aux_in_TLAST_int_regslice),
    .vld_out(regslice_both_aux_in_V_last_V_U_vld_out),
    .ack_out(aux_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_aux_in_V_last_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 32 ))
regslice_both_output_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_data_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_keep_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_strb_V_U_apdone_blk)
);

nlms_module_3tap_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_s_reg_8080_pp0_iter2_reg),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state94)) begin
        add_ln1245_20_reg_10383 <= add_ln1245_20_fu_4802_p2;
        add_ln1245_23_reg_10393 <= add_ln1245_23_fu_4818_p2;
        add_ln1245_26_reg_10403 <= add_ln1245_26_fu_4834_p2;
        add_ln1245_29_reg_10413 <= add_ln1245_29_fu_4850_p2;
        add_ln1245_32_reg_10423 <= add_ln1245_32_fu_4866_p2;
        add_ln1245_35_reg_10433 <= add_ln1245_35_fu_4882_p2;
        add_ln1245_38_reg_10443 <= add_ln1245_38_fu_4898_p2;
        add_ln1245_41_reg_10453 <= add_ln1245_41_fu_4914_p2;
        add_ln1245_44_reg_10463 <= add_ln1245_44_fu_4930_p2;
        add_ln1245_47_reg_10473 <= add_ln1245_47_fu_4946_p2;
        r_V_40_reg_10378 <= grp_fu_4790_p2;
        sub_ln1246_13_reg_10388 <= sub_ln1246_13_fu_4808_p2;
        sub_ln1246_14_reg_10398 <= sub_ln1246_14_fu_4824_p2;
        sub_ln1246_15_reg_10408 <= sub_ln1246_15_fu_4840_p2;
        sub_ln1246_16_reg_10418 <= sub_ln1246_16_fu_4856_p2;
        sub_ln1246_17_reg_10428 <= sub_ln1246_17_fu_4872_p2;
        sub_ln1246_18_reg_10438 <= sub_ln1246_18_fu_4888_p2;
        sub_ln1246_19_reg_10448 <= sub_ln1246_19_fu_4904_p2;
        sub_ln1246_20_reg_10458 <= sub_ln1246_20_fu_4920_p2;
        sub_ln1246_21_reg_10468 <= sub_ln1246_21_fu_4936_p2;
        sub_ln1246_22_reg_10478 <= sub_ln1246_22_fu_4952_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state83)) begin
        add_ln712_10_reg_9769 <= add_ln712_10_fu_2934_p2;
        add_ln712_11_reg_9792 <= add_ln712_11_fu_2978_p2;
        tmp_13_reg_9780 <= {{add_ln1245_10_fu_2921_p2[80:64]}};
        tmp_14_reg_9803 <= {{add_ln1245_11_fu_2964_p2[80:64]}};
        tmp_66_reg_9763 <= add_ln1245_10_fu_2921_p2[32'd80];
        tmp_67_reg_9774 <= add_ln712_10_fu_2934_p2[32'd63];
        tmp_68_reg_9786 <= add_ln1245_11_fu_2964_p2[32'd80];
        tmp_69_reg_9797 <= add_ln712_11_fu_2978_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state85)) begin
        add_ln712_12_reg_9827 <= add_ln712_12_fu_3143_p2;
        add_ln712_13_reg_9854 <= add_ln712_13_fu_3197_p2;
        icmp_ln777_18_reg_9865 <= icmp_ln777_18_fu_3219_p2;
        icmp_ln777_7_reg_9838 <= icmp_ln777_7_fu_3165_p2;
        icmp_ln795_18_reg_9870 <= icmp_ln795_18_fu_3225_p2;
        icmp_ln795_7_reg_9843 <= icmp_ln795_7_fu_3171_p2;
        tmp_70_reg_9821 <= add_ln1245_12_fu_3130_p2[32'd80];
        tmp_71_reg_9832 <= add_ln712_12_fu_3143_p2[32'd63];
        tmp_72_reg_9848 <= add_ln1245_13_fu_3183_p2[32'd80];
        tmp_73_reg_9859 <= add_ln712_13_fu_3197_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state86)) begin
        add_ln712_14_reg_9881 <= add_ln712_14_fu_3350_p2;
        add_ln712_15_reg_9904 <= add_ln712_15_fu_3394_p2;
        tmp_17_reg_9892 <= {{add_ln1245_14_fu_3337_p2[80:64]}};
        tmp_18_reg_9915 <= {{add_ln1245_15_fu_3380_p2[80:64]}};
        tmp_74_reg_9875 <= add_ln1245_14_fu_3337_p2[32'd80];
        tmp_75_reg_9886 <= add_ln712_14_fu_3350_p2[32'd63];
        tmp_76_reg_9898 <= add_ln1245_15_fu_3380_p2[32'd80];
        tmp_77_reg_9909 <= add_ln712_15_fu_3394_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state88)) begin
        add_ln712_16_reg_9939 <= add_ln712_16_fu_3559_p2;
        add_ln712_17_reg_9966 <= add_ln712_17_fu_3613_p2;
        icmp_ln777_20_reg_9977 <= icmp_ln777_20_fu_3635_p2;
        icmp_ln777_9_reg_9950 <= icmp_ln777_9_fu_3581_p2;
        icmp_ln795_20_reg_9982 <= icmp_ln795_20_fu_3641_p2;
        icmp_ln795_9_reg_9955 <= icmp_ln795_9_fu_3587_p2;
        tmp_78_reg_9933 <= add_ln1245_16_fu_3546_p2[32'd80];
        tmp_79_reg_9944 <= add_ln712_16_fu_3559_p2[32'd63];
        tmp_80_reg_9960 <= add_ln1245_17_fu_3599_p2[32'd80];
        tmp_81_reg_9971 <= add_ln712_17_fu_3613_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state89)) begin
        add_ln712_18_reg_9993 <= add_ln712_18_fu_3766_p2;
        add_ln712_19_reg_10016 <= add_ln712_19_fu_3810_p2;
        tmp_21_reg_10004 <= {{add_ln1245_18_fu_3753_p2[80:64]}};
        tmp_22_reg_10027 <= {{add_ln1245_19_fu_3796_p2[80:64]}};
        tmp_82_reg_9987 <= add_ln1245_18_fu_3753_p2[32'd80];
        tmp_83_reg_9998 <= add_ln712_18_fu_3766_p2[32'd63];
        tmp_84_reg_10010 <= add_ln1245_19_fu_3796_p2[32'd80];
        tmp_85_reg_10021 <= add_ln712_19_fu_3810_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state76))) begin
        add_ln712_1_reg_9428 <= add_ln712_1_fu_1805_p2;
        add_ln712_reg_9401 <= add_ln712_fu_1751_p2;
        icmp_ln777_3_reg_9412 <= icmp_ln777_3_fu_1773_p2;
        icmp_ln777_5_reg_9439 <= icmp_ln777_5_fu_1827_p2;
        icmp_ln795_2_reg_9417 <= icmp_ln795_2_fu_1779_p2;
        icmp_ln795_3_reg_9444 <= icmp_ln795_3_fu_1833_p2;
        sub_ln1246_10_reg_9529 <= sub_ln1246_10_fu_1973_p2;
        sub_ln1246_2_reg_9449 <= sub_ln1246_2_fu_1845_p2;
        sub_ln1246_3_reg_9459 <= sub_ln1246_3_fu_1861_p2;
        sub_ln1246_4_reg_9469 <= sub_ln1246_4_fu_1877_p2;
        sub_ln1246_5_reg_9479 <= sub_ln1246_5_fu_1893_p2;
        sub_ln1246_6_reg_9489 <= sub_ln1246_6_fu_1909_p2;
        sub_ln1246_7_reg_9499 <= sub_ln1246_7_fu_1925_p2;
        sub_ln1246_8_reg_9509 <= sub_ln1246_8_fu_1941_p2;
        sub_ln1246_9_reg_9519 <= sub_ln1246_9_fu_1957_p2;
        tmp_46_reg_9395 <= add_ln1245_fu_1738_p2[32'd80];
        tmp_47_reg_9406 <= add_ln712_fu_1751_p2[32'd63];
        tmp_48_reg_9422 <= add_ln1245_1_fu_1791_p2[32'd80];
        tmp_49_reg_9433 <= add_ln712_1_fu_1805_p2[32'd63];
        trunc_ln1245_10_reg_9484 <= trunc_ln1245_10_fu_1899_p1;
        trunc_ln1245_12_reg_9494 <= trunc_ln1245_12_fu_1915_p1;
        trunc_ln1245_14_reg_9504 <= trunc_ln1245_14_fu_1931_p1;
        trunc_ln1245_16_reg_9514 <= trunc_ln1245_16_fu_1947_p1;
        trunc_ln1245_18_reg_9524 <= trunc_ln1245_18_fu_1963_p1;
        trunc_ln1245_20_reg_9534 <= trunc_ln1245_20_fu_1979_p1;
        trunc_ln1245_4_reg_9454 <= trunc_ln1245_4_fu_1851_p1;
        trunc_ln1245_6_reg_9464 <= trunc_ln1245_6_fu_1867_p1;
        trunc_ln1245_8_reg_9474 <= trunc_ln1245_8_fu_1883_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state77))) begin
        add_ln712_2_reg_9545 <= add_ln712_2_fu_2102_p2;
        add_ln712_3_reg_9568 <= add_ln712_3_fu_2146_p2;
        tmp_50_reg_9539 <= add_ln1245_2_fu_2089_p2[32'd80];
        tmp_51_reg_9550 <= add_ln712_2_fu_2102_p2[32'd63];
        tmp_52_reg_9562 <= add_ln1245_3_fu_2132_p2[32'd80];
        tmp_53_reg_9573 <= add_ln712_3_fu_2146_p2[32'd63];
        tmp_6_reg_9556 <= {{add_ln1245_2_fu_2089_p2[80:64]}};
        tmp_7_reg_9579 <= {{add_ln1245_3_fu_2132_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state79))) begin
        add_ln712_4_reg_9603 <= add_ln712_4_fu_2311_p2;
        add_ln712_5_reg_9630 <= add_ln712_5_fu_2365_p2;
        icmp_ln777_12_reg_9614 <= icmp_ln777_12_fu_2333_p2;
        icmp_ln777_13_reg_9641 <= icmp_ln777_13_fu_2387_p2;
        icmp_ln795_13_reg_9619 <= icmp_ln795_13_fu_2339_p2;
        icmp_ln795_14_reg_9646 <= icmp_ln795_14_fu_2393_p2;
        tmp_54_reg_9597 <= add_ln1245_4_fu_2298_p2[32'd80];
        tmp_55_reg_9608 <= add_ln712_4_fu_2311_p2[32'd63];
        tmp_56_reg_9624 <= add_ln1245_5_fu_2351_p2[32'd80];
        tmp_57_reg_9635 <= add_ln712_5_fu_2365_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state80))) begin
        add_ln712_6_reg_9657 <= add_ln712_6_fu_2518_p2;
        add_ln712_7_reg_9680 <= add_ln712_7_fu_2562_p2;
        tmp_10_reg_9691 <= {{add_ln1245_7_fu_2548_p2[80:64]}};
        tmp_58_reg_9651 <= add_ln1245_6_fu_2505_p2[32'd80];
        tmp_59_reg_9662 <= add_ln712_6_fu_2518_p2[32'd63];
        tmp_60_reg_9674 <= add_ln1245_7_fu_2548_p2[32'd80];
        tmp_61_reg_9685 <= add_ln712_7_fu_2562_p2[32'd63];
        tmp_s_reg_9668 <= {{add_ln1245_6_fu_2505_p2[80:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state82)) begin
        add_ln712_8_reg_9715 <= add_ln712_8_fu_2727_p2;
        add_ln712_9_reg_9742 <= add_ln712_9_fu_2781_p2;
        icmp_ln777_15_reg_9726 <= icmp_ln777_15_fu_2749_p2;
        icmp_ln777_16_reg_9753 <= icmp_ln777_16_fu_2803_p2;
        icmp_ln795_16_reg_9758 <= icmp_ln795_16_fu_2809_p2;
        icmp_ln795_5_reg_9731 <= icmp_ln795_5_fu_2755_p2;
        tmp_62_reg_9709 <= add_ln1245_8_fu_2714_p2[32'd80];
        tmp_63_reg_9720 <= add_ln712_8_fu_2727_p2[32'd63];
        tmp_64_reg_9736 <= add_ln1245_9_fu_2767_p2[32'd80];
        tmp_65_reg_9747 <= add_ln712_9_fu_2781_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
        add_ln737_10_reg_8463 <= grp_fu_8015_p3;
        lms_aux_reg_M_real_V_3 <= r_V_12_reg_8418;
        lms_aux_reg_M_real_V_4 <= lms_aux_reg_M_real_V_3;
        r_V_16_reg_8452 <= lms_aux_reg_M_real_V_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
        add_ln737_11_reg_8397 <= grp_fu_7975_p3;
        lms_aux_reg_M_real_V_5 <= r_V_20_reg_8306;
        lms_aux_reg_M_real_V_6 <= lms_aux_reg_M_real_V_5;
        r_V_21_reg_8386 <= grp_fu_7982_p2;
        r_V_24_reg_8381 <= lms_aux_reg_M_real_V_5;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
        add_ln737_12_reg_8497 <= grp_fu_8029_p3;
        lms_aux_reg_M_imag_V_3 <= r_V_14_reg_8163;
        r_V_18_reg_8484 <= lms_aux_reg_M_imag_V_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
        add_ln737_14_reg_8479 <= grp_fu_8022_p3;
        lms_aux_reg_M_real_V_9 <= lms_aux_reg_M_real_V_8;
        r_V_36_reg_8468 <= lms_aux_reg_M_real_V_8;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
        add_ln737_15_reg_8413 <= grp_fu_7994_p3;
        r_V_35_reg_8408 <= grp_fu_7988_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
        add_ln737_17_reg_8513 <= add_ln737_17_fu_989_p2;
        lms_aux_reg_M_real_V_7 <= r_V_28_reg_8364;
        lms_aux_reg_M_real_V_8 <= lms_aux_reg_M_real_V_7;
        r_V_32_reg_8502 <= lms_aux_reg_M_real_V_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
        add_ln737_18_reg_8535 <= add_ln737_18_fu_1016_p2;
        add_ln737_1_reg_8530 <= grp_fu_8044_p3;
        lms_aux_reg_M_imag_V_4 <= r_V_18_reg_8484;
        lms_aux_reg_M_imag_V_5 <= lms_aux_reg_M_imag_V_4;
        r_V_22_reg_8518 <= lms_aux_reg_M_imag_V_4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
        add_ln737_2_reg_8430 <= grp_fu_8001_p3;
        lms_aux_reg_M_real_V_2 <= r_V_8_reg_8247;
        r_V_12_reg_8418 <= lms_aux_reg_M_real_V_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
        add_ln737_4_reg_8545 <= add_ln737_4_fu_1021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
        add_ln737_5_reg_8540 <= grp_fu_8051_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
        add_ln737_6_reg_8447 <= grp_fu_8008_p3;
        lms_aux_reg_M_imag_V_0 <= aux_tmp_data_M_imag_V_reg_8091;
        lms_aux_reg_M_imag_V_1 <= lms_aux_reg_M_imag_V_0;
        r_V_6_reg_8435 <= lms_aux_reg_M_imag_V_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state21))) begin
        add_ln737_8_reg_8550 <= add_ln737_8_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state22))) begin
        add_ln737_reg_8555 <= add_ln737_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_tmp_data_M_imag_V_reg_8091 <= {{aux_in_TDATA_int_regslice[31:16]}};
        aux_tmp_data_M_real_V_reg_8085 <= aux_tmp_data_M_real_V_fu_311_p1;
        lms_aux_reg_M_real_V_0 <= aux_tmp_data_M_real_V_fu_311_p1;
        lms_weights_imag_V_10 <= select_ln340_46_fu_541_p3;
        lms_weights_real_V_10 <= select_ln340_45_fu_465_p3;
        p_0_reg_8074 <= main_in_TDATA_int_regslice;
        p_s_reg_8080 <= main_in_TLAST_int_regslice;
        r_V_4_reg_8131 <= lms_aux_reg_M_real_V_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state27))) begin
        aux_tmp_data_M_imag_V_reg_8091_pp0_iter0_reg <= aux_tmp_data_M_imag_V_reg_8091;
        aux_tmp_data_M_real_V_reg_8085_pp0_iter0_reg <= aux_tmp_data_M_real_V_reg_8085;
        icmp_ln1551_reg_8561_pp0_iter0_reg <= icmp_ln1551_reg_8561;
        mu_read_reg_8570 <= mu;
        p_0_reg_8074_pp0_iter0_reg <= p_0_reg_8074;
        p_s_reg_8080_pp0_iter0_reg <= p_s_reg_8080;
        r_V_10_reg_8312_pp0_iter0_reg <= r_V_10_reg_8312;
        r_V_12_reg_8418_pp0_iter0_reg <= r_V_12_reg_8418;
        r_V_14_reg_8163_pp0_iter0_reg <= r_V_14_reg_8163;
        r_V_16_reg_8452_pp0_iter0_reg <= r_V_16_reg_8452;
        r_V_18_reg_8484_pp0_iter0_reg <= r_V_18_reg_8484;
        r_V_20_reg_8306_pp0_iter0_reg <= r_V_20_reg_8306;
        r_V_22_reg_8518_pp0_iter0_reg <= r_V_22_reg_8518;
        r_V_24_reg_8381_pp0_iter0_reg <= r_V_24_reg_8381;
        r_V_26_reg_8270_pp0_iter0_reg <= r_V_26_reg_8270;
        r_V_28_reg_8364_pp0_iter0_reg <= r_V_28_reg_8364;
        r_V_30_reg_8288_pp0_iter0_reg <= r_V_30_reg_8288;
        r_V_32_reg_8502_pp0_iter0_reg <= r_V_32_reg_8502;
        r_V_34_reg_8341_pp0_iter0_reg <= r_V_34_reg_8341;
        r_V_36_reg_8468_pp0_iter0_reg <= r_V_36_reg_8468;
        r_V_38_reg_8335_pp0_iter0_reg <= r_V_38_reg_8335;
        r_V_4_reg_8131_pp0_iter0_reg <= r_V_4_reg_8131;
        r_V_6_reg_8435_pp0_iter0_reg <= r_V_6_reg_8435;
        r_V_8_reg_8247_pp0_iter0_reg <= r_V_8_reg_8247;
        select_ln384_1_reg_8264_pp0_iter0_reg <= select_ln384_1_reg_8264;
        select_ln384_3_reg_8241_pp0_iter0_reg <= select_ln384_3_reg_8241;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state54))) begin
        aux_tmp_data_M_imag_V_reg_8091_pp0_iter1_reg <= aux_tmp_data_M_imag_V_reg_8091_pp0_iter0_reg;
        aux_tmp_data_M_real_V_reg_8085_pp0_iter1_reg <= aux_tmp_data_M_real_V_reg_8085_pp0_iter0_reg;
        icmp_ln1551_reg_8561_pp0_iter1_reg <= icmp_ln1551_reg_8561_pp0_iter0_reg;
        mu_read_reg_8570_pp0_iter1_reg <= mu_read_reg_8570;
        p_0_reg_8074_pp0_iter1_reg <= p_0_reg_8074_pp0_iter0_reg;
        p_s_reg_8080_pp0_iter1_reg <= p_s_reg_8080_pp0_iter0_reg;
        r_V_10_reg_8312_pp0_iter1_reg <= r_V_10_reg_8312_pp0_iter0_reg;
        r_V_12_reg_8418_pp0_iter1_reg <= r_V_12_reg_8418_pp0_iter0_reg;
        r_V_14_reg_8163_pp0_iter1_reg <= r_V_14_reg_8163_pp0_iter0_reg;
        r_V_16_reg_8452_pp0_iter1_reg <= r_V_16_reg_8452_pp0_iter0_reg;
        r_V_18_reg_8484_pp0_iter1_reg <= r_V_18_reg_8484_pp0_iter0_reg;
        r_V_20_reg_8306_pp0_iter1_reg <= r_V_20_reg_8306_pp0_iter0_reg;
        r_V_22_reg_8518_pp0_iter1_reg <= r_V_22_reg_8518_pp0_iter0_reg;
        r_V_24_reg_8381_pp0_iter1_reg <= r_V_24_reg_8381_pp0_iter0_reg;
        r_V_26_reg_8270_pp0_iter1_reg <= r_V_26_reg_8270_pp0_iter0_reg;
        r_V_28_reg_8364_pp0_iter1_reg <= r_V_28_reg_8364_pp0_iter0_reg;
        r_V_30_reg_8288_pp0_iter1_reg <= r_V_30_reg_8288_pp0_iter0_reg;
        r_V_32_reg_8502_pp0_iter1_reg <= r_V_32_reg_8502_pp0_iter0_reg;
        r_V_34_reg_8341_pp0_iter1_reg <= r_V_34_reg_8341_pp0_iter0_reg;
        r_V_36_reg_8468_pp0_iter1_reg <= r_V_36_reg_8468_pp0_iter0_reg;
        r_V_38_reg_8335_pp0_iter1_reg <= r_V_38_reg_8335_pp0_iter0_reg;
        r_V_4_reg_8131_pp0_iter1_reg <= r_V_4_reg_8131_pp0_iter0_reg;
        r_V_6_reg_8435_pp0_iter1_reg <= r_V_6_reg_8435_pp0_iter0_reg;
        r_V_8_reg_8247_pp0_iter1_reg <= r_V_8_reg_8247_pp0_iter0_reg;
        select_ln384_1_reg_8264_pp0_iter1_reg <= select_ln384_1_reg_8264_pp0_iter0_reg;
        select_ln384_3_reg_8241_pp0_iter1_reg <= select_ln384_3_reg_8241_pp0_iter0_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state91)) begin
        error_imag_V_reg_10090 <= error_imag_V_fu_4113_p3;
        error_real_V_reg_10064 <= error_real_V_fu_4029_p3;
        p_Result_5_reg_10079 <= ret_V_1_fu_4061_p2[32'd64];
        p_Result_s_reg_10053 <= ret_V_fu_3977_p2[32'd64];
        r_1_reg_10105 <= r_1_fu_4135_p2;
        r_reg_10100 <= r_fu_4125_p2;
        ret_V_1_reg_10069 <= ret_V_1_fu_4061_p2;
        ret_V_reg_10043 <= ret_V_fu_3977_p2;
        xor_ln794_1_reg_10085 <= xor_ln794_1_fu_4087_p2;
        xor_ln794_reg_10059 <= xor_ln794_fu_4003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
        icmp_ln1551_reg_8561 <= icmp_ln1551_fu_1045_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state81))) begin
        icmp_ln1551_reg_8561_pp0_iter2_reg <= icmp_ln1551_reg_8561_pp0_iter1_reg;
        lms_weights_imag_V_0_load_reg_9018_pp0_iter2_reg <= lms_weights_imag_V_0_load_reg_9018;
        lms_weights_imag_V_1_load_reg_8972_pp0_iter2_reg <= lms_weights_imag_V_1_load_reg_8972;
        lms_weights_imag_V_2_load_reg_8926_pp0_iter2_reg <= lms_weights_imag_V_2_load_reg_8926;
        lms_weights_imag_V_3_load_reg_8880_pp0_iter2_reg <= lms_weights_imag_V_3_load_reg_8880;
        lms_weights_imag_V_4_load_reg_8834_pp0_iter2_reg <= lms_weights_imag_V_4_load_reg_8834;
        lms_weights_imag_V_5_load_reg_8788_pp0_iter2_reg <= lms_weights_imag_V_5_load_reg_8788;
        lms_weights_imag_V_6_load_reg_8742_pp0_iter2_reg <= lms_weights_imag_V_6_load_reg_8742;
        lms_weights_imag_V_7_load_reg_8696_pp0_iter2_reg <= lms_weights_imag_V_7_load_reg_8696;
        lms_weights_imag_V_8_load_reg_8650_pp0_iter2_reg <= lms_weights_imag_V_8_load_reg_8650;
        lms_weights_imag_V_9_load_reg_8583_pp0_iter2_reg <= lms_weights_imag_V_9_load_reg_8583;
        lms_weights_real_V_0_load_reg_9007_pp0_iter2_reg <= lms_weights_real_V_0_load_reg_9007;
        lms_weights_real_V_1_load_reg_8961_pp0_iter2_reg <= lms_weights_real_V_1_load_reg_8961;
        lms_weights_real_V_2_load_reg_8915_pp0_iter2_reg <= lms_weights_real_V_2_load_reg_8915;
        lms_weights_real_V_3_load_reg_8869_pp0_iter2_reg <= lms_weights_real_V_3_load_reg_8869;
        lms_weights_real_V_4_load_reg_8823_pp0_iter2_reg <= lms_weights_real_V_4_load_reg_8823;
        lms_weights_real_V_5_load_reg_8777_pp0_iter2_reg <= lms_weights_real_V_5_load_reg_8777;
        lms_weights_real_V_6_load_reg_8731_pp0_iter2_reg <= lms_weights_real_V_6_load_reg_8731;
        lms_weights_real_V_7_load_reg_8685_pp0_iter2_reg <= lms_weights_real_V_7_load_reg_8685;
        lms_weights_real_V_8_load_reg_8639_pp0_iter2_reg <= lms_weights_real_V_8_load_reg_8639;
        lms_weights_real_V_9_load_reg_8603_pp0_iter2_reg <= lms_weights_real_V_9_load_reg_8603;
        mu_read_reg_8570_pp0_iter2_reg <= mu_read_reg_8570_pp0_iter1_reg;
        p_0_reg_8074_pp0_iter2_reg <= p_0_reg_8074_pp0_iter1_reg;
        p_s_reg_8080_pp0_iter2_reg <= p_s_reg_8080_pp0_iter1_reg;
        select_ln384_17_reg_9697 <= select_ln384_17_fu_2641_p3;
        select_ln384_19_reg_9703 <= select_ln384_19_fu_2704_p3;
        sext_ln1169_10_reg_8999_pp0_iter2_reg <= sext_ln1169_10_reg_8999;
        sext_ln1169_1_reg_8575_pp0_iter2_reg <= sext_ln1169_1_reg_8575;
        sext_ln1169_2_reg_8631_pp0_iter2_reg <= sext_ln1169_2_reg_8631;
        sext_ln1169_3_reg_8677_pp0_iter2_reg <= sext_ln1169_3_reg_8677;
        sext_ln1169_4_reg_8723_pp0_iter2_reg <= sext_ln1169_4_reg_8723;
        sext_ln1169_5_reg_8769_pp0_iter2_reg <= sext_ln1169_5_reg_8769;
        sext_ln1169_6_reg_8815_pp0_iter2_reg <= sext_ln1169_6_reg_8815;
        sext_ln1169_7_reg_8861_pp0_iter2_reg <= sext_ln1169_7_reg_8861;
        sext_ln1169_8_reg_8907_pp0_iter2_reg <= sext_ln1169_8_reg_8907;
        sext_ln1169_9_reg_8953_pp0_iter2_reg <= sext_ln1169_9_reg_8953;
        sext_ln1171_13_reg_8614_pp0_iter2_reg <= sext_ln1171_13_reg_8614;
        sext_ln1171_17_reg_8665_pp0_iter2_reg <= sext_ln1171_17_reg_8665;
        sext_ln1171_21_reg_8711_pp0_iter2_reg <= sext_ln1171_21_reg_8711;
        sext_ln1171_24_reg_8757_pp0_iter2_reg <= sext_ln1171_24_reg_8757;
        sext_ln1171_27_reg_8803_pp0_iter2_reg <= sext_ln1171_27_reg_8803;
        sext_ln1171_30_reg_8849_pp0_iter2_reg <= sext_ln1171_30_reg_8849;
        sext_ln1171_33_reg_8895_pp0_iter2_reg <= sext_ln1171_33_reg_8895;
        sext_ln1171_36_reg_8941_pp0_iter2_reg <= sext_ln1171_36_reg_8941;
        sext_ln1171_39_reg_8987_pp0_iter2_reg <= sext_ln1171_39_reg_8987;
        sext_ln1171_42_reg_9033_pp0_iter2_reg <= sext_ln1171_42_reg_9033;
        sub_ln1245_10_reg_9385_pp0_iter2_reg <= sub_ln1245_10_reg_9385;
        sub_ln1245_5_reg_9310_pp0_iter2_reg <= sub_ln1245_5_reg_9310;
        sub_ln1245_6_reg_9325_pp0_iter2_reg <= sub_ln1245_6_reg_9325;
        sub_ln1245_7_reg_9340_pp0_iter2_reg <= sub_ln1245_7_reg_9340;
        sub_ln1245_8_reg_9355_pp0_iter2_reg <= sub_ln1245_8_reg_9355;
        sub_ln1245_9_reg_9370_pp0_iter2_reg <= sub_ln1245_9_reg_9370;
        sub_ln1246_10_reg_9529_pp0_iter2_reg <= sub_ln1246_10_reg_9529;
        sub_ln1246_5_reg_9479_pp0_iter2_reg <= sub_ln1246_5_reg_9479;
        sub_ln1246_6_reg_9489_pp0_iter2_reg <= sub_ln1246_6_reg_9489;
        sub_ln1246_7_reg_9499_pp0_iter2_reg <= sub_ln1246_7_reg_9499;
        sub_ln1246_8_reg_9509_pp0_iter2_reg <= sub_ln1246_8_reg_9509;
        sub_ln1246_9_reg_9519_pp0_iter2_reg <= sub_ln1246_9_reg_9519;
        trunc_ln1245_10_reg_9484_pp0_iter2_reg <= trunc_ln1245_10_reg_9484;
        trunc_ln1245_11_reg_9315_pp0_iter2_reg <= trunc_ln1245_11_reg_9315;
        trunc_ln1245_12_reg_9494_pp0_iter2_reg <= trunc_ln1245_12_reg_9494;
        trunc_ln1245_13_reg_9330_pp0_iter2_reg <= trunc_ln1245_13_reg_9330;
        trunc_ln1245_14_reg_9504_pp0_iter2_reg <= trunc_ln1245_14_reg_9504;
        trunc_ln1245_15_reg_9345_pp0_iter2_reg <= trunc_ln1245_15_reg_9345;
        trunc_ln1245_16_reg_9514_pp0_iter2_reg <= trunc_ln1245_16_reg_9514;
        trunc_ln1245_17_reg_9360_pp0_iter2_reg <= trunc_ln1245_17_reg_9360;
        trunc_ln1245_18_reg_9524_pp0_iter2_reg <= trunc_ln1245_18_reg_9524;
        trunc_ln1245_19_reg_9375_pp0_iter2_reg <= trunc_ln1245_19_reg_9375;
        trunc_ln1245_20_reg_9534_pp0_iter2_reg <= trunc_ln1245_20_reg_9534;
        trunc_ln1245_21_reg_9390_pp0_iter2_reg <= trunc_ln1245_21_reg_9390;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        icmp_ln777_1_reg_8198 <= icmp_ln777_1_fu_598_p2;
        icmp_ln795_1_reg_8203 <= icmp_ln795_1_fu_604_p2;
        sub_ln1171_reg_8176 <= sub_ln1171_fu_563_p2;
        sub_ln1245_reg_8181 <= sub_ln1245_fu_568_p2;
        tmp_23_reg_8186 <= sub_ln1245_fu_568_p2[32'd79];
        tmp_45_reg_8192 <= sub_ln1245_fu_568_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state98)) begin
        icmp_ln777_22_reg_10825 <= icmp_ln777_22_fu_5495_p2;
        icmp_ln777_23_reg_10853 <= icmp_ln777_23_fu_5543_p2;
        icmp_ln777_24_reg_10881 <= icmp_ln777_24_fu_5591_p2;
        icmp_ln777_25_reg_10909 <= icmp_ln777_25_fu_5639_p2;
        icmp_ln777_26_reg_10937 <= icmp_ln777_26_fu_5687_p2;
        icmp_ln777_27_reg_10965 <= icmp_ln777_27_fu_5735_p2;
        icmp_ln777_28_reg_10993 <= icmp_ln777_28_fu_5783_p2;
        icmp_ln777_29_reg_11021 <= icmp_ln777_29_fu_5831_p2;
        icmp_ln777_30_reg_11049 <= icmp_ln777_30_fu_5879_p2;
        icmp_ln777_31_reg_11077 <= icmp_ln777_31_fu_5927_p2;
        icmp_ln777_32_reg_11105 <= icmp_ln777_32_fu_5975_p2;
        icmp_ln777_33_reg_11133 <= icmp_ln777_33_fu_6023_p2;
        icmp_ln777_34_reg_11161 <= icmp_ln777_34_fu_6071_p2;
        icmp_ln777_35_reg_11189 <= icmp_ln777_35_fu_6119_p2;
        icmp_ln777_36_reg_11217 <= icmp_ln777_36_fu_6167_p2;
        icmp_ln777_37_reg_11245 <= icmp_ln777_37_fu_6215_p2;
        icmp_ln777_38_reg_11273 <= icmp_ln777_38_fu_6263_p2;
        icmp_ln777_39_reg_11301 <= icmp_ln777_39_fu_6311_p2;
        icmp_ln777_40_reg_11329 <= icmp_ln777_40_fu_6359_p2;
        icmp_ln777_41_reg_11357 <= icmp_ln777_41_fu_6407_p2;
        icmp_ln795_22_reg_10830 <= icmp_ln795_22_fu_5501_p2;
        icmp_ln795_23_reg_10858 <= icmp_ln795_23_fu_5549_p2;
        icmp_ln795_24_reg_10886 <= icmp_ln795_24_fu_5597_p2;
        icmp_ln795_25_reg_10914 <= icmp_ln795_25_fu_5645_p2;
        icmp_ln795_26_reg_10942 <= icmp_ln795_26_fu_5693_p2;
        icmp_ln795_27_reg_10970 <= icmp_ln795_27_fu_5741_p2;
        icmp_ln795_28_reg_10998 <= icmp_ln795_28_fu_5789_p2;
        icmp_ln795_29_reg_11026 <= icmp_ln795_29_fu_5837_p2;
        icmp_ln795_30_reg_11054 <= icmp_ln795_30_fu_5885_p2;
        icmp_ln795_31_reg_11082 <= icmp_ln795_31_fu_5933_p2;
        icmp_ln795_32_reg_11110 <= icmp_ln795_32_fu_5981_p2;
        icmp_ln795_33_reg_11138 <= icmp_ln795_33_fu_6029_p2;
        icmp_ln795_34_reg_11166 <= icmp_ln795_34_fu_6077_p2;
        icmp_ln795_35_reg_11194 <= icmp_ln795_35_fu_6125_p2;
        icmp_ln795_36_reg_11222 <= icmp_ln795_36_fu_6173_p2;
        icmp_ln795_37_reg_11250 <= icmp_ln795_37_fu_6221_p2;
        icmp_ln795_38_reg_11278 <= icmp_ln795_38_fu_6269_p2;
        icmp_ln795_39_reg_11306 <= icmp_ln795_39_fu_6317_p2;
        icmp_ln795_40_reg_11334 <= icmp_ln795_40_fu_6365_p2;
        icmp_ln795_41_reg_11362 <= icmp_ln795_41_fu_6413_p2;
        tmp_100_reg_10931 <= grp_fu_5214_p2[32'd127];
        tmp_101_reg_10947 <= grp_fu_5230_p2[32'd174];
        tmp_102_reg_10959 <= grp_fu_5230_p2[32'd127];
        tmp_103_reg_10975 <= grp_fu_5246_p2[32'd174];
        tmp_104_reg_10987 <= grp_fu_5246_p2[32'd127];
        tmp_105_reg_11003 <= grp_fu_5262_p2[32'd174];
        tmp_106_reg_11015 <= grp_fu_5262_p2[32'd127];
        tmp_107_reg_11031 <= grp_fu_5278_p2[32'd174];
        tmp_108_reg_11043 <= grp_fu_5278_p2[32'd127];
        tmp_109_reg_11059 <= grp_fu_5294_p2[32'd174];
        tmp_110_reg_11071 <= grp_fu_5294_p2[32'd127];
        tmp_111_reg_11087 <= grp_fu_5310_p2[32'd174];
        tmp_112_reg_11099 <= grp_fu_5310_p2[32'd127];
        tmp_113_reg_11115 <= grp_fu_5326_p2[32'd174];
        tmp_114_reg_11127 <= grp_fu_5326_p2[32'd127];
        tmp_115_reg_11143 <= grp_fu_5342_p2[32'd174];
        tmp_116_reg_11155 <= grp_fu_5342_p2[32'd127];
        tmp_117_reg_11171 <= grp_fu_5358_p2[32'd174];
        tmp_118_reg_11183 <= grp_fu_5358_p2[32'd127];
        tmp_119_reg_11199 <= grp_fu_5374_p2[32'd174];
        tmp_120_reg_11211 <= grp_fu_5374_p2[32'd127];
        tmp_121_reg_11227 <= grp_fu_5390_p2[32'd174];
        tmp_122_reg_11239 <= grp_fu_5390_p2[32'd127];
        tmp_123_reg_11255 <= grp_fu_5406_p2[32'd174];
        tmp_124_reg_11267 <= grp_fu_5406_p2[32'd127];
        tmp_125_reg_11283 <= grp_fu_5422_p2[32'd174];
        tmp_126_reg_11295 <= grp_fu_5422_p2[32'd127];
        tmp_127_reg_11311 <= grp_fu_5438_p2[32'd174];
        tmp_128_reg_11323 <= grp_fu_5438_p2[32'd127];
        tmp_129_reg_11339 <= grp_fu_5454_p2[32'd174];
        tmp_130_reg_11351 <= grp_fu_5454_p2[32'd127];
        tmp_91_reg_10807 <= grp_fu_5150_p2[32'd174];
        tmp_92_reg_10819 <= grp_fu_5150_p2[32'd127];
        tmp_93_reg_10835 <= grp_fu_5166_p2[32'd174];
        tmp_94_reg_10847 <= grp_fu_5166_p2[32'd127];
        tmp_95_reg_10863 <= grp_fu_5182_p2[32'd174];
        tmp_96_reg_10875 <= grp_fu_5182_p2[32'd127];
        tmp_97_reg_10891 <= grp_fu_5198_p2[32'd174];
        tmp_98_reg_10903 <= grp_fu_5198_p2[32'd127];
        tmp_99_reg_10919 <= grp_fu_5214_p2[32'd174];
        trunc_ln4_reg_10813 <= {{grp_fu_5150_p2[127:64]}};
        trunc_ln717_10_reg_11121 <= {{grp_fu_5326_p2[127:64]}};
        trunc_ln717_11_reg_11149 <= {{grp_fu_5342_p2[127:64]}};
        trunc_ln717_12_reg_11177 <= {{grp_fu_5358_p2[127:64]}};
        trunc_ln717_13_reg_11205 <= {{grp_fu_5374_p2[127:64]}};
        trunc_ln717_14_reg_11233 <= {{grp_fu_5390_p2[127:64]}};
        trunc_ln717_15_reg_11261 <= {{grp_fu_5406_p2[127:64]}};
        trunc_ln717_16_reg_11289 <= {{grp_fu_5422_p2[127:64]}};
        trunc_ln717_17_reg_11317 <= {{grp_fu_5438_p2[127:64]}};
        trunc_ln717_18_reg_11345 <= {{grp_fu_5454_p2[127:64]}};
        trunc_ln717_1_reg_10841 <= {{grp_fu_5166_p2[127:64]}};
        trunc_ln717_2_reg_10869 <= {{grp_fu_5182_p2[127:64]}};
        trunc_ln717_3_reg_10897 <= {{grp_fu_5198_p2[127:64]}};
        trunc_ln717_4_reg_10925 <= {{grp_fu_5214_p2[127:64]}};
        trunc_ln717_5_reg_10953 <= {{grp_fu_5230_p2[127:64]}};
        trunc_ln717_6_reg_10981 <= {{grp_fu_5246_p2[127:64]}};
        trunc_ln717_7_reg_11009 <= {{grp_fu_5262_p2[127:64]}};
        trunc_ln717_8_reg_11037 <= {{grp_fu_5278_p2[127:64]}};
        trunc_ln717_9_reg_11065 <= {{grp_fu_5294_p2[127:64]}};
        trunc_ln717_s_reg_11093 <= {{grp_fu_5310_p2[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        icmp_ln777_reg_8231 <= icmp_ln777_fu_651_p2;
        icmp_ln795_reg_8236 <= icmp_ln795_fu_657_p2;
        lms_aux_reg_M_real_V_1 <= r_V_4_reg_8131;
        r_V_5_reg_8253 <= grp_fu_7939_p2;
        r_V_8_reg_8247 <= lms_aux_reg_M_real_V_1;
        select_ln384_3_reg_8241 <= select_ln384_3_fu_710_p3;
        sub_ln1246_reg_8214 <= sub_ln1246_fu_619_p2;
        tmp_2_reg_8219 <= sub_ln1246_fu_619_p2[32'd80];
        tmp_3_reg_8225 <= sub_ln1246_fu_619_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        lms_aux_reg_M_imag_V_2 <= lms_aux_reg_M_imag_V_1;
        r_V_10_reg_8312 <= lms_aux_reg_M_imag_V_1;
        r_V_20_reg_8306 <= lms_aux_reg_M_real_V_4;
        r_V_9_reg_8318 <= grp_fu_7957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        lms_aux_reg_M_imag_V_6 <= r_V_26_reg_8270;
        r_V_1_reg_8295 <= grp_fu_7951_p2;
        r_V_30_reg_8288 <= lms_aux_reg_M_imag_V_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        lms_aux_reg_M_imag_V_7 <= r_V_30_reg_8288;
        lms_aux_reg_M_imag_V_8 <= lms_aux_reg_M_imag_V_7;
        lms_aux_reg_M_imag_V_9 <= lms_aux_reg_M_imag_V_8;
        r_V_27_reg_8347 <= grp_fu_7963_p2;
        r_V_34_reg_8341 <= lms_aux_reg_M_imag_V_7;
        r_V_38_reg_8335 <= lms_aux_reg_M_imag_V_8;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state99))) begin
        lms_weights_imag_V_0 <= select_ln340_26_fu_6557_p3;
        lms_weights_imag_V_1 <= select_ln340_28_fu_6709_p3;
        lms_weights_imag_V_2 <= select_ln340_30_fu_6861_p3;
        lms_weights_imag_V_3 <= select_ln340_32_fu_7013_p3;
        lms_weights_imag_V_4 <= select_ln340_34_fu_7165_p3;
        lms_weights_imag_V_5 <= select_ln340_36_fu_7317_p3;
        lms_weights_imag_V_6 <= select_ln340_38_fu_7469_p3;
        lms_weights_imag_V_7 <= select_ln340_40_fu_7621_p3;
        lms_weights_imag_V_8 <= select_ln340_42_fu_7773_p3;
        lms_weights_imag_V_9 <= select_ln340_44_fu_7925_p3;
        lms_weights_real_V_0 <= select_ln340_25_fu_6481_p3;
        lms_weights_real_V_1 <= select_ln340_27_fu_6633_p3;
        lms_weights_real_V_2 <= select_ln340_29_fu_6785_p3;
        lms_weights_real_V_3 <= select_ln340_31_fu_6937_p3;
        lms_weights_real_V_4 <= select_ln340_33_fu_7089_p3;
        lms_weights_real_V_5 <= select_ln340_35_fu_7241_p3;
        lms_weights_real_V_6 <= select_ln340_37_fu_7393_p3;
        lms_weights_real_V_7 <= select_ln340_39_fu_7545_p3;
        lms_weights_real_V_8 <= select_ln340_41_fu_7697_p3;
        lms_weights_real_V_9 <= select_ln340_43_fu_7849_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73))) begin
        lms_weights_imag_V_0_load_reg_9018 <= lms_weights_imag_V_0;
        lms_weights_imag_V_1_load_reg_8972 <= lms_weights_imag_V_1;
        lms_weights_imag_V_2_load_reg_8926 <= lms_weights_imag_V_2;
        lms_weights_imag_V_3_load_reg_8880 <= lms_weights_imag_V_3;
        lms_weights_imag_V_4_load_reg_8834 <= lms_weights_imag_V_4;
        lms_weights_imag_V_5_load_reg_8788 <= lms_weights_imag_V_5;
        lms_weights_imag_V_6_load_reg_8742 <= lms_weights_imag_V_6;
        lms_weights_imag_V_7_load_reg_8696 <= lms_weights_imag_V_7;
        lms_weights_imag_V_8_load_reg_8650 <= lms_weights_imag_V_8;
        lms_weights_real_V_0_load_reg_9007 <= lms_weights_real_V_0;
        lms_weights_real_V_1_load_reg_8961 <= lms_weights_real_V_1;
        lms_weights_real_V_2_load_reg_8915 <= lms_weights_real_V_2;
        lms_weights_real_V_3_load_reg_8869 <= lms_weights_real_V_3;
        lms_weights_real_V_4_load_reg_8823 <= lms_weights_real_V_4;
        lms_weights_real_V_5_load_reg_8777 <= lms_weights_real_V_5;
        lms_weights_real_V_6_load_reg_8731 <= lms_weights_real_V_6;
        lms_weights_real_V_7_load_reg_8685 <= lms_weights_real_V_7;
        lms_weights_real_V_8_load_reg_8639 <= lms_weights_real_V_8;
        lms_weights_real_V_9_load_reg_8603 <= lms_weights_real_V_9;
        mul_ln1171_5_reg_8621 <= grp_fu_1078_p2;
        mul_ln1171_6_reg_8626 <= grp_fu_1084_p2;
        sext_ln1169_10_reg_8999 <= sext_ln1169_10_fu_1536_p1;
        sext_ln1169_2_reg_8631 <= sext_ln1169_2_fu_1112_p1;
        sext_ln1169_3_reg_8677 <= sext_ln1169_3_fu_1165_p1;
        sext_ln1169_4_reg_8723 <= sext_ln1169_4_fu_1218_p1;
        sext_ln1169_5_reg_8769 <= sext_ln1169_5_fu_1271_p1;
        sext_ln1169_6_reg_8815 <= sext_ln1169_6_fu_1324_p1;
        sext_ln1169_7_reg_8861 <= sext_ln1169_7_fu_1377_p1;
        sext_ln1169_8_reg_8907 <= sext_ln1169_8_fu_1430_p1;
        sext_ln1169_9_reg_8953 <= sext_ln1169_9_fu_1483_p1;
        sext_ln1171_13_reg_8614 <= sext_ln1171_13_fu_1103_p1;
        sext_ln1171_17_reg_8665 <= sext_ln1171_17_fu_1141_p1;
        sext_ln1171_21_reg_8711 <= sext_ln1171_21_fu_1194_p1;
        sext_ln1171_24_reg_8757 <= sext_ln1171_24_fu_1247_p1;
        sext_ln1171_27_reg_8803 <= sext_ln1171_27_fu_1300_p1;
        sext_ln1171_30_reg_8849 <= sext_ln1171_30_fu_1353_p1;
        sext_ln1171_33_reg_8895 <= sext_ln1171_33_fu_1406_p1;
        sext_ln1171_36_reg_8941 <= sext_ln1171_36_fu_1459_p1;
        sext_ln1171_39_reg_8987 <= sext_ln1171_39_fu_1512_p1;
        sext_ln1171_42_reg_9033 <= sext_ln1171_42_fu_1565_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state72))) begin
        lms_weights_imag_V_9_load_reg_8583 <= ap_sig_allocacmp_lms_weights_imag_V_9_load;
        sext_ln1169_1_reg_8575 <= sext_ln1169_1_fu_1060_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93))) begin
        mul_ln1171_100_reg_10298 <= grp_fu_4291_p2;
        mul_ln1171_101_reg_10303 <= grp_fu_4296_p2;
        mul_ln1171_103_reg_10308 <= grp_fu_4301_p2;
        mul_ln1171_104_reg_10313 <= grp_fu_4306_p2;
        mul_ln1171_106_reg_10318 <= grp_fu_4311_p2;
        mul_ln1171_107_reg_10323 <= grp_fu_4316_p2;
        mul_ln1171_109_reg_10328 <= grp_fu_4321_p2;
        mul_ln1171_110_reg_10333 <= grp_fu_4326_p2;
        mul_ln1171_112_reg_10338 <= grp_fu_4331_p2;
        mul_ln1171_113_reg_10343 <= grp_fu_4336_p2;
        mul_ln1171_115_reg_10348 <= grp_fu_4341_p2;
        mul_ln1171_116_reg_10353 <= grp_fu_4346_p2;
        mul_ln1171_118_reg_10358 <= grp_fu_4351_p2;
        mul_ln1171_119_reg_10363 <= grp_fu_4356_p2;
        mul_ln1171_121_reg_10368 <= grp_fu_4361_p2;
        mul_ln1171_122_reg_10373 <= grp_fu_4366_p2;
        mul_ln1171_64_reg_10178 <= grp_fu_4171_p2;
        mul_ln1171_65_reg_10183 <= grp_fu_4176_p2;
        mul_ln1171_67_reg_10188 <= grp_fu_4181_p2;
        mul_ln1171_68_reg_10193 <= grp_fu_4186_p2;
        mul_ln1171_70_reg_10198 <= grp_fu_4191_p2;
        mul_ln1171_71_reg_10203 <= grp_fu_4196_p2;
        mul_ln1171_73_reg_10208 <= grp_fu_4201_p2;
        mul_ln1171_74_reg_10213 <= grp_fu_4206_p2;
        mul_ln1171_76_reg_10218 <= grp_fu_4211_p2;
        mul_ln1171_77_reg_10223 <= grp_fu_4216_p2;
        mul_ln1171_79_reg_10228 <= grp_fu_4221_p2;
        mul_ln1171_80_reg_10233 <= grp_fu_4226_p2;
        mul_ln1171_82_reg_10238 <= grp_fu_4231_p2;
        mul_ln1171_83_reg_10243 <= grp_fu_4236_p2;
        mul_ln1171_85_reg_10248 <= grp_fu_4241_p2;
        mul_ln1171_86_reg_10253 <= grp_fu_4246_p2;
        mul_ln1171_88_reg_10258 <= grp_fu_4251_p2;
        mul_ln1171_89_reg_10263 <= grp_fu_4256_p2;
        mul_ln1171_91_reg_10268 <= grp_fu_4261_p2;
        mul_ln1171_92_reg_10273 <= grp_fu_4266_p2;
        mul_ln1171_94_reg_10278 <= grp_fu_4271_p2;
        mul_ln1171_95_reg_10283 <= grp_fu_4276_p2;
        mul_ln1171_97_reg_10288 <= grp_fu_4281_p2;
        mul_ln1171_98_reg_10293 <= grp_fu_4286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state96)) begin
        mul_ln1171_102_reg_10667 <= grp_fu_5070_p2;
        mul_ln1171_105_reg_10672 <= grp_fu_5079_p2;
        mul_ln1171_108_reg_10677 <= grp_fu_5088_p2;
        mul_ln1171_111_reg_10682 <= grp_fu_5097_p2;
        mul_ln1171_114_reg_10687 <= grp_fu_5106_p2;
        mul_ln1171_117_reg_10692 <= grp_fu_5115_p2;
        mul_ln1171_120_reg_10697 <= grp_fu_5124_p2;
        mul_ln1171_123_reg_10702 <= grp_fu_5133_p2;
        mul_ln1171_66_reg_10607 <= grp_fu_4962_p2;
        mul_ln1171_69_reg_10612 <= grp_fu_4971_p2;
        mul_ln1171_72_reg_10617 <= grp_fu_4980_p2;
        mul_ln1171_75_reg_10622 <= grp_fu_4989_p2;
        mul_ln1171_78_reg_10627 <= grp_fu_4998_p2;
        mul_ln1171_81_reg_10632 <= grp_fu_5007_p2;
        mul_ln1171_84_reg_10637 <= grp_fu_5016_p2;
        mul_ln1171_87_reg_10642 <= grp_fu_5025_p2;
        mul_ln1171_90_reg_10647 <= grp_fu_5034_p2;
        mul_ln1171_93_reg_10652 <= grp_fu_5043_p2;
        mul_ln1171_96_reg_10657 <= grp_fu_5052_p2;
        mul_ln1171_99_reg_10662 <= grp_fu_5061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74))) begin
        mul_ln1171_10_reg_9070 <= grp_fu_1153_p2;
        mul_ln1171_11_reg_9075 <= grp_fu_1159_p2;
        mul_ln1171_12_reg_9080 <= grp_fu_1176_p2;
        mul_ln1171_13_reg_9085 <= grp_fu_1200_p2;
        mul_ln1171_14_reg_9090 <= grp_fu_1206_p2;
        mul_ln1171_15_reg_9095 <= grp_fu_1212_p2;
        mul_ln1171_16_reg_9100 <= grp_fu_1229_p2;
        mul_ln1171_17_reg_9105 <= grp_fu_1253_p2;
        mul_ln1171_18_reg_9110 <= grp_fu_1259_p2;
        mul_ln1171_19_reg_9115 <= grp_fu_1265_p2;
        mul_ln1171_20_reg_9120 <= grp_fu_1282_p2;
        mul_ln1171_21_reg_9125 <= grp_fu_1306_p2;
        mul_ln1171_22_reg_9130 <= grp_fu_1312_p2;
        mul_ln1171_23_reg_9135 <= grp_fu_1318_p2;
        mul_ln1171_24_reg_9140 <= grp_fu_1335_p2;
        mul_ln1171_25_reg_9145 <= grp_fu_1359_p2;
        mul_ln1171_26_reg_9150 <= grp_fu_1365_p2;
        mul_ln1171_27_reg_9155 <= grp_fu_1371_p2;
        mul_ln1171_28_reg_9160 <= grp_fu_1388_p2;
        mul_ln1171_29_reg_9165 <= grp_fu_1412_p2;
        mul_ln1171_30_reg_9170 <= grp_fu_1418_p2;
        mul_ln1171_31_reg_9175 <= grp_fu_1424_p2;
        mul_ln1171_32_reg_9180 <= grp_fu_1441_p2;
        mul_ln1171_33_reg_9185 <= grp_fu_1465_p2;
        mul_ln1171_34_reg_9190 <= grp_fu_1471_p2;
        mul_ln1171_35_reg_9195 <= grp_fu_1477_p2;
        mul_ln1171_36_reg_9200 <= grp_fu_1494_p2;
        mul_ln1171_37_reg_9205 <= grp_fu_1518_p2;
        mul_ln1171_38_reg_9210 <= grp_fu_1524_p2;
        mul_ln1171_39_reg_9215 <= grp_fu_1530_p2;
        mul_ln1171_40_reg_9220 <= grp_fu_1547_p2;
        mul_ln1171_41_reg_9225 <= grp_fu_1571_p2;
        mul_ln1171_42_reg_9230 <= grp_fu_1577_p2;
        mul_ln1171_43_reg_9235 <= grp_fu_1583_p2;
        mul_ln1171_4_reg_9045 <= grp_fu_1098_p2;
        mul_ln1171_7_reg_9055 <= grp_fu_1106_p2;
        mul_ln1171_8_reg_9060 <= grp_fu_1123_p2;
        mul_ln1171_9_reg_9065 <= grp_fu_1147_p2;
        sub_ln1171_1_reg_9050 <= sub_ln1171_1_fu_1589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        mul_ln1171_1_reg_8148 <= grp_fu_371_p2;
        mul_ln1171_2_reg_8153 <= grp_fu_377_p2;
        mul_ln1171_3_reg_8158 <= grp_fu_383_p2;
        mul_ln1171_reg_8143 <= grp_fu_345_p2;
        r_V_14_reg_8163 <= lms_aux_reg_M_imag_V_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        r_V_15_reg_8277 <= grp_fu_7945_p2;
        r_V_26_reg_8270 <= lms_aux_reg_M_imag_V_5;
        select_ln384_1_reg_8264 <= select_ln384_1_fu_778_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
        r_V_28_reg_8364 <= lms_aux_reg_M_real_V_6;
        r_V_31_reg_8376 <= grp_fu_7969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state90)) begin
        rhs_1_reg_10038 <= rhs_1_fu_3952_p3;
        rhs_reg_10033 <= rhs_fu_3889_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92))) begin
        select_ln340_reg_10110 <= select_ln340_fu_4157_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state78))) begin
        select_ln384_11_reg_9591 <= select_ln384_11_fu_2288_p3;
        select_ln384_9_reg_9585 <= select_ln384_9_fu_2225_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state84)) begin
        select_ln384_25_reg_9809 <= select_ln384_25_fu_3057_p3;
        select_ln384_27_reg_9815 <= select_ln384_27_fu_3120_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_iter3_fsm_state87)) begin
        select_ln384_33_reg_9921 <= select_ln384_33_fu_3473_p3;
        select_ln384_35_reg_9927 <= select_ln384_35_fu_3536_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state75))) begin
        sub_ln1171_10_reg_9380 <= sub_ln1171_10_fu_1722_p2;
        sub_ln1171_2_reg_9260 <= sub_ln1171_2_fu_1618_p2;
        sub_ln1171_3_reg_9275 <= sub_ln1171_3_fu_1631_p2;
        sub_ln1171_4_reg_9290 <= sub_ln1171_4_fu_1644_p2;
        sub_ln1171_5_reg_9305 <= sub_ln1171_5_fu_1657_p2;
        sub_ln1171_6_reg_9320 <= sub_ln1171_6_fu_1670_p2;
        sub_ln1171_7_reg_9335 <= sub_ln1171_7_fu_1683_p2;
        sub_ln1171_8_reg_9350 <= sub_ln1171_8_fu_1696_p2;
        sub_ln1171_9_reg_9365 <= sub_ln1171_9_fu_1709_p2;
        sub_ln1245_10_reg_9385 <= sub_ln1245_10_fu_1727_p2;
        sub_ln1245_1_reg_9250 <= sub_ln1245_1_fu_1610_p2;
        sub_ln1245_2_reg_9265 <= sub_ln1245_2_fu_1623_p2;
        sub_ln1245_3_reg_9280 <= sub_ln1245_3_fu_1636_p2;
        sub_ln1245_4_reg_9295 <= sub_ln1245_4_fu_1649_p2;
        sub_ln1245_5_reg_9310 <= sub_ln1245_5_fu_1662_p2;
        sub_ln1245_6_reg_9325 <= sub_ln1245_6_fu_1675_p2;
        sub_ln1245_7_reg_9340 <= sub_ln1245_7_fu_1688_p2;
        sub_ln1245_8_reg_9355 <= sub_ln1245_8_fu_1701_p2;
        sub_ln1245_9_reg_9370 <= sub_ln1245_9_fu_1714_p2;
        sub_ln1246_1_reg_9240 <= sub_ln1246_1_fu_1600_p2;
        trunc_ln1245_11_reg_9315 <= trunc_ln1245_11_fu_1666_p1;
        trunc_ln1245_13_reg_9330 <= trunc_ln1245_13_fu_1679_p1;
        trunc_ln1245_15_reg_9345 <= trunc_ln1245_15_fu_1692_p1;
        trunc_ln1245_17_reg_9360 <= trunc_ln1245_17_fu_1705_p1;
        trunc_ln1245_19_reg_9375 <= trunc_ln1245_19_fu_1718_p1;
        trunc_ln1245_21_reg_9390 <= trunc_ln1245_21_fu_1731_p1;
        trunc_ln1245_2_reg_9245 <= trunc_ln1245_2_fu_1606_p1;
        trunc_ln1245_3_reg_9255 <= trunc_ln1245_3_fu_1614_p1;
        trunc_ln1245_5_reg_9270 <= trunc_ln1245_5_fu_1627_p1;
        trunc_ln1245_7_reg_9285 <= trunc_ln1245_7_fu_1640_p1;
        trunc_ln1245_9_reg_9300 <= trunc_ln1245_9_fu_1653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter3_fsm_state91) & (icmp_ln1551_reg_8561_pp0_iter2_reg == 1'd0))) begin
        udiv_ln712_reg_10095 <= grp_fu_1054_p2;
    end
end

assign ap_ST_iter0_fsm_state10_blk = 1'b0;

assign ap_ST_iter0_fsm_state11_blk = 1'b0;

assign ap_ST_iter0_fsm_state12_blk = 1'b0;

assign ap_ST_iter0_fsm_state13_blk = 1'b0;

assign ap_ST_iter0_fsm_state14_blk = 1'b0;

assign ap_ST_iter0_fsm_state15_blk = 1'b0;

assign ap_ST_iter0_fsm_state16_blk = 1'b0;

assign ap_ST_iter0_fsm_state17_blk = 1'b0;

assign ap_ST_iter0_fsm_state18_blk = 1'b0;

assign ap_ST_iter0_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter0_fsm_state20_blk = 1'b0;

assign ap_ST_iter0_fsm_state21_blk = 1'b0;

assign ap_ST_iter0_fsm_state22_blk = 1'b0;

assign ap_ST_iter0_fsm_state23_blk = 1'b0;

assign ap_ST_iter0_fsm_state24_blk = 1'b0;

assign ap_ST_iter0_fsm_state25_blk = 1'b0;

assign ap_ST_iter0_fsm_state26_blk = 1'b0;

assign ap_ST_iter0_fsm_state27_blk = 1'b0;

assign ap_ST_iter0_fsm_state2_blk = 1'b0;

assign ap_ST_iter0_fsm_state3_blk = 1'b0;

assign ap_ST_iter0_fsm_state4_blk = 1'b0;

assign ap_ST_iter0_fsm_state5_blk = 1'b0;

assign ap_ST_iter0_fsm_state6_blk = 1'b0;

assign ap_ST_iter0_fsm_state7_blk = 1'b0;

assign ap_ST_iter0_fsm_state8_blk = 1'b0;

assign ap_ST_iter0_fsm_state9_blk = 1'b0;

assign ap_ST_iter1_fsm_state28_blk = 1'b0;

assign ap_ST_iter1_fsm_state29_blk = 1'b0;

assign ap_ST_iter1_fsm_state30_blk = 1'b0;

assign ap_ST_iter1_fsm_state31_blk = 1'b0;

assign ap_ST_iter1_fsm_state32_blk = 1'b0;

assign ap_ST_iter1_fsm_state33_blk = 1'b0;

assign ap_ST_iter1_fsm_state34_blk = 1'b0;

assign ap_ST_iter1_fsm_state35_blk = 1'b0;

assign ap_ST_iter1_fsm_state36_blk = 1'b0;

assign ap_ST_iter1_fsm_state37_blk = 1'b0;

assign ap_ST_iter1_fsm_state38_blk = 1'b0;

assign ap_ST_iter1_fsm_state39_blk = 1'b0;

assign ap_ST_iter1_fsm_state40_blk = 1'b0;

assign ap_ST_iter1_fsm_state41_blk = 1'b0;

assign ap_ST_iter1_fsm_state42_blk = 1'b0;

assign ap_ST_iter1_fsm_state43_blk = 1'b0;

assign ap_ST_iter1_fsm_state44_blk = 1'b0;

assign ap_ST_iter1_fsm_state45_blk = 1'b0;

assign ap_ST_iter1_fsm_state46_blk = 1'b0;

assign ap_ST_iter1_fsm_state47_blk = 1'b0;

assign ap_ST_iter1_fsm_state48_blk = 1'b0;

assign ap_ST_iter1_fsm_state49_blk = 1'b0;

assign ap_ST_iter1_fsm_state50_blk = 1'b0;

assign ap_ST_iter1_fsm_state51_blk = 1'b0;

assign ap_ST_iter1_fsm_state52_blk = 1'b0;

assign ap_ST_iter1_fsm_state53_blk = 1'b0;

assign ap_ST_iter1_fsm_state54_blk = 1'b0;

assign ap_ST_iter2_fsm_state55_blk = 1'b0;

assign ap_ST_iter2_fsm_state56_blk = 1'b0;

assign ap_ST_iter2_fsm_state57_blk = 1'b0;

assign ap_ST_iter2_fsm_state58_blk = 1'b0;

assign ap_ST_iter2_fsm_state59_blk = 1'b0;

assign ap_ST_iter2_fsm_state60_blk = 1'b0;

assign ap_ST_iter2_fsm_state61_blk = 1'b0;

assign ap_ST_iter2_fsm_state62_blk = 1'b0;

assign ap_ST_iter2_fsm_state63_blk = 1'b0;

assign ap_ST_iter2_fsm_state64_blk = 1'b0;

assign ap_ST_iter2_fsm_state65_blk = 1'b0;

assign ap_ST_iter2_fsm_state66_blk = 1'b0;

assign ap_ST_iter2_fsm_state67_blk = 1'b0;

assign ap_ST_iter2_fsm_state68_blk = 1'b0;

assign ap_ST_iter2_fsm_state69_blk = 1'b0;

assign ap_ST_iter2_fsm_state70_blk = 1'b0;

assign ap_ST_iter2_fsm_state71_blk = 1'b0;

assign ap_ST_iter2_fsm_state72_blk = 1'b0;

assign ap_ST_iter2_fsm_state73_blk = 1'b0;

assign ap_ST_iter2_fsm_state74_blk = 1'b0;

assign ap_ST_iter2_fsm_state75_blk = 1'b0;

assign ap_ST_iter2_fsm_state76_blk = 1'b0;

assign ap_ST_iter2_fsm_state77_blk = 1'b0;

assign ap_ST_iter2_fsm_state78_blk = 1'b0;

assign ap_ST_iter2_fsm_state79_blk = 1'b0;

assign ap_ST_iter2_fsm_state80_blk = 1'b0;

assign ap_ST_iter2_fsm_state81_blk = 1'b0;

assign ap_ST_iter3_fsm_state82_blk = 1'b0;

assign ap_ST_iter3_fsm_state83_blk = 1'b0;

assign ap_ST_iter3_fsm_state84_blk = 1'b0;

assign ap_ST_iter3_fsm_state85_blk = 1'b0;

assign ap_ST_iter3_fsm_state86_blk = 1'b0;

assign ap_ST_iter3_fsm_state87_blk = 1'b0;

assign ap_ST_iter3_fsm_state88_blk = 1'b0;

assign ap_ST_iter3_fsm_state89_blk = 1'b0;

assign ap_ST_iter3_fsm_state90_blk = 1'b0;

assign ap_ST_iter3_fsm_state91_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter3_fsm_state92_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state92_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_iter3_fsm_state93_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state93_blk = 1'b0;
    end
end

assign ap_ST_iter3_fsm_state94_blk = 1'b0;

assign ap_ST_iter3_fsm_state95_blk = 1'b0;

assign ap_ST_iter3_fsm_state96_blk = 1'b0;

assign ap_ST_iter3_fsm_state97_blk = 1'b0;

assign ap_ST_iter3_fsm_state98_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_iter3_fsm_state99_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state99_blk = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1551_reg_8561_pp0_iter2_reg == 1'd0)) begin
        ap_phi_mux_p_Val2_4_phi_fu_292_p4 = trunc_ln56_fu_4141_p1;
    end else begin
        ap_phi_mux_p_Val2_4_phi_fu_292_p4 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter3_fsm_state99)) begin
        ap_sig_allocacmp_lms_weights_imag_V_9_load = select_ln340_44_fu_7925_p3;
    end else begin
        ap_sig_allocacmp_lms_weights_imag_V_9_load = lms_weights_imag_V_9;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        aux_in_TDATA_blk_n = aux_in_TVALID_int_regslice;
    end else begin
        aux_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        aux_in_TREADY_int_regslice = 1'b1;
    end else begin
        aux_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state91) | (1'b1 == ap_CS_iter3_fsm_state90) | (1'b1 == ap_CS_iter3_fsm_state89) | (1'b1 == ap_CS_iter3_fsm_state88) | (1'b1 == ap_CS_iter3_fsm_state87) | (1'b1 == ap_CS_iter3_fsm_state86) | (1'b1 == ap_CS_iter3_fsm_state85) | (1'b1 == ap_CS_iter3_fsm_state84) | (1'b1 == ap_CS_iter3_fsm_state83) | (1'b1 == ap_CS_iter3_fsm_state82) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state23)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state27)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state26)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state25)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state24)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state81)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state80)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state79)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state78)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state77)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state76)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state75)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state72)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state71)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state70)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state69)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state68)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state67)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state66)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state65)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state64)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state63)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state62)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state61)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state60)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state59)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state58)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state57)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state56)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state55)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state54)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state53)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state52)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state51)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state50)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state49)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state48)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state47)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state46)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state45)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state44)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state43)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state42)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state41)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state40)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state39)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state38)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state37)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state36)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state35)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state34)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state33)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state32)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state31)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state30)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state29)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state28)))) begin
        grp_fu_1054_ce = 1'b1;
    end else begin
        grp_fu_1054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state72)))) begin
        grp_fu_1078_ce = 1'b1;
    end else begin
        grp_fu_1078_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state72)))) begin
        grp_fu_1084_ce = 1'b1;
    end else begin
        grp_fu_1084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1098_ce = 1'b1;
    end else begin
        grp_fu_1098_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1106_ce = 1'b1;
    end else begin
        grp_fu_1106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1123_ce = 1'b1;
    end else begin
        grp_fu_1123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1147_ce = 1'b1;
    end else begin
        grp_fu_1147_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1153_ce = 1'b1;
    end else begin
        grp_fu_1153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1159_ce = 1'b1;
    end else begin
        grp_fu_1159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1176_ce = 1'b1;
    end else begin
        grp_fu_1176_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1200_ce = 1'b1;
    end else begin
        grp_fu_1200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1212_ce = 1'b1;
    end else begin
        grp_fu_1212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1229_ce = 1'b1;
    end else begin
        grp_fu_1229_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1253_ce = 1'b1;
    end else begin
        grp_fu_1253_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1259_ce = 1'b1;
    end else begin
        grp_fu_1259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1265_ce = 1'b1;
    end else begin
        grp_fu_1265_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1282_ce = 1'b1;
    end else begin
        grp_fu_1282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1306_ce = 1'b1;
    end else begin
        grp_fu_1306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1312_ce = 1'b1;
    end else begin
        grp_fu_1312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1318_ce = 1'b1;
    end else begin
        grp_fu_1318_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1335_ce = 1'b1;
    end else begin
        grp_fu_1335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1359_ce = 1'b1;
    end else begin
        grp_fu_1359_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1365_ce = 1'b1;
    end else begin
        grp_fu_1365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1371_ce = 1'b1;
    end else begin
        grp_fu_1371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1388_ce = 1'b1;
    end else begin
        grp_fu_1388_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1412_ce = 1'b1;
    end else begin
        grp_fu_1412_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1418_ce = 1'b1;
    end else begin
        grp_fu_1418_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1424_ce = 1'b1;
    end else begin
        grp_fu_1424_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1441_ce = 1'b1;
    end else begin
        grp_fu_1441_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1465_ce = 1'b1;
    end else begin
        grp_fu_1465_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1471_ce = 1'b1;
    end else begin
        grp_fu_1471_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1477_ce = 1'b1;
    end else begin
        grp_fu_1477_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1494_ce = 1'b1;
    end else begin
        grp_fu_1494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1518_ce = 1'b1;
    end else begin
        grp_fu_1518_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1524_ce = 1'b1;
    end else begin
        grp_fu_1524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1530_ce = 1'b1;
    end else begin
        grp_fu_1530_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1547_ce = 1'b1;
    end else begin
        grp_fu_1547_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1571_ce = 1'b1;
    end else begin
        grp_fu_1571_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1577_ce = 1'b1;
    end else begin
        grp_fu_1577_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73)))) begin
        grp_fu_1583_ce = 1'b1;
    end else begin
        grp_fu_1583_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_345_ce = 1'b1;
    end else begin
        grp_fu_345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_371_ce = 1'b1;
    end else begin
        grp_fu_371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_377_ce = 1'b1;
    end else begin
        grp_fu_377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_383_ce = 1'b1;
    end else begin
        grp_fu_383_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4171_ce = 1'b1;
    end else begin
        grp_fu_4171_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4176_ce = 1'b1;
    end else begin
        grp_fu_4176_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4181_ce = 1'b1;
    end else begin
        grp_fu_4181_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4186_ce = 1'b1;
    end else begin
        grp_fu_4186_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4191_ce = 1'b1;
    end else begin
        grp_fu_4191_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4196_ce = 1'b1;
    end else begin
        grp_fu_4196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4201_ce = 1'b1;
    end else begin
        grp_fu_4201_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4206_ce = 1'b1;
    end else begin
        grp_fu_4206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4211_ce = 1'b1;
    end else begin
        grp_fu_4211_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4216_ce = 1'b1;
    end else begin
        grp_fu_4216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4221_ce = 1'b1;
    end else begin
        grp_fu_4221_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4226_ce = 1'b1;
    end else begin
        grp_fu_4226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4231_ce = 1'b1;
    end else begin
        grp_fu_4231_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4236_ce = 1'b1;
    end else begin
        grp_fu_4236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4241_ce = 1'b1;
    end else begin
        grp_fu_4241_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4246_ce = 1'b1;
    end else begin
        grp_fu_4246_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4251_ce = 1'b1;
    end else begin
        grp_fu_4251_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4256_ce = 1'b1;
    end else begin
        grp_fu_4256_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4261_ce = 1'b1;
    end else begin
        grp_fu_4261_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4266_ce = 1'b1;
    end else begin
        grp_fu_4266_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4271_ce = 1'b1;
    end else begin
        grp_fu_4271_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4276_ce = 1'b1;
    end else begin
        grp_fu_4276_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4281_ce = 1'b1;
    end else begin
        grp_fu_4281_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4286_ce = 1'b1;
    end else begin
        grp_fu_4286_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4291_ce = 1'b1;
    end else begin
        grp_fu_4291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4296_ce = 1'b1;
    end else begin
        grp_fu_4296_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4301_ce = 1'b1;
    end else begin
        grp_fu_4301_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4306_ce = 1'b1;
    end else begin
        grp_fu_4306_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4311_ce = 1'b1;
    end else begin
        grp_fu_4311_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4316_ce = 1'b1;
    end else begin
        grp_fu_4316_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4321_ce = 1'b1;
    end else begin
        grp_fu_4321_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4326_ce = 1'b1;
    end else begin
        grp_fu_4326_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4331_ce = 1'b1;
    end else begin
        grp_fu_4331_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4336_ce = 1'b1;
    end else begin
        grp_fu_4336_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4341_ce = 1'b1;
    end else begin
        grp_fu_4341_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4346_ce = 1'b1;
    end else begin
        grp_fu_4346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4351_ce = 1'b1;
    end else begin
        grp_fu_4351_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4356_ce = 1'b1;
    end else begin
        grp_fu_4356_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4361_ce = 1'b1;
    end else begin
        grp_fu_4361_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92)))) begin
        grp_fu_4366_ce = 1'b1;
    end else begin
        grp_fu_4366_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state94) | ((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93)))) begin
        grp_fu_4790_ce = 1'b1;
    end else begin
        grp_fu_4790_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_4962_ce = 1'b1;
    end else begin
        grp_fu_4962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_4971_ce = 1'b1;
    end else begin
        grp_fu_4971_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_4980_ce = 1'b1;
    end else begin
        grp_fu_4980_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_4989_ce = 1'b1;
    end else begin
        grp_fu_4989_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_4998_ce = 1'b1;
    end else begin
        grp_fu_4998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5007_ce = 1'b1;
    end else begin
        grp_fu_5007_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5016_ce = 1'b1;
    end else begin
        grp_fu_5016_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5025_ce = 1'b1;
    end else begin
        grp_fu_5025_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5034_ce = 1'b1;
    end else begin
        grp_fu_5034_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5043_ce = 1'b1;
    end else begin
        grp_fu_5043_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5052_ce = 1'b1;
    end else begin
        grp_fu_5052_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5061_ce = 1'b1;
    end else begin
        grp_fu_5061_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5070_ce = 1'b1;
    end else begin
        grp_fu_5070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5079_ce = 1'b1;
    end else begin
        grp_fu_5079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5088_ce = 1'b1;
    end else begin
        grp_fu_5088_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5097_ce = 1'b1;
    end else begin
        grp_fu_5097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5106_ce = 1'b1;
    end else begin
        grp_fu_5106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5115_ce = 1'b1;
    end else begin
        grp_fu_5115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5124_ce = 1'b1;
    end else begin
        grp_fu_5124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state96) | (1'b1 == ap_CS_iter3_fsm_state95))) begin
        grp_fu_5133_ce = 1'b1;
    end else begin
        grp_fu_5133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5150_ce = 1'b1;
    end else begin
        grp_fu_5150_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5166_ce = 1'b1;
    end else begin
        grp_fu_5166_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5182_ce = 1'b1;
    end else begin
        grp_fu_5182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5198_ce = 1'b1;
    end else begin
        grp_fu_5198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5214_ce = 1'b1;
    end else begin
        grp_fu_5214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5230_ce = 1'b1;
    end else begin
        grp_fu_5230_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5246_ce = 1'b1;
    end else begin
        grp_fu_5246_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5262_ce = 1'b1;
    end else begin
        grp_fu_5262_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5278_ce = 1'b1;
    end else begin
        grp_fu_5278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5294_ce = 1'b1;
    end else begin
        grp_fu_5294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5310_ce = 1'b1;
    end else begin
        grp_fu_5310_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5326_ce = 1'b1;
    end else begin
        grp_fu_5326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5342_ce = 1'b1;
    end else begin
        grp_fu_5342_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5358_ce = 1'b1;
    end else begin
        grp_fu_5358_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5374_ce = 1'b1;
    end else begin
        grp_fu_5374_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5390_ce = 1'b1;
    end else begin
        grp_fu_5390_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5406_ce = 1'b1;
    end else begin
        grp_fu_5406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5422_ce = 1'b1;
    end else begin
        grp_fu_5422_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5438_ce = 1'b1;
    end else begin
        grp_fu_5438_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state98) | (1'b1 == ap_CS_iter3_fsm_state97))) begin
        grp_fu_5454_ce = 1'b1;
    end else begin
        grp_fu_5454_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_7939_ce = 1'b1;
    end else begin
        grp_fu_7939_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state3)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2)))) begin
        grp_fu_7945_ce = 1'b1;
    end else begin
        grp_fu_7945_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        grp_fu_7951_ce = 1'b1;
    end else begin
        grp_fu_7951_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4)))) begin
        grp_fu_7957_ce = 1'b1;
    end else begin
        grp_fu_7957_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5)))) begin
        grp_fu_7963_ce = 1'b1;
    end else begin
        grp_fu_7963_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6)))) begin
        grp_fu_7969_ce = 1'b1;
    end else begin
        grp_fu_7969_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7)))) begin
        grp_fu_7975_ce = 1'b1;
    end else begin
        grp_fu_7975_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7)))) begin
        grp_fu_7982_ce = 1'b1;
    end else begin
        grp_fu_7982_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)))) begin
        grp_fu_7988_ce = 1'b1;
    end else begin
        grp_fu_7988_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8)))) begin
        grp_fu_7994_ce = 1'b1;
    end else begin
        grp_fu_7994_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9)))) begin
        grp_fu_8001_ce = 1'b1;
    end else begin
        grp_fu_8001_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10)))) begin
        grp_fu_8008_ce = 1'b1;
    end else begin
        grp_fu_8008_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11)))) begin
        grp_fu_8015_ce = 1'b1;
    end else begin
        grp_fu_8015_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12)))) begin
        grp_fu_8022_ce = 1'b1;
    end else begin
        grp_fu_8022_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13)))) begin
        grp_fu_8029_ce = 1'b1;
    end else begin
        grp_fu_8029_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14)))) begin
        grp_fu_8036_ce = 1'b1;
    end else begin
        grp_fu_8036_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15)))) begin
        grp_fu_8044_ce = 1'b1;
    end else begin
        grp_fu_8044_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16)))) begin
        grp_fu_8051_ce = 1'b1;
    end else begin
        grp_fu_8051_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17)))) begin
        grp_fu_8058_ce = 1'b1;
    end else begin
        grp_fu_8058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state21)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state20)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state19)) | (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18)))) begin
        grp_fu_8066_ce = 1'b1;
    end else begin
        grp_fu_8066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        main_in_TDATA_blk_n = main_in_TVALID_int_regslice;
    end else begin
        main_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        main_in_TREADY_int_regslice = 1'b1;
    end else begin
        main_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state93) | (1'b1 == ap_CS_iter3_fsm_state92))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        ap_ST_iter0_fsm_state9 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state9))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state9;
            end
        end
        ap_ST_iter0_fsm_state10 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state10))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state10;
            end
        end
        ap_ST_iter0_fsm_state11 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state11))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state11;
            end
        end
        ap_ST_iter0_fsm_state12 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state12))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state12;
            end
        end
        ap_ST_iter0_fsm_state13 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state13))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state13;
            end
        end
        ap_ST_iter0_fsm_state14 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state14))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state14;
            end
        end
        ap_ST_iter0_fsm_state15 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state15))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state15;
            end
        end
        ap_ST_iter0_fsm_state16 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state16))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state16;
            end
        end
        ap_ST_iter0_fsm_state17 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state17))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state17;
            end
        end
        ap_ST_iter0_fsm_state18 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state18))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state18;
            end
        end
        ap_ST_iter0_fsm_state19 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state19))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state19;
            end
        end
        ap_ST_iter0_fsm_state20 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state20))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state20;
            end
        end
        ap_ST_iter0_fsm_state21 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state21))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state21;
            end
        end
        ap_ST_iter0_fsm_state22 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state22))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state22;
            end
        end
        ap_ST_iter0_fsm_state23 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state23))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state24;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state23;
            end
        end
        ap_ST_iter0_fsm_state24 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state24))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state25;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state24;
            end
        end
        ap_ST_iter0_fsm_state25 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state25))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state26;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state25;
            end
        end
        ap_ST_iter0_fsm_state26 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state26))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state27;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state26;
            end
        end
        ap_ST_iter0_fsm_state27 : begin
            if (~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state27;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state28 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state28))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end
        end
        ap_ST_iter1_fsm_state29 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state29))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state29;
            end
        end
        ap_ST_iter1_fsm_state30 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state30))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state31;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state30;
            end
        end
        ap_ST_iter1_fsm_state31 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state31))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state32;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state31;
            end
        end
        ap_ST_iter1_fsm_state32 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state32))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state33;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state32;
            end
        end
        ap_ST_iter1_fsm_state33 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state33))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state34;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state33;
            end
        end
        ap_ST_iter1_fsm_state34 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state34))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state35;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state34;
            end
        end
        ap_ST_iter1_fsm_state35 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state35))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state36;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state35;
            end
        end
        ap_ST_iter1_fsm_state36 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state36))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state37;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state36;
            end
        end
        ap_ST_iter1_fsm_state37 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state37))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state37;
            end
        end
        ap_ST_iter1_fsm_state38 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state38))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state38;
            end
        end
        ap_ST_iter1_fsm_state39 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state39))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state39;
            end
        end
        ap_ST_iter1_fsm_state40 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state40))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state41;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state40;
            end
        end
        ap_ST_iter1_fsm_state41 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state41))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state42;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state41;
            end
        end
        ap_ST_iter1_fsm_state42 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state42))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state43;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state42;
            end
        end
        ap_ST_iter1_fsm_state43 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state43))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state44;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state43;
            end
        end
        ap_ST_iter1_fsm_state44 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state44))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state45;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state44;
            end
        end
        ap_ST_iter1_fsm_state45 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state45))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state46;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state45;
            end
        end
        ap_ST_iter1_fsm_state46 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state46))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state47;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state46;
            end
        end
        ap_ST_iter1_fsm_state47 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state47))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state48;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state47;
            end
        end
        ap_ST_iter1_fsm_state48 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state48))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state49;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state48;
            end
        end
        ap_ST_iter1_fsm_state49 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state49))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state50;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state49;
            end
        end
        ap_ST_iter1_fsm_state50 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state50))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state51;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state50;
            end
        end
        ap_ST_iter1_fsm_state51 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state51))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state52;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state51;
            end
        end
        ap_ST_iter1_fsm_state52 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state52))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state53;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state52;
            end
        end
        ap_ST_iter1_fsm_state53 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state53))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state54;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state53;
            end
        end
        ap_ST_iter1_fsm_state54 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state27))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end else if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b0 == ap_CS_iter0_fsm_state27))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state54;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter0_fsm_state27))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state28;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state55 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state55))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state56;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state55;
            end
        end
        ap_ST_iter2_fsm_state56 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state56))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state57;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state56;
            end
        end
        ap_ST_iter2_fsm_state57 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state57))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state58;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state57;
            end
        end
        ap_ST_iter2_fsm_state58 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state58))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state59;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state58;
            end
        end
        ap_ST_iter2_fsm_state59 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state59))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state60;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state59;
            end
        end
        ap_ST_iter2_fsm_state60 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state60))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state61;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state60;
            end
        end
        ap_ST_iter2_fsm_state61 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state61))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state62;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state61;
            end
        end
        ap_ST_iter2_fsm_state62 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state62))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state63;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state62;
            end
        end
        ap_ST_iter2_fsm_state63 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state63))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state64;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state63;
            end
        end
        ap_ST_iter2_fsm_state64 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state64))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state65;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state64;
            end
        end
        ap_ST_iter2_fsm_state65 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state65))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state66;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state65;
            end
        end
        ap_ST_iter2_fsm_state66 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state66))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state67;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state66;
            end
        end
        ap_ST_iter2_fsm_state67 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state67))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state68;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state67;
            end
        end
        ap_ST_iter2_fsm_state68 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state68))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state69;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state68;
            end
        end
        ap_ST_iter2_fsm_state69 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state69))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state70;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state69;
            end
        end
        ap_ST_iter2_fsm_state70 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state70))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state71;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state70;
            end
        end
        ap_ST_iter2_fsm_state71 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state71))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state72;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state71;
            end
        end
        ap_ST_iter2_fsm_state72 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state72))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state73;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state72;
            end
        end
        ap_ST_iter2_fsm_state73 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state73))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state74;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state73;
            end
        end
        ap_ST_iter2_fsm_state74 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state74))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state75;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state74;
            end
        end
        ap_ST_iter2_fsm_state75 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state75))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state76;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state75;
            end
        end
        ap_ST_iter2_fsm_state76 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state76))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state77;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state76;
            end
        end
        ap_ST_iter2_fsm_state77 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state77))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state78;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state77;
            end
        end
        ap_ST_iter2_fsm_state78 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state78))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state79;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state78;
            end
        end
        ap_ST_iter2_fsm_state79 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state79))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state80;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state79;
            end
        end
        ap_ST_iter2_fsm_state80 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state80))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state81;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state80;
            end
        end
        ap_ST_iter2_fsm_state81 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state54))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state55;
            end else if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b0 == ap_CS_iter1_fsm_state54))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state81;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter1_fsm_state54))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state55;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state82 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state83;
        end
        ap_ST_iter3_fsm_state83 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state84;
        end
        ap_ST_iter3_fsm_state84 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state85;
        end
        ap_ST_iter3_fsm_state85 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state86;
        end
        ap_ST_iter3_fsm_state86 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state87;
        end
        ap_ST_iter3_fsm_state87 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state88;
        end
        ap_ST_iter3_fsm_state88 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state89;
        end
        ap_ST_iter3_fsm_state89 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state90;
        end
        ap_ST_iter3_fsm_state90 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state91;
        end
        ap_ST_iter3_fsm_state91 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state92;
        end
        ap_ST_iter3_fsm_state92 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state92))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state93;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state92;
            end
        end
        ap_ST_iter3_fsm_state93 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state93))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state94;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state93;
            end
        end
        ap_ST_iter3_fsm_state94 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state95;
        end
        ap_ST_iter3_fsm_state95 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state96;
        end
        ap_ST_iter3_fsm_state96 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state97;
        end
        ap_ST_iter3_fsm_state97 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state98;
        end
        ap_ST_iter3_fsm_state98 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state99;
        end
        ap_ST_iter3_fsm_state99 : begin
            if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state81))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state82;
            end else if (((regslice_both_output_V_data_V_U_apdone_blk == 1'b0) & (1'b0 == ap_CS_iter2_fsm_state81))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state99;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~(((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state93)) | ((output_r_TREADY_int_regslice == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state92)) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state99))) & (1'b1 == ap_CS_iter2_fsm_state81))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state82;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_4660_p2 = ((p_Result_3_fu_4651_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_4458_p2 = ((p_Result_1_fu_4449_p4 == 17'd131071) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_4666_p2 = ((p_Result_3_fu_4651_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_4464_p2 = ((p_Result_1_fu_4449_p4 == 17'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_4645_p2 = ((p_Result_2_fu_4636_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_4443_p2 = ((p_Result_s_18_fu_4434_p4 == 16'd65535) ? 1'b1 : 1'b0);

assign add_ln1245_10_fu_2921_p2 = ($signed(sub_ln1246_6_reg_9489_pp0_iter2_reg) + $signed(sext_ln712_17_fu_2917_p1));

assign add_ln1245_11_fu_2964_p2 = ($signed(sext_ln1245_5_fu_2961_p1) + $signed(sext_ln712_18_fu_2957_p1));

assign add_ln1245_12_fu_3130_p2 = ($signed(sub_ln1246_7_reg_9499_pp0_iter2_reg) + $signed(sext_ln712_20_fu_3127_p1));

assign add_ln1245_13_fu_3183_p2 = ($signed(sext_ln1245_6_fu_3180_p1) + $signed(sext_ln712_21_fu_3177_p1));

assign add_ln1245_14_fu_3337_p2 = ($signed(sub_ln1246_8_reg_9509_pp0_iter2_reg) + $signed(sext_ln712_23_fu_3333_p1));

assign add_ln1245_15_fu_3380_p2 = ($signed(sext_ln1245_7_fu_3377_p1) + $signed(sext_ln712_24_fu_3373_p1));

assign add_ln1245_16_fu_3546_p2 = ($signed(sub_ln1246_9_reg_9519_pp0_iter2_reg) + $signed(sext_ln712_26_fu_3543_p1));

assign add_ln1245_17_fu_3599_p2 = ($signed(sext_ln1245_8_fu_3596_p1) + $signed(sext_ln712_27_fu_3593_p1));

assign add_ln1245_18_fu_3753_p2 = ($signed(sub_ln1246_10_reg_9529_pp0_iter2_reg) + $signed(sext_ln712_29_fu_3749_p1));

assign add_ln1245_19_fu_3796_p2 = ($signed(sext_ln1245_9_fu_3793_p1) + $signed(sext_ln712_30_fu_3789_p1));

assign add_ln1245_1_fu_1791_p2 = ($signed(sext_ln1245_fu_1788_p1) + $signed(sext_ln712_3_fu_1785_p1));

assign add_ln1245_20_fu_4802_p2 = ($signed(sext_ln712_34_fu_4799_p1) + $signed(sext_ln712_33_fu_4796_p1));

assign add_ln1245_23_fu_4818_p2 = ($signed(sext_ln712_38_fu_4815_p1) + $signed(sext_ln712_37_fu_4812_p1));

assign add_ln1245_26_fu_4834_p2 = ($signed(sext_ln712_42_fu_4831_p1) + $signed(sext_ln712_41_fu_4828_p1));

assign add_ln1245_29_fu_4850_p2 = ($signed(sext_ln712_46_fu_4847_p1) + $signed(sext_ln712_45_fu_4844_p1));

assign add_ln1245_2_fu_2089_p2 = ($signed(sub_ln1246_2_reg_9449) + $signed(sext_ln712_5_fu_2085_p1));

assign add_ln1245_32_fu_4866_p2 = ($signed(sext_ln712_50_fu_4863_p1) + $signed(sext_ln712_49_fu_4860_p1));

assign add_ln1245_35_fu_4882_p2 = ($signed(sext_ln712_54_fu_4879_p1) + $signed(sext_ln712_53_fu_4876_p1));

assign add_ln1245_38_fu_4898_p2 = ($signed(sext_ln712_58_fu_4895_p1) + $signed(sext_ln712_57_fu_4892_p1));

assign add_ln1245_3_fu_2132_p2 = ($signed(sext_ln1245_1_fu_2129_p1) + $signed(sext_ln712_6_fu_2125_p1));

assign add_ln1245_41_fu_4914_p2 = ($signed(sext_ln712_62_fu_4911_p1) + $signed(sext_ln712_61_fu_4908_p1));

assign add_ln1245_44_fu_4930_p2 = ($signed(sext_ln712_66_fu_4927_p1) + $signed(sext_ln712_65_fu_4924_p1));

assign add_ln1245_47_fu_4946_p2 = ($signed(sext_ln712_70_fu_4943_p1) + $signed(sext_ln712_69_fu_4940_p1));

assign add_ln1245_4_fu_2298_p2 = ($signed(sub_ln1246_3_reg_9459) + $signed(sext_ln712_8_fu_2295_p1));

assign add_ln1245_5_fu_2351_p2 = ($signed(sext_ln1245_2_fu_2348_p1) + $signed(sext_ln712_9_fu_2345_p1));

assign add_ln1245_6_fu_2505_p2 = ($signed(sub_ln1246_4_reg_9469) + $signed(sext_ln712_11_fu_2501_p1));

assign add_ln1245_7_fu_2548_p2 = ($signed(sext_ln1245_3_fu_2545_p1) + $signed(sext_ln712_12_fu_2541_p1));

assign add_ln1245_8_fu_2714_p2 = ($signed(sub_ln1246_5_reg_9479_pp0_iter2_reg) + $signed(sext_ln712_14_fu_2711_p1));

assign add_ln1245_9_fu_2767_p2 = ($signed(sext_ln1245_4_fu_2764_p1) + $signed(sext_ln712_15_fu_2761_p1));

assign add_ln1245_fu_1738_p2 = ($signed(sub_ln1246_1_reg_9240) + $signed(sext_ln712_2_fu_1735_p1));

assign add_ln712_10_fu_2934_p2 = ($signed(trunc_ln1245_12_reg_9494_pp0_iter2_reg) + $signed(select_ln384_21_fu_2859_p3));

assign add_ln712_11_fu_2978_p2 = ($signed(trunc_ln1245_13_reg_9330_pp0_iter2_reg) + $signed(select_ln384_23_fu_2910_p3));

assign add_ln712_12_fu_3143_p2 = ($signed(trunc_ln1245_14_reg_9504_pp0_iter2_reg) + $signed(select_ln384_25_reg_9809));

assign add_ln712_13_fu_3197_p2 = ($signed(trunc_ln1245_15_reg_9345_pp0_iter2_reg) + $signed(select_ln384_27_reg_9815));

assign add_ln712_14_fu_3350_p2 = ($signed(trunc_ln1245_16_reg_9514_pp0_iter2_reg) + $signed(select_ln384_29_fu_3275_p3));

assign add_ln712_15_fu_3394_p2 = ($signed(trunc_ln1245_17_reg_9360_pp0_iter2_reg) + $signed(select_ln384_31_fu_3326_p3));

assign add_ln712_16_fu_3559_p2 = ($signed(trunc_ln1245_18_reg_9524_pp0_iter2_reg) + $signed(select_ln384_33_reg_9921));

assign add_ln712_17_fu_3613_p2 = ($signed(trunc_ln1245_19_reg_9375_pp0_iter2_reg) + $signed(select_ln384_35_reg_9927));

assign add_ln712_18_fu_3766_p2 = ($signed(trunc_ln1245_20_reg_9534_pp0_iter2_reg) + $signed(select_ln384_37_fu_3691_p3));

assign add_ln712_19_fu_3810_p2 = ($signed(trunc_ln1245_21_reg_9390_pp0_iter2_reg) + $signed(select_ln384_39_fu_3742_p3));

assign add_ln712_1_fu_1805_p2 = ($signed(trunc_ln1245_3_reg_9255) + $signed(select_ln384_3_reg_8241_pp0_iter1_reg));

assign add_ln712_2_fu_2102_p2 = ($signed(trunc_ln1245_4_reg_9454) + $signed(select_ln384_5_fu_2027_p3));

assign add_ln712_3_fu_2146_p2 = ($signed(trunc_ln1245_5_reg_9270) + $signed(select_ln384_7_fu_2078_p3));

assign add_ln712_4_fu_2311_p2 = ($signed(trunc_ln1245_6_reg_9464) + $signed(select_ln384_9_reg_9585));

assign add_ln712_5_fu_2365_p2 = ($signed(trunc_ln1245_7_reg_9285) + $signed(select_ln384_11_reg_9591));

assign add_ln712_6_fu_2518_p2 = ($signed(trunc_ln1245_8_reg_9474) + $signed(select_ln384_13_fu_2443_p3));

assign add_ln712_7_fu_2562_p2 = ($signed(trunc_ln1245_9_reg_9300) + $signed(select_ln384_15_fu_2494_p3));

assign add_ln712_8_fu_2727_p2 = ($signed(trunc_ln1245_10_reg_9484_pp0_iter2_reg) + $signed(select_ln384_17_reg_9697));

assign add_ln712_9_fu_2781_p2 = ($signed(trunc_ln1245_11_reg_9315_pp0_iter2_reg) + $signed(select_ln384_19_reg_9703));

assign add_ln712_fu_1751_p2 = ($signed(trunc_ln1245_2_reg_9245) + $signed(select_ln384_1_reg_8264_pp0_iter1_reg));

assign add_ln737_13_fu_1012_p2 = ($signed(add_ln737_12_reg_8497) + $signed(add_ln737_10_reg_8463));

assign add_ln737_17_fu_989_p0 = grp_fu_8036_p3;

assign add_ln737_17_fu_989_p2 = ($signed(add_ln737_17_fu_989_p0) + $signed(add_ln737_14_reg_8479));

assign add_ln737_18_fu_1016_p2 = (add_ln737_17_reg_8513 + add_ln737_13_fu_1012_p2);

assign add_ln737_4_fu_1021_p0 = grp_fu_8058_p3;

assign add_ln737_4_fu_1021_p2 = ($signed(add_ln737_4_fu_1021_p0) + $signed(add_ln737_1_reg_8530));

assign add_ln737_8_fu_1025_p0 = grp_fu_8066_p3;

assign add_ln737_8_fu_1025_p2 = ($signed(add_ln737_8_fu_1025_p0) + $signed(add_ln737_5_reg_8540));

assign add_ln737_9_fu_1029_p2 = (add_ln737_8_reg_8550 + add_ln737_4_reg_8545);

assign add_ln737_fu_1033_p2 = (add_ln737_18_reg_8535 + add_ln737_9_fu_1029_p2);

assign and_ln406_1_fu_4600_p2 = (p_Result_11_fu_4582_p3 & or_ln406_1_fu_4596_p2);

assign and_ln406_fu_4398_p2 = (p_Result_8_fu_4380_p3 & or_ln406_fu_4394_p2);

assign and_ln789_1_fu_4693_p2 = (xor_ln789_1_fu_4687_p2 & Range2_all_ones_1_fu_4645_p2);

assign and_ln789_fu_4491_p2 = (xor_ln789_fu_4485_p2 & Range2_all_ones_fu_4443_p2);

assign and_ln790_1_fu_4707_p2 = (carry_3_fu_4630_p2 & Range1_all_ones_3_fu_4660_p2);

assign and_ln790_fu_4505_p2 = (carry_1_fu_4428_p2 & Range1_all_ones_fu_4458_p2);

assign and_ln794_10_fu_2824_p2 = (xor_ln794_14_fu_2819_p2 & or_ln794_17_fu_2815_p2);

assign and_ln794_11_fu_2875_p2 = (xor_ln794_15_fu_2870_p2 & or_ln794_18_fu_2866_p2);

assign and_ln794_12_fu_3016_p2 = (xor_ln794_16_fu_3011_p2 & or_ln794_6_fu_3006_p2);

assign and_ln794_13_fu_3079_p2 = (xor_ln794_17_fu_3074_p2 & or_ln794_19_fu_3069_p2);

assign and_ln794_14_fu_3240_p2 = (xor_ln794_18_fu_3235_p2 & or_ln794_7_fu_3231_p2);

assign and_ln794_15_fu_3291_p2 = (xor_ln794_19_fu_3286_p2 & or_ln794_20_fu_3282_p2);

assign and_ln794_16_fu_3432_p2 = (xor_ln794_20_fu_3427_p2 & or_ln794_8_fu_3422_p2);

assign and_ln794_17_fu_3495_p2 = (xor_ln794_21_fu_3490_p2 & or_ln794_21_fu_3485_p2);

assign and_ln794_18_fu_3656_p2 = (xor_ln794_22_fu_3651_p2 & or_ln794_9_fu_3647_p2);

assign and_ln794_19_fu_3707_p2 = (xor_ln794_23_fu_3702_p2 & or_ln794_22_fu_3698_p2);

assign and_ln794_1_fu_675_p2 = (xor_ln794_3_fu_670_p2 & or_ln794_1_fu_666_p2);

assign and_ln794_20_fu_3848_p2 = (xor_ln794_24_fu_3843_p2 & or_ln794_10_fu_3838_p2);

assign and_ln794_21_fu_3911_p2 = (xor_ln794_25_fu_3906_p2 & or_ln794_23_fu_3901_p2);

assign and_ln794_24_fu_6428_p2 = (xor_ln794_26_fu_6423_p2 & or_ln794_24_fu_6419_p2);

assign and_ln794_25_fu_6498_p2 = (xor_ln794_27_fu_6493_p2 & or_ln794_25_fu_6489_p2);

assign and_ln794_26_fu_6574_p2 = (xor_ln794_28_fu_6569_p2 & or_ln794_26_fu_6565_p2);

assign and_ln794_27_fu_6650_p2 = (xor_ln794_29_fu_6645_p2 & or_ln794_27_fu_6641_p2);

assign and_ln794_28_fu_6726_p2 = (xor_ln794_30_fu_6721_p2 & or_ln794_28_fu_6717_p2);

assign and_ln794_29_fu_6802_p2 = (xor_ln794_31_fu_6797_p2 & or_ln794_29_fu_6793_p2);

assign and_ln794_2_fu_1992_p2 = (xor_ln794_4_fu_1987_p2 & or_ln794_2_fu_1983_p2);

assign and_ln794_30_fu_6878_p2 = (xor_ln794_32_fu_6873_p2 & or_ln794_30_fu_6869_p2);

assign and_ln794_31_fu_6954_p2 = (xor_ln794_33_fu_6949_p2 & or_ln794_31_fu_6945_p2);

assign and_ln794_32_fu_7030_p2 = (xor_ln794_34_fu_7025_p2 & or_ln794_32_fu_7021_p2);

assign and_ln794_33_fu_7106_p2 = (xor_ln794_35_fu_7101_p2 & or_ln794_33_fu_7097_p2);

assign and_ln794_34_fu_7182_p2 = (xor_ln794_36_fu_7177_p2 & or_ln794_34_fu_7173_p2);

assign and_ln794_35_fu_7258_p2 = (xor_ln794_37_fu_7253_p2 & or_ln794_35_fu_7249_p2);

assign and_ln794_36_fu_7334_p2 = (xor_ln794_38_fu_7329_p2 & or_ln794_36_fu_7325_p2);

assign and_ln794_37_fu_7410_p2 = (xor_ln794_39_fu_7405_p2 & or_ln794_37_fu_7401_p2);

assign and_ln794_38_fu_7486_p2 = (xor_ln794_40_fu_7481_p2 & or_ln794_38_fu_7477_p2);

assign and_ln794_39_fu_7562_p2 = (xor_ln794_41_fu_7557_p2 & or_ln794_39_fu_7553_p2);

assign and_ln794_3_fu_2043_p2 = (xor_ln794_7_fu_2038_p2 & or_ln794_5_fu_2034_p2);

assign and_ln794_40_fu_7638_p2 = (xor_ln794_42_fu_7633_p2 & or_ln794_40_fu_7629_p2);

assign and_ln794_41_fu_7714_p2 = (xor_ln794_43_fu_7709_p2 & or_ln794_41_fu_7705_p2);

assign and_ln794_42_fu_7790_p2 = (xor_ln794_44_fu_7785_p2 & or_ln794_42_fu_7781_p2);

assign and_ln794_43_fu_7866_p2 = (xor_ln794_45_fu_7861_p2 & or_ln794_43_fu_7857_p2);

assign and_ln794_4_fu_2184_p2 = (xor_ln794_8_fu_2179_p2 & or_ln794_11_fu_2174_p2);

assign and_ln794_5_fu_2247_p2 = (xor_ln794_9_fu_2242_p2 & or_ln794_12_fu_2237_p2);

assign and_ln794_6_fu_2408_p2 = (xor_ln794_10_fu_2403_p2 & or_ln794_13_fu_2399_p2);

assign and_ln794_7_fu_2459_p2 = (xor_ln794_11_fu_2454_p2 & or_ln794_14_fu_2450_p2);

assign and_ln794_8_fu_2600_p2 = (xor_ln794_12_fu_2595_p2 & or_ln794_15_fu_2590_p2);

assign and_ln794_9_fu_2663_p2 = (xor_ln794_13_fu_2658_p2 & or_ln794_16_fu_2653_p2);

assign and_ln794_fu_743_p2 = (xor_ln794_2_fu_738_p2 & or_ln794_fu_734_p2);

assign and_ln795_10_fu_2622_p2 = (tmp_58_reg_9651 & or_ln795_4_fu_2616_p2);

assign and_ln795_11_fu_2685_p2 = (tmp_60_reg_9674 & or_ln795_15_fu_2679_p2);

assign and_ln795_12_fu_2840_p2 = (tmp_62_reg_9709 & or_ln795_5_fu_2835_p2);

assign and_ln795_13_fu_2891_p2 = (tmp_64_reg_9736 & or_ln795_16_fu_2886_p2);

assign and_ln795_14_fu_3038_p2 = (tmp_66_reg_9763 & or_ln795_6_fu_3032_p2);

assign and_ln795_15_fu_3101_p2 = (tmp_68_reg_9786 & or_ln795_17_fu_3095_p2);

assign and_ln795_16_fu_3256_p2 = (tmp_70_reg_9821 & or_ln795_7_fu_3251_p2);

assign and_ln795_17_fu_3307_p2 = (tmp_72_reg_9848 & or_ln795_18_fu_3302_p2);

assign and_ln795_18_fu_3454_p2 = (tmp_74_reg_9875 & or_ln795_8_fu_3448_p2);

assign and_ln795_19_fu_3517_p2 = (tmp_76_reg_9898 & or_ln795_19_fu_3511_p2);

assign and_ln795_1_fu_759_p2 = (tmp_2_reg_8219 & or_ln795_fu_754_p2);

assign and_ln795_20_fu_3672_p2 = (tmp_78_reg_9933 & or_ln795_9_fu_3667_p2);

assign and_ln795_21_fu_3723_p2 = (tmp_80_reg_9960 & or_ln795_20_fu_3718_p2);

assign and_ln795_22_fu_3870_p2 = (tmp_82_reg_9987 & or_ln795_10_fu_3864_p2);

assign and_ln795_23_fu_3933_p2 = (tmp_84_reg_10010 & or_ln795_21_fu_3927_p2);

assign and_ln795_24_fu_6444_p2 = (tmp_91_reg_10807 & or_ln795_22_fu_6439_p2);

assign and_ln795_25_fu_6514_p2 = (tmp_93_reg_10835 & or_ln795_23_fu_6509_p2);

assign and_ln795_26_fu_6590_p2 = (tmp_95_reg_10863 & or_ln795_24_fu_6585_p2);

assign and_ln795_27_fu_6666_p2 = (tmp_97_reg_10891 & or_ln795_25_fu_6661_p2);

assign and_ln795_28_fu_6742_p2 = (tmp_99_reg_10919 & or_ln795_26_fu_6737_p2);

assign and_ln795_29_fu_6818_p2 = (tmp_101_reg_10947 & or_ln795_27_fu_6813_p2);

assign and_ln795_2_fu_4730_p2 = (p_Result_13_fu_4616_p3 & deleted_ones_3_fu_4699_p3);

assign and_ln795_30_fu_6894_p2 = (tmp_103_reg_10975 & or_ln795_28_fu_6889_p2);

assign and_ln795_31_fu_6970_p2 = (tmp_105_reg_11003 & or_ln795_29_fu_6965_p2);

assign and_ln795_32_fu_7046_p2 = (tmp_107_reg_11031 & or_ln795_30_fu_7041_p2);

assign and_ln795_33_fu_7122_p2 = (tmp_109_reg_11059 & or_ln795_31_fu_7117_p2);

assign and_ln795_34_fu_7198_p2 = (tmp_111_reg_11087 & or_ln795_32_fu_7193_p2);

assign and_ln795_35_fu_7274_p2 = (tmp_113_reg_11115 & or_ln795_33_fu_7269_p2);

assign and_ln795_36_fu_7350_p2 = (tmp_115_reg_11143 & or_ln795_34_fu_7345_p2);

assign and_ln795_37_fu_7426_p2 = (tmp_117_reg_11171 & or_ln795_35_fu_7421_p2);

assign and_ln795_38_fu_7502_p2 = (tmp_119_reg_11199 & or_ln795_36_fu_7497_p2);

assign and_ln795_39_fu_7578_p2 = (tmp_121_reg_11227 & or_ln795_37_fu_7573_p2);

assign and_ln795_3_fu_691_p2 = (tmp_23_reg_8186 & or_ln795_1_fu_686_p2);

assign and_ln795_40_fu_7654_p2 = (tmp_123_reg_11255 & or_ln795_38_fu_7649_p2);

assign and_ln795_41_fu_7730_p2 = (tmp_125_reg_11283 & or_ln795_39_fu_7725_p2);

assign and_ln795_42_fu_7806_p2 = (tmp_127_reg_11311 & or_ln795_40_fu_7801_p2);

assign and_ln795_43_fu_7882_p2 = (tmp_129_reg_11339 & or_ln795_41_fu_7877_p2);

assign and_ln795_44_fu_431_p2 = (xor_ln795_42_fu_425_p2 & tmp_131_fu_403_p3);

assign and_ln795_45_fu_501_p2 = (xor_ln795_43_fu_495_p2 & tmp_133_fu_473_p3);

assign and_ln795_4_fu_2008_p2 = (tmp_46_reg_9395 & or_ln795_2_fu_2003_p2);

assign and_ln795_5_fu_2059_p2 = (tmp_48_reg_9422 & or_ln795_3_fu_2054_p2);

assign and_ln795_6_fu_2206_p2 = (tmp_50_reg_9539 & or_ln795_11_fu_2200_p2);

assign and_ln795_7_fu_2269_p2 = (tmp_52_reg_9562 & or_ln795_12_fu_2263_p2);

assign and_ln795_8_fu_2424_p2 = (tmp_54_reg_9597 & or_ln795_13_fu_2419_p2);

assign and_ln795_9_fu_2475_p2 = (tmp_56_reg_9624 & or_ln795_14_fu_2470_p2);

assign and_ln795_fu_4528_p2 = (p_Result_10_fu_4414_p3 & deleted_ones_fu_4497_p3);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state10 = ap_CS_iter0_fsm[32'd9];

assign ap_CS_iter0_fsm_state11 = ap_CS_iter0_fsm[32'd10];

assign ap_CS_iter0_fsm_state12 = ap_CS_iter0_fsm[32'd11];

assign ap_CS_iter0_fsm_state13 = ap_CS_iter0_fsm[32'd12];

assign ap_CS_iter0_fsm_state14 = ap_CS_iter0_fsm[32'd13];

assign ap_CS_iter0_fsm_state15 = ap_CS_iter0_fsm[32'd14];

assign ap_CS_iter0_fsm_state16 = ap_CS_iter0_fsm[32'd15];

assign ap_CS_iter0_fsm_state17 = ap_CS_iter0_fsm[32'd16];

assign ap_CS_iter0_fsm_state18 = ap_CS_iter0_fsm[32'd17];

assign ap_CS_iter0_fsm_state19 = ap_CS_iter0_fsm[32'd18];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state20 = ap_CS_iter0_fsm[32'd19];

assign ap_CS_iter0_fsm_state21 = ap_CS_iter0_fsm[32'd20];

assign ap_CS_iter0_fsm_state22 = ap_CS_iter0_fsm[32'd21];

assign ap_CS_iter0_fsm_state23 = ap_CS_iter0_fsm[32'd22];

assign ap_CS_iter0_fsm_state24 = ap_CS_iter0_fsm[32'd23];

assign ap_CS_iter0_fsm_state25 = ap_CS_iter0_fsm[32'd24];

assign ap_CS_iter0_fsm_state26 = ap_CS_iter0_fsm[32'd25];

assign ap_CS_iter0_fsm_state27 = ap_CS_iter0_fsm[32'd26];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter0_fsm_state9 = ap_CS_iter0_fsm[32'd8];

assign ap_CS_iter1_fsm_state28 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter1_fsm_state29 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state30 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state31 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state32 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state33 = ap_CS_iter1_fsm[32'd6];

assign ap_CS_iter1_fsm_state34 = ap_CS_iter1_fsm[32'd7];

assign ap_CS_iter1_fsm_state35 = ap_CS_iter1_fsm[32'd8];

assign ap_CS_iter1_fsm_state36 = ap_CS_iter1_fsm[32'd9];

assign ap_CS_iter1_fsm_state37 = ap_CS_iter1_fsm[32'd10];

assign ap_CS_iter1_fsm_state38 = ap_CS_iter1_fsm[32'd11];

assign ap_CS_iter1_fsm_state39 = ap_CS_iter1_fsm[32'd12];

assign ap_CS_iter1_fsm_state40 = ap_CS_iter1_fsm[32'd13];

assign ap_CS_iter1_fsm_state41 = ap_CS_iter1_fsm[32'd14];

assign ap_CS_iter1_fsm_state42 = ap_CS_iter1_fsm[32'd15];

assign ap_CS_iter1_fsm_state43 = ap_CS_iter1_fsm[32'd16];

assign ap_CS_iter1_fsm_state44 = ap_CS_iter1_fsm[32'd17];

assign ap_CS_iter1_fsm_state45 = ap_CS_iter1_fsm[32'd18];

assign ap_CS_iter1_fsm_state46 = ap_CS_iter1_fsm[32'd19];

assign ap_CS_iter1_fsm_state47 = ap_CS_iter1_fsm[32'd20];

assign ap_CS_iter1_fsm_state48 = ap_CS_iter1_fsm[32'd21];

assign ap_CS_iter1_fsm_state49 = ap_CS_iter1_fsm[32'd22];

assign ap_CS_iter1_fsm_state50 = ap_CS_iter1_fsm[32'd23];

assign ap_CS_iter1_fsm_state51 = ap_CS_iter1_fsm[32'd24];

assign ap_CS_iter1_fsm_state52 = ap_CS_iter1_fsm[32'd25];

assign ap_CS_iter1_fsm_state53 = ap_CS_iter1_fsm[32'd26];

assign ap_CS_iter1_fsm_state54 = ap_CS_iter1_fsm[32'd27];

assign ap_CS_iter2_fsm_state55 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter2_fsm_state56 = ap_CS_iter2_fsm[32'd2];

assign ap_CS_iter2_fsm_state57 = ap_CS_iter2_fsm[32'd3];

assign ap_CS_iter2_fsm_state58 = ap_CS_iter2_fsm[32'd4];

assign ap_CS_iter2_fsm_state59 = ap_CS_iter2_fsm[32'd5];

assign ap_CS_iter2_fsm_state60 = ap_CS_iter2_fsm[32'd6];

assign ap_CS_iter2_fsm_state61 = ap_CS_iter2_fsm[32'd7];

assign ap_CS_iter2_fsm_state62 = ap_CS_iter2_fsm[32'd8];

assign ap_CS_iter2_fsm_state63 = ap_CS_iter2_fsm[32'd9];

assign ap_CS_iter2_fsm_state64 = ap_CS_iter2_fsm[32'd10];

assign ap_CS_iter2_fsm_state65 = ap_CS_iter2_fsm[32'd11];

assign ap_CS_iter2_fsm_state66 = ap_CS_iter2_fsm[32'd12];

assign ap_CS_iter2_fsm_state67 = ap_CS_iter2_fsm[32'd13];

assign ap_CS_iter2_fsm_state68 = ap_CS_iter2_fsm[32'd14];

assign ap_CS_iter2_fsm_state69 = ap_CS_iter2_fsm[32'd15];

assign ap_CS_iter2_fsm_state70 = ap_CS_iter2_fsm[32'd16];

assign ap_CS_iter2_fsm_state71 = ap_CS_iter2_fsm[32'd17];

assign ap_CS_iter2_fsm_state72 = ap_CS_iter2_fsm[32'd18];

assign ap_CS_iter2_fsm_state73 = ap_CS_iter2_fsm[32'd19];

assign ap_CS_iter2_fsm_state74 = ap_CS_iter2_fsm[32'd20];

assign ap_CS_iter2_fsm_state75 = ap_CS_iter2_fsm[32'd21];

assign ap_CS_iter2_fsm_state76 = ap_CS_iter2_fsm[32'd22];

assign ap_CS_iter2_fsm_state77 = ap_CS_iter2_fsm[32'd23];

assign ap_CS_iter2_fsm_state78 = ap_CS_iter2_fsm[32'd24];

assign ap_CS_iter2_fsm_state79 = ap_CS_iter2_fsm[32'd25];

assign ap_CS_iter2_fsm_state80 = ap_CS_iter2_fsm[32'd26];

assign ap_CS_iter2_fsm_state81 = ap_CS_iter2_fsm[32'd27];

assign ap_CS_iter3_fsm_state82 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter3_fsm_state83 = ap_CS_iter3_fsm[32'd2];

assign ap_CS_iter3_fsm_state84 = ap_CS_iter3_fsm[32'd3];

assign ap_CS_iter3_fsm_state85 = ap_CS_iter3_fsm[32'd4];

assign ap_CS_iter3_fsm_state86 = ap_CS_iter3_fsm[32'd5];

assign ap_CS_iter3_fsm_state87 = ap_CS_iter3_fsm[32'd6];

assign ap_CS_iter3_fsm_state88 = ap_CS_iter3_fsm[32'd7];

assign ap_CS_iter3_fsm_state89 = ap_CS_iter3_fsm[32'd8];

assign ap_CS_iter3_fsm_state90 = ap_CS_iter3_fsm[32'd9];

assign ap_CS_iter3_fsm_state91 = ap_CS_iter3_fsm[32'd10];

assign ap_CS_iter3_fsm_state92 = ap_CS_iter3_fsm[32'd11];

assign ap_CS_iter3_fsm_state93 = ap_CS_iter3_fsm[32'd12];

assign ap_CS_iter3_fsm_state94 = ap_CS_iter3_fsm[32'd13];

assign ap_CS_iter3_fsm_state95 = ap_CS_iter3_fsm[32'd14];

assign ap_CS_iter3_fsm_state96 = ap_CS_iter3_fsm[32'd15];

assign ap_CS_iter3_fsm_state97 = ap_CS_iter3_fsm[32'd16];

assign ap_CS_iter3_fsm_state98 = ap_CS_iter3_fsm[32'd17];

assign ap_CS_iter3_fsm_state99 = ap_CS_iter3_fsm[32'd18];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((aux_in_TVALID_int_regslice == 1'b0) | (main_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage25_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage26_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state92_pp0_stage10_iter3 = (output_r_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state93_pp0_stage11_iter3 = (output_r_TREADY_int_regslice == 1'b0);
end

assign ap_block_state94_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage16_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state99_pp0_stage17_iter3 = (regslice_both_output_V_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign aux_in_TREADY = regslice_both_aux_in_V_data_V_U_ack_in;

assign aux_tmp_data_M_real_V_fu_311_p1 = aux_in_TDATA_int_regslice[15:0];

assign carry_1_fu_4428_p2 = (xor_ln416_fu_4422_p2 & p_Result_9_fu_4387_p3);

assign carry_3_fu_4630_p2 = (xor_ln416_1_fu_4624_p2 & p_Result_12_fu_4589_p3);

assign conv7_i235_i_fu_4168_p1 = $signed(error_imag_V_reg_10090);

assign conv7_i251_i_fu_4165_p1 = $signed(error_real_V_reg_10064);

assign deleted_ones_3_fu_4699_p3 = ((carry_3_fu_4630_p2[0:0] == 1'b1) ? and_ln789_1_fu_4693_p2 : Range1_all_ones_3_fu_4660_p2);

assign deleted_ones_fu_4497_p3 = ((carry_1_fu_4428_p2[0:0] == 1'b1) ? and_ln789_fu_4491_p2 : Range1_all_ones_fu_4458_p2);

assign deleted_zeros_1_fu_4672_p3 = ((carry_3_fu_4630_p2[0:0] == 1'b1) ? Range1_all_ones_3_fu_4660_p2 : Range1_all_zeros_1_fu_4666_p2);

assign deleted_zeros_fu_4470_p3 = ((carry_1_fu_4428_p2[0:0] == 1'b1) ? Range1_all_ones_fu_4458_p2 : Range1_all_zeros_fu_4464_p2);

assign error_imag_V_fu_4113_p3 = ((xor_ln340_1_fu_4099_p2[0:0] == 1'b1) ? select_ln384_45_fu_4105_p3 : p_Val2_3_fu_4075_p1);

assign error_real_V_fu_4029_p3 = ((xor_ln340_fu_4015_p2[0:0] == 1'b1) ? select_ln384_44_fu_4021_p3 : p_Val2_1_fu_3991_p1);

assign grp_fu_1054_p1 = grp_fu_1054_p10;

assign grp_fu_1054_p10 = y_V_fu_1038_p3;

assign grp_fu_1098_p0 = sext_ln1171_1_fu_1094_p1;

assign grp_fu_1098_p1 = sext_ln1169_1_reg_8575;

assign grp_fu_1106_p0 = sext_ln1171_1_fu_1094_p1;

assign grp_fu_1123_p0 = sext_ln1171_15_fu_1119_p1;

assign grp_fu_1123_p1 = sext_ln1169_2_fu_1112_p1;

assign grp_fu_1153_p1 = sext_ln1169_2_fu_1112_p1;

assign grp_fu_1159_p0 = sext_ln1171_15_fu_1119_p1;

assign grp_fu_1176_p0 = sext_ln1171_19_fu_1172_p1;

assign grp_fu_1176_p1 = sext_ln1169_3_fu_1165_p1;

assign grp_fu_1206_p1 = sext_ln1169_3_fu_1165_p1;

assign grp_fu_1212_p0 = sext_ln1171_19_fu_1172_p1;

assign grp_fu_1229_p0 = sext_ln1171_4_fu_1225_p1;

assign grp_fu_1229_p1 = sext_ln1169_4_fu_1218_p1;

assign grp_fu_1259_p1 = sext_ln1169_4_fu_1218_p1;

assign grp_fu_1265_p0 = sext_ln1171_4_fu_1225_p1;

assign grp_fu_1282_p0 = sext_ln1171_5_fu_1278_p1;

assign grp_fu_1282_p1 = sext_ln1169_5_fu_1271_p1;

assign grp_fu_1312_p1 = sext_ln1169_5_fu_1271_p1;

assign grp_fu_1318_p0 = sext_ln1171_5_fu_1278_p1;

assign grp_fu_1335_p0 = sext_ln1171_6_fu_1331_p1;

assign grp_fu_1335_p1 = sext_ln1169_6_fu_1324_p1;

assign grp_fu_1365_p1 = sext_ln1169_6_fu_1324_p1;

assign grp_fu_1371_p0 = sext_ln1171_6_fu_1331_p1;

assign grp_fu_1388_p0 = sext_ln1171_7_fu_1384_p1;

assign grp_fu_1388_p1 = sext_ln1169_7_fu_1377_p1;

assign grp_fu_1418_p1 = sext_ln1169_7_fu_1377_p1;

assign grp_fu_1424_p0 = sext_ln1171_7_fu_1384_p1;

assign grp_fu_1441_p0 = sext_ln1171_8_fu_1437_p1;

assign grp_fu_1441_p1 = sext_ln1169_8_fu_1430_p1;

assign grp_fu_1471_p1 = sext_ln1169_8_fu_1430_p1;

assign grp_fu_1477_p0 = sext_ln1171_8_fu_1437_p1;

assign grp_fu_1494_p0 = sext_ln1171_9_fu_1490_p1;

assign grp_fu_1494_p1 = sext_ln1169_9_fu_1483_p1;

assign grp_fu_1524_p1 = sext_ln1169_9_fu_1483_p1;

assign grp_fu_1530_p0 = sext_ln1171_9_fu_1490_p1;

assign grp_fu_1547_p0 = sext_ln1171_10_fu_1543_p1;

assign grp_fu_1547_p1 = sext_ln1169_10_fu_1536_p1;

assign grp_fu_1577_p1 = sext_ln1169_10_fu_1536_p1;

assign grp_fu_1583_p0 = sext_ln1171_10_fu_1543_p1;

assign grp_fu_345_p0 = sext_ln1171_fu_341_p1;

assign grp_fu_345_p1 = sext_ln1169_fu_333_p1;

assign grp_fu_377_p1 = sext_ln1169_fu_333_p1;

assign grp_fu_383_p0 = sext_ln1171_fu_341_p1;

assign grp_fu_4171_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4171_p1 = sext_ln1169_10_reg_8999_pp0_iter2_reg;

assign grp_fu_4176_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4176_p1 = sext_ln1171_42_reg_9033_pp0_iter2_reg;

assign grp_fu_4181_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4181_p1 = sext_ln1171_42_reg_9033_pp0_iter2_reg;

assign grp_fu_4186_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4186_p1 = sext_ln1169_10_reg_8999_pp0_iter2_reg;

assign grp_fu_4191_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4191_p1 = sext_ln1169_9_reg_8953_pp0_iter2_reg;

assign grp_fu_4196_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4196_p1 = sext_ln1171_39_reg_8987_pp0_iter2_reg;

assign grp_fu_4201_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4201_p1 = sext_ln1171_39_reg_8987_pp0_iter2_reg;

assign grp_fu_4206_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4206_p1 = sext_ln1169_9_reg_8953_pp0_iter2_reg;

assign grp_fu_4211_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4211_p1 = sext_ln1169_8_reg_8907_pp0_iter2_reg;

assign grp_fu_4216_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4216_p1 = sext_ln1171_36_reg_8941_pp0_iter2_reg;

assign grp_fu_4221_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4221_p1 = sext_ln1171_36_reg_8941_pp0_iter2_reg;

assign grp_fu_4226_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4226_p1 = sext_ln1169_8_reg_8907_pp0_iter2_reg;

assign grp_fu_4231_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4231_p1 = sext_ln1169_7_reg_8861_pp0_iter2_reg;

assign grp_fu_4236_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4236_p1 = sext_ln1171_33_reg_8895_pp0_iter2_reg;

assign grp_fu_4241_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4241_p1 = sext_ln1171_33_reg_8895_pp0_iter2_reg;

assign grp_fu_4246_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4246_p1 = sext_ln1169_7_reg_8861_pp0_iter2_reg;

assign grp_fu_4251_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4251_p1 = sext_ln1169_6_reg_8815_pp0_iter2_reg;

assign grp_fu_4256_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4256_p1 = sext_ln1171_30_reg_8849_pp0_iter2_reg;

assign grp_fu_4261_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4261_p1 = sext_ln1171_30_reg_8849_pp0_iter2_reg;

assign grp_fu_4266_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4266_p1 = sext_ln1169_6_reg_8815_pp0_iter2_reg;

assign grp_fu_4271_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4271_p1 = sext_ln1169_5_reg_8769_pp0_iter2_reg;

assign grp_fu_4276_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4276_p1 = sext_ln1171_27_reg_8803_pp0_iter2_reg;

assign grp_fu_4281_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4281_p1 = sext_ln1171_27_reg_8803_pp0_iter2_reg;

assign grp_fu_4286_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4286_p1 = sext_ln1169_5_reg_8769_pp0_iter2_reg;

assign grp_fu_4291_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4291_p1 = sext_ln1169_4_reg_8723_pp0_iter2_reg;

assign grp_fu_4296_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4296_p1 = sext_ln1171_24_reg_8757_pp0_iter2_reg;

assign grp_fu_4301_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4301_p1 = sext_ln1171_24_reg_8757_pp0_iter2_reg;

assign grp_fu_4306_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4306_p1 = sext_ln1169_4_reg_8723_pp0_iter2_reg;

assign grp_fu_4311_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4311_p1 = sext_ln1169_3_reg_8677_pp0_iter2_reg;

assign grp_fu_4316_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4316_p1 = sext_ln1171_21_reg_8711_pp0_iter2_reg;

assign grp_fu_4321_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4321_p1 = sext_ln1171_21_reg_8711_pp0_iter2_reg;

assign grp_fu_4326_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4326_p1 = sext_ln1169_3_reg_8677_pp0_iter2_reg;

assign grp_fu_4331_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4331_p1 = sext_ln1169_2_reg_8631_pp0_iter2_reg;

assign grp_fu_4336_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4336_p1 = sext_ln1171_17_reg_8665_pp0_iter2_reg;

assign grp_fu_4341_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4341_p1 = sext_ln1171_17_reg_8665_pp0_iter2_reg;

assign grp_fu_4346_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4346_p1 = sext_ln1169_2_reg_8631_pp0_iter2_reg;

assign grp_fu_4351_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4351_p1 = sext_ln1169_1_reg_8575_pp0_iter2_reg;

assign grp_fu_4356_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4356_p1 = sext_ln1171_13_reg_8614_pp0_iter2_reg;

assign grp_fu_4361_p0 = conv7_i251_i_fu_4165_p1;

assign grp_fu_4361_p1 = sext_ln1171_13_reg_8614_pp0_iter2_reg;

assign grp_fu_4366_p0 = conv7_i235_i_fu_4168_p1;

assign grp_fu_4366_p1 = sext_ln1169_1_reg_8575_pp0_iter2_reg;

assign grp_fu_4790_p0 = grp_fu_4790_p00;

assign grp_fu_4790_p00 = select_ln340_reg_10110;

assign grp_fu_4790_p1 = grp_fu_4790_p10;

assign grp_fu_4790_p10 = mu_read_reg_8570_pp0_iter2_reg;

assign grp_fu_4962_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_4971_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_4980_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_4989_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_4998_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5007_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5016_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5025_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5034_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5043_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5052_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5061_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5070_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5079_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5088_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5097_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5106_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5115_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5124_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5133_p0 = zext_ln1171_fu_4956_p1;

assign grp_fu_5150_p0 = $signed(shl_ln_fu_5139_p3);

assign grp_fu_5166_p0 = $signed(shl_ln737_1_fu_5155_p3);

assign grp_fu_5182_p0 = $signed(shl_ln737_2_fu_5171_p3);

assign grp_fu_5198_p0 = $signed(shl_ln737_3_fu_5187_p3);

assign grp_fu_5214_p0 = $signed(shl_ln737_4_fu_5203_p3);

assign grp_fu_5230_p0 = $signed(shl_ln737_5_fu_5219_p3);

assign grp_fu_5246_p0 = $signed(shl_ln737_6_fu_5235_p3);

assign grp_fu_5262_p0 = $signed(shl_ln737_7_fu_5251_p3);

assign grp_fu_5278_p0 = $signed(shl_ln737_8_fu_5267_p3);

assign grp_fu_5294_p0 = $signed(shl_ln737_9_fu_5283_p3);

assign grp_fu_5310_p0 = $signed(shl_ln737_s_fu_5299_p3);

assign grp_fu_5326_p0 = $signed(shl_ln737_10_fu_5315_p3);

assign grp_fu_5342_p0 = $signed(shl_ln737_11_fu_5331_p3);

assign grp_fu_5358_p0 = $signed(shl_ln737_12_fu_5347_p3);

assign grp_fu_5374_p0 = $signed(shl_ln737_13_fu_5363_p3);

assign grp_fu_5390_p0 = $signed(shl_ln737_14_fu_5379_p3);

assign grp_fu_5406_p0 = $signed(shl_ln737_15_fu_5395_p3);

assign grp_fu_5422_p0 = $signed(shl_ln737_16_fu_5411_p3);

assign grp_fu_5438_p0 = $signed(shl_ln737_17_fu_5427_p3);

assign grp_fu_5454_p0 = $signed(shl_ln737_18_fu_5443_p3);

assign grp_fu_7939_p0 = sext_ln1169_13_fu_399_p1;

assign grp_fu_7939_p1 = sext_ln1169_13_fu_399_p1;

assign grp_fu_7945_p0 = sext_ln1169_18_fu_559_p1;

assign grp_fu_7945_p1 = sext_ln1169_18_fu_559_p1;

assign grp_fu_7951_p0 = sext_ln1169_11_fu_610_p1;

assign grp_fu_7951_p1 = sext_ln1169_11_fu_610_p1;

assign grp_fu_7957_p0 = sext_ln1169_15_fu_727_p1;

assign grp_fu_7957_p1 = sext_ln1169_15_fu_727_p1;

assign grp_fu_7963_p0 = sext_ln1169_24_fu_790_p1;

assign grp_fu_7963_p1 = sext_ln1169_24_fu_790_p1;

assign grp_fu_7969_p0 = sext_ln1169_26_fu_803_p1;

assign grp_fu_7969_p1 = sext_ln1169_26_fu_803_p1;

assign grp_fu_7975_p0 = sext_ln1169_16_fu_821_p1;

assign grp_fu_7975_p1 = sext_ln1169_16_fu_821_p1;

assign grp_fu_7982_p0 = sext_ln1169_21_fu_825_p1;

assign grp_fu_7982_p1 = sext_ln1169_21_fu_825_p1;

assign grp_fu_7988_p0 = sext_ln1169_28_fu_854_p1;

assign grp_fu_7988_p1 = sext_ln1169_28_fu_854_p1;

assign grp_fu_7994_p0 = sext_ln1169_30_fu_858_p1;

assign grp_fu_7994_p1 = sext_ln1169_30_fu_858_p1;

assign grp_fu_8001_p0 = sext_ln1169_25_fu_866_p1;

assign grp_fu_8001_p1 = sext_ln1169_25_fu_866_p1;

assign grp_fu_8008_p0 = sext_ln1169_23_fu_885_p1;

assign grp_fu_8008_p1 = sext_ln1169_23_fu_885_p1;

assign grp_fu_8015_p0 = sext_ln1169_12_fu_889_p1;

assign grp_fu_8015_p1 = sext_ln1169_12_fu_889_p1;

assign grp_fu_8022_p0 = sext_ln1169_17_fu_901_p1;

assign grp_fu_8022_p1 = sext_ln1169_17_fu_901_p1;

assign grp_fu_8029_p0 = sext_ln1169_14_fu_920_p1;

assign grp_fu_8029_p1 = sext_ln1169_14_fu_920_p1;

assign grp_fu_8036_p0 = sext_ln1169_19_fu_939_p1;

assign grp_fu_8036_p1 = sext_ln1169_19_fu_939_p1;

assign grp_fu_8044_p0 = sext_ln1169_29_fu_953_p1;

assign grp_fu_8044_p1 = sext_ln1169_29_fu_953_p1;

assign grp_fu_8051_p0 = sext_ln1169_20_fu_966_p1;

assign grp_fu_8051_p1 = sext_ln1169_20_fu_966_p1;

assign grp_fu_8058_p0 = sext_ln1169_27_fu_985_p1;

assign grp_fu_8058_p1 = sext_ln1169_27_fu_985_p1;

assign grp_fu_8066_p0 = sext_ln1169_22_fu_1008_p1;

assign grp_fu_8066_p1 = sext_ln1169_22_fu_1008_p1;

assign icmp_ln1551_fu_1045_p2 = ((add_ln737_reg_8555 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_10_fu_3833_p2 = ((tmp_21_reg_10004 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_11_fu_2232_p2 = ((tmp_7_reg_9579 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_12_fu_2333_p2 = ((tmp_8_fu_2323_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_13_fu_2387_p2 = ((tmp_9_fu_2377_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_14_fu_2648_p2 = ((tmp_10_reg_9691 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_15_fu_2749_p2 = ((tmp_11_fu_2739_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_16_fu_2803_p2 = ((tmp_12_fu_2793_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_17_fu_3064_p2 = ((tmp_14_reg_9803 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_18_fu_3219_p2 = ((tmp_16_fu_3209_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_19_fu_3480_p2 = ((tmp_18_reg_9915 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_598_p2 = ((tmp_1_fu_588_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_20_fu_3635_p2 = ((tmp_20_fu_3625_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_21_fu_3896_p2 = ((tmp_22_reg_10027 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_22_fu_5495_p2 = ((tmp_24_fu_5485_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_23_fu_5543_p2 = ((tmp_25_fu_5533_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_24_fu_5591_p2 = ((tmp_26_fu_5581_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_25_fu_5639_p2 = ((tmp_27_fu_5629_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_26_fu_5687_p2 = ((tmp_28_fu_5677_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_27_fu_5735_p2 = ((tmp_29_fu_5725_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_28_fu_5783_p2 = ((tmp_30_fu_5773_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_29_fu_5831_p2 = ((tmp_31_fu_5821_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_2169_p2 = ((tmp_6_reg_9556 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_30_fu_5879_p2 = ((tmp_32_fu_5869_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_31_fu_5927_p2 = ((tmp_33_fu_5917_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_32_fu_5975_p2 = ((tmp_34_fu_5965_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_33_fu_6023_p2 = ((tmp_35_fu_6013_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_34_fu_6071_p2 = ((tmp_36_fu_6061_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_35_fu_6119_p2 = ((tmp_37_fu_6109_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_36_fu_6167_p2 = ((tmp_38_fu_6157_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_37_fu_6215_p2 = ((tmp_39_fu_6205_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_38_fu_6263_p2 = ((tmp_40_fu_6253_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_39_fu_6311_p2 = ((tmp_41_fu_6301_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_1773_p2 = ((tmp_4_fu_1763_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_40_fu_6359_p2 = ((tmp_42_fu_6349_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_41_fu_6407_p2 = ((tmp_43_fu_6397_p4 != 47'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_2585_p2 = ((tmp_s_reg_9668 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_1827_p2 = ((tmp_5_fu_1817_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_3001_p2 = ((tmp_13_reg_9780 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_3165_p2 = ((tmp_15_fu_3155_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_3417_p2 = ((tmp_17_reg_9892 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_3581_p2 = ((tmp_19_fu_3571_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_651_p2 = ((tmp_fu_641_p4 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln795_10_fu_3859_p2 = ((tmp_21_reg_10004 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_11_fu_2195_p2 = ((tmp_6_reg_9556 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_12_fu_2258_p2 = ((tmp_7_reg_9579 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_13_fu_2339_p2 = ((tmp_8_fu_2323_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_14_fu_2393_p2 = ((tmp_9_fu_2377_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_15_fu_2674_p2 = ((tmp_10_reg_9691 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_16_fu_2809_p2 = ((tmp_12_fu_2793_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_17_fu_3090_p2 = ((tmp_14_reg_9803 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_18_fu_3225_p2 = ((tmp_16_fu_3209_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_19_fu_3506_p2 = ((tmp_18_reg_9915 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_1_fu_604_p2 = ((tmp_1_fu_588_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln795_20_fu_3641_p2 = ((tmp_20_fu_3625_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_21_fu_3922_p2 = ((tmp_22_reg_10027 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_22_fu_5501_p2 = ((tmp_24_fu_5485_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_23_fu_5549_p2 = ((tmp_25_fu_5533_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_24_fu_5597_p2 = ((tmp_26_fu_5581_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_25_fu_5645_p2 = ((tmp_27_fu_5629_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_26_fu_5693_p2 = ((tmp_28_fu_5677_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_27_fu_5741_p2 = ((tmp_29_fu_5725_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_28_fu_5789_p2 = ((tmp_30_fu_5773_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_29_fu_5837_p2 = ((tmp_31_fu_5821_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_2_fu_1779_p2 = ((tmp_4_fu_1763_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_30_fu_5885_p2 = ((tmp_32_fu_5869_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_31_fu_5933_p2 = ((tmp_33_fu_5917_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_32_fu_5981_p2 = ((tmp_34_fu_5965_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_33_fu_6029_p2 = ((tmp_35_fu_6013_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_34_fu_6077_p2 = ((tmp_36_fu_6061_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_35_fu_6125_p2 = ((tmp_37_fu_6109_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_36_fu_6173_p2 = ((tmp_38_fu_6157_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_37_fu_6221_p2 = ((tmp_39_fu_6205_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_38_fu_6269_p2 = ((tmp_40_fu_6253_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_39_fu_6317_p2 = ((tmp_41_fu_6301_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_3_fu_1833_p2 = ((tmp_5_fu_1817_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_40_fu_6365_p2 = ((tmp_42_fu_6349_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_41_fu_6413_p2 = ((tmp_43_fu_6397_p4 != 47'd140737488355327) ? 1'b1 : 1'b0);

assign icmp_ln795_4_fu_2611_p2 = ((tmp_s_reg_9668 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_5_fu_2755_p2 = ((tmp_11_fu_2739_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_6_fu_3027_p2 = ((tmp_13_reg_9780 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_7_fu_3171_p2 = ((tmp_15_fu_3155_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_8_fu_3443_p2 = ((tmp_17_reg_9892 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_9_fu_3587_p2 = ((tmp_19_fu_3571_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign icmp_ln795_fu_657_p2 = ((tmp_fu_641_p4 != 17'd131071) ? 1'b1 : 1'b0);

assign lhs_2_fu_4046_p3 = {{tmp_44_fu_4037_p4}, {32'd0}};

assign lhs_fu_3962_p3 = {{trunc_ln737_fu_3959_p1}, {32'd0}};

assign main_in_TREADY = regslice_both_main_in_V_data_V_U_ack_in;

assign or_ln340_10_fu_7203_p2 = (and_ln795_34_fu_7198_p2 | and_ln794_34_fu_7182_p2);

assign or_ln340_11_fu_7279_p2 = (and_ln795_35_fu_7274_p2 | and_ln794_35_fu_7258_p2);

assign or_ln340_12_fu_7355_p2 = (and_ln795_36_fu_7350_p2 | and_ln794_36_fu_7334_p2);

assign or_ln340_13_fu_7431_p2 = (and_ln795_37_fu_7426_p2 | and_ln794_37_fu_7410_p2);

assign or_ln340_14_fu_7507_p2 = (and_ln795_38_fu_7502_p2 | and_ln794_38_fu_7486_p2);

assign or_ln340_15_fu_7583_p2 = (and_ln795_39_fu_7578_p2 | and_ln794_39_fu_7562_p2);

assign or_ln340_16_fu_7659_p2 = (and_ln795_40_fu_7654_p2 | and_ln794_40_fu_7638_p2);

assign or_ln340_17_fu_7735_p2 = (and_ln795_41_fu_7730_p2 | and_ln794_41_fu_7714_p2);

assign or_ln340_18_fu_7811_p2 = (and_ln795_42_fu_7806_p2 | and_ln794_42_fu_7790_p2);

assign or_ln340_19_fu_7887_p2 = (and_ln795_43_fu_7882_p2 | and_ln794_43_fu_7866_p2);

assign or_ln340_1_fu_6519_p2 = (and_ln795_25_fu_6514_p2 | and_ln794_25_fu_6498_p2);

assign or_ln340_20_fu_6461_p2 = (xor_ln340_2_fu_6455_p2 | and_ln794_24_fu_6428_p2);

assign or_ln340_21_fu_6537_p2 = (xor_ln340_3_fu_6531_p2 | and_ln794_25_fu_6498_p2);

assign or_ln340_22_fu_6613_p2 = (xor_ln340_4_fu_6607_p2 | and_ln794_26_fu_6574_p2);

assign or_ln340_23_fu_6689_p2 = (xor_ln340_5_fu_6683_p2 | and_ln794_27_fu_6650_p2);

assign or_ln340_24_fu_6765_p2 = (xor_ln340_6_fu_6759_p2 | and_ln794_28_fu_6726_p2);

assign or_ln340_25_fu_6841_p2 = (xor_ln340_7_fu_6835_p2 | and_ln794_29_fu_6802_p2);

assign or_ln340_26_fu_6917_p2 = (xor_ln340_8_fu_6911_p2 | and_ln794_30_fu_6878_p2);

assign or_ln340_27_fu_6993_p2 = (xor_ln340_9_fu_6987_p2 | and_ln794_31_fu_6954_p2);

assign or_ln340_28_fu_7069_p2 = (xor_ln340_10_fu_7063_p2 | and_ln794_32_fu_7030_p2);

assign or_ln340_29_fu_7145_p2 = (xor_ln340_11_fu_7139_p2 | and_ln794_33_fu_7106_p2);

assign or_ln340_2_fu_6595_p2 = (and_ln795_26_fu_6590_p2 | and_ln794_26_fu_6574_p2);

assign or_ln340_30_fu_7221_p2 = (xor_ln340_12_fu_7215_p2 | and_ln794_34_fu_7182_p2);

assign or_ln340_31_fu_7297_p2 = (xor_ln340_13_fu_7291_p2 | and_ln794_35_fu_7258_p2);

assign or_ln340_32_fu_7373_p2 = (xor_ln340_14_fu_7367_p2 | and_ln794_36_fu_7334_p2);

assign or_ln340_33_fu_7449_p2 = (xor_ln340_15_fu_7443_p2 | and_ln794_37_fu_7410_p2);

assign or_ln340_34_fu_7525_p2 = (xor_ln340_16_fu_7519_p2 | and_ln794_38_fu_7486_p2);

assign or_ln340_35_fu_7601_p2 = (xor_ln340_17_fu_7595_p2 | and_ln794_39_fu_7562_p2);

assign or_ln340_36_fu_7677_p2 = (xor_ln340_18_fu_7671_p2 | and_ln794_40_fu_7638_p2);

assign or_ln340_37_fu_7753_p2 = (xor_ln340_19_fu_7747_p2 | and_ln794_41_fu_7714_p2);

assign or_ln340_38_fu_7829_p2 = (xor_ln340_20_fu_7823_p2 | and_ln794_42_fu_7790_p2);

assign or_ln340_39_fu_7905_p2 = (xor_ln340_21_fu_7899_p2 | and_ln794_43_fu_7866_p2);

assign or_ln340_3_fu_6671_p2 = (and_ln795_27_fu_6666_p2 | and_ln794_27_fu_6650_p2);

assign or_ln340_40_fu_443_p2 = (xor_ln794_46_fu_419_p2 | tmp_132_fu_411_p3);

assign or_ln340_41_fu_519_p2 = (xor_ln794_47_fu_489_p2 | tmp_134_fu_481_p3);

assign or_ln340_4_fu_6747_p2 = (and_ln795_28_fu_6742_p2 | and_ln794_28_fu_6726_p2);

assign or_ln340_5_fu_6823_p2 = (and_ln795_29_fu_6818_p2 | and_ln794_29_fu_6802_p2);

assign or_ln340_6_fu_6899_p2 = (and_ln795_30_fu_6894_p2 | and_ln794_30_fu_6878_p2);

assign or_ln340_7_fu_6975_p2 = (and_ln795_31_fu_6970_p2 | and_ln794_31_fu_6954_p2);

assign or_ln340_8_fu_7051_p2 = (and_ln795_32_fu_7046_p2 | and_ln794_32_fu_7030_p2);

assign or_ln340_9_fu_7127_p2 = (and_ln795_33_fu_7122_p2 | and_ln794_33_fu_7106_p2);

assign or_ln340_fu_6449_p2 = (and_ln795_24_fu_6444_p2 | and_ln794_24_fu_6428_p2);

assign or_ln384_10_fu_2853_p2 = (and_ln795_12_fu_2840_p2 | and_ln794_10_fu_2824_p2);

assign or_ln384_11_fu_2904_p2 = (and_ln795_13_fu_2891_p2 | and_ln794_11_fu_2875_p2);

assign or_ln384_12_fu_3051_p2 = (and_ln795_14_fu_3038_p2 | and_ln794_12_fu_3016_p2);

assign or_ln384_13_fu_3114_p2 = (and_ln795_15_fu_3101_p2 | and_ln794_13_fu_3079_p2);

assign or_ln384_14_fu_3269_p2 = (and_ln795_16_fu_3256_p2 | and_ln794_14_fu_3240_p2);

assign or_ln384_15_fu_3320_p2 = (and_ln795_17_fu_3307_p2 | and_ln794_15_fu_3291_p2);

assign or_ln384_16_fu_3467_p2 = (and_ln795_18_fu_3454_p2 | and_ln794_16_fu_3432_p2);

assign or_ln384_17_fu_3530_p2 = (and_ln795_19_fu_3517_p2 | and_ln794_17_fu_3495_p2);

assign or_ln384_18_fu_3685_p2 = (and_ln795_20_fu_3672_p2 | and_ln794_18_fu_3656_p2);

assign or_ln384_19_fu_3736_p2 = (and_ln795_21_fu_3723_p2 | and_ln794_19_fu_3707_p2);

assign or_ln384_1_fu_704_p2 = (and_ln795_3_fu_691_p2 | and_ln794_1_fu_675_p2);

assign or_ln384_20_fu_3883_p2 = (and_ln795_22_fu_3870_p2 | and_ln794_20_fu_3848_p2);

assign or_ln384_21_fu_3946_p2 = (and_ln795_23_fu_3933_p2 | and_ln794_21_fu_3911_p2);

assign or_ln384_22_fu_4559_p2 = (underflow_fu_4546_p2 | overflow_3_fu_4523_p2);

assign or_ln384_23_fu_4761_p2 = (underflow_1_fu_4748_p2 | overflow_4_fu_4725_p2);

assign or_ln384_2_fu_2021_p2 = (and_ln795_4_fu_2008_p2 | and_ln794_2_fu_1992_p2);

assign or_ln384_3_fu_2072_p2 = (and_ln795_5_fu_2059_p2 | and_ln794_3_fu_2043_p2);

assign or_ln384_4_fu_2219_p2 = (and_ln795_6_fu_2206_p2 | and_ln794_4_fu_2184_p2);

assign or_ln384_5_fu_2282_p2 = (and_ln795_7_fu_2269_p2 | and_ln794_5_fu_2247_p2);

assign or_ln384_6_fu_2437_p2 = (and_ln795_8_fu_2424_p2 | and_ln794_6_fu_2408_p2);

assign or_ln384_7_fu_2488_p2 = (and_ln795_9_fu_2475_p2 | and_ln794_7_fu_2459_p2);

assign or_ln384_8_fu_2635_p2 = (and_ln795_10_fu_2622_p2 | and_ln794_8_fu_2600_p2);

assign or_ln384_9_fu_2698_p2 = (and_ln795_11_fu_2685_p2 | and_ln794_9_fu_2663_p2);

assign or_ln384_fu_772_p2 = (and_ln795_1_fu_759_p2 | and_ln794_fu_743_p2);

assign or_ln406_1_fu_4596_p2 = (r_1_reg_10105 | p_Result_5_reg_10079);

assign or_ln406_fu_4394_p2 = (r_reg_10100 | p_Result_s_reg_10053);

assign or_ln794_10_fu_3838_p2 = (tmp_83_reg_9998 | icmp_ln777_10_fu_3833_p2);

assign or_ln794_11_fu_2174_p2 = (tmp_51_reg_9550 | icmp_ln777_2_fu_2169_p2);

assign or_ln794_12_fu_2237_p2 = (tmp_53_reg_9573 | icmp_ln777_11_fu_2232_p2);

assign or_ln794_13_fu_2399_p2 = (tmp_55_reg_9608 | icmp_ln777_12_reg_9614);

assign or_ln794_14_fu_2450_p2 = (tmp_57_reg_9635 | icmp_ln777_13_reg_9641);

assign or_ln794_15_fu_2590_p2 = (tmp_59_reg_9662 | icmp_ln777_4_fu_2585_p2);

assign or_ln794_16_fu_2653_p2 = (tmp_61_reg_9685 | icmp_ln777_14_fu_2648_p2);

assign or_ln794_17_fu_2815_p2 = (tmp_63_reg_9720 | icmp_ln777_15_reg_9726);

assign or_ln794_18_fu_2866_p2 = (tmp_65_reg_9747 | icmp_ln777_16_reg_9753);

assign or_ln794_19_fu_3069_p2 = (tmp_69_reg_9797 | icmp_ln777_17_fu_3064_p2);

assign or_ln794_1_fu_666_p2 = (tmp_45_reg_8192 | icmp_ln777_1_reg_8198);

assign or_ln794_20_fu_3282_p2 = (tmp_73_reg_9859 | icmp_ln777_18_reg_9865);

assign or_ln794_21_fu_3485_p2 = (tmp_77_reg_9909 | icmp_ln777_19_fu_3480_p2);

assign or_ln794_22_fu_3698_p2 = (tmp_81_reg_9971 | icmp_ln777_20_reg_9977);

assign or_ln794_23_fu_3901_p2 = (tmp_85_reg_10021 | icmp_ln777_21_fu_3896_p2);

assign or_ln794_24_fu_6419_p2 = (tmp_92_reg_10819 | icmp_ln777_22_reg_10825);

assign or_ln794_25_fu_6489_p2 = (tmp_94_reg_10847 | icmp_ln777_23_reg_10853);

assign or_ln794_26_fu_6565_p2 = (tmp_96_reg_10875 | icmp_ln777_24_reg_10881);

assign or_ln794_27_fu_6641_p2 = (tmp_98_reg_10903 | icmp_ln777_25_reg_10909);

assign or_ln794_28_fu_6717_p2 = (tmp_100_reg_10931 | icmp_ln777_26_reg_10937);

assign or_ln794_29_fu_6793_p2 = (tmp_102_reg_10959 | icmp_ln777_27_reg_10965);

assign or_ln794_2_fu_1983_p2 = (tmp_47_reg_9406 | icmp_ln777_3_reg_9412);

assign or_ln794_30_fu_6869_p2 = (tmp_104_reg_10987 | icmp_ln777_28_reg_10993);

assign or_ln794_31_fu_6945_p2 = (tmp_106_reg_11015 | icmp_ln777_29_reg_11021);

assign or_ln794_32_fu_7021_p2 = (tmp_108_reg_11043 | icmp_ln777_30_reg_11049);

assign or_ln794_33_fu_7097_p2 = (tmp_110_reg_11071 | icmp_ln777_31_reg_11077);

assign or_ln794_34_fu_7173_p2 = (tmp_112_reg_11099 | icmp_ln777_32_reg_11105);

assign or_ln794_35_fu_7249_p2 = (tmp_114_reg_11127 | icmp_ln777_33_reg_11133);

assign or_ln794_36_fu_7325_p2 = (tmp_116_reg_11155 | icmp_ln777_34_reg_11161);

assign or_ln794_37_fu_7401_p2 = (tmp_118_reg_11183 | icmp_ln777_35_reg_11189);

assign or_ln794_38_fu_7477_p2 = (tmp_120_reg_11211 | icmp_ln777_36_reg_11217);

assign or_ln794_39_fu_7553_p2 = (tmp_122_reg_11239 | icmp_ln777_37_reg_11245);

assign or_ln794_3_fu_4517_p2 = (xor_ln794_5_fu_4511_p2 | p_Result_10_fu_4414_p3);

assign or_ln794_40_fu_7629_p2 = (tmp_124_reg_11267 | icmp_ln777_38_reg_11273);

assign or_ln794_41_fu_7705_p2 = (tmp_126_reg_11295 | icmp_ln777_39_reg_11301);

assign or_ln794_42_fu_7781_p2 = (tmp_128_reg_11323 | icmp_ln777_40_reg_11329);

assign or_ln794_43_fu_7857_p2 = (tmp_130_reg_11351 | icmp_ln777_41_reg_11357);

assign or_ln794_4_fu_4719_p2 = (xor_ln794_6_fu_4713_p2 | p_Result_13_fu_4616_p3);

assign or_ln794_5_fu_2034_p2 = (tmp_49_reg_9433 | icmp_ln777_5_reg_9439);

assign or_ln794_6_fu_3006_p2 = (tmp_67_reg_9774 | icmp_ln777_6_fu_3001_p2);

assign or_ln794_7_fu_3231_p2 = (tmp_71_reg_9832 | icmp_ln777_7_reg_9838);

assign or_ln794_8_fu_3422_p2 = (tmp_75_reg_9886 | icmp_ln777_8_fu_3417_p2);

assign or_ln794_9_fu_3647_p2 = (tmp_79_reg_9944 | icmp_ln777_9_reg_9950);

assign or_ln794_fu_734_p2 = (tmp_3_reg_8225 | icmp_ln777_reg_8231);

assign or_ln795_10_fu_3864_p2 = (xor_ln795_20_fu_3854_p2 | icmp_ln795_10_fu_3859_p2);

assign or_ln795_11_fu_2200_p2 = (xor_ln795_4_fu_2190_p2 | icmp_ln795_11_fu_2195_p2);

assign or_ln795_12_fu_2263_p2 = (xor_ln795_5_fu_2253_p2 | icmp_ln795_12_fu_2258_p2);

assign or_ln795_13_fu_2419_p2 = (xor_ln795_6_fu_2414_p2 | icmp_ln795_13_reg_9619);

assign or_ln795_14_fu_2470_p2 = (xor_ln795_7_fu_2465_p2 | icmp_ln795_14_reg_9646);

assign or_ln795_15_fu_2679_p2 = (xor_ln795_9_fu_2669_p2 | icmp_ln795_15_fu_2674_p2);

assign or_ln795_16_fu_2886_p2 = (xor_ln795_11_fu_2881_p2 | icmp_ln795_16_reg_9758);

assign or_ln795_17_fu_3095_p2 = (xor_ln795_13_fu_3085_p2 | icmp_ln795_17_fu_3090_p2);

assign or_ln795_18_fu_3302_p2 = (xor_ln795_15_fu_3297_p2 | icmp_ln795_18_reg_9870);

assign or_ln795_19_fu_3511_p2 = (xor_ln795_17_fu_3501_p2 | icmp_ln795_19_fu_3506_p2);

assign or_ln795_1_fu_686_p2 = (xor_ln795_1_fu_681_p2 | icmp_ln795_1_reg_8203);

assign or_ln795_20_fu_3718_p2 = (xor_ln795_19_fu_3713_p2 | icmp_ln795_20_reg_9982);

assign or_ln795_21_fu_3927_p2 = (xor_ln795_21_fu_3917_p2 | icmp_ln795_21_fu_3922_p2);

assign or_ln795_22_fu_6439_p2 = (xor_ln795_22_fu_6434_p2 | icmp_ln795_22_reg_10830);

assign or_ln795_23_fu_6509_p2 = (xor_ln795_23_fu_6504_p2 | icmp_ln795_23_reg_10858);

assign or_ln795_24_fu_6585_p2 = (xor_ln795_24_fu_6580_p2 | icmp_ln795_24_reg_10886);

assign or_ln795_25_fu_6661_p2 = (xor_ln795_25_fu_6656_p2 | icmp_ln795_25_reg_10914);

assign or_ln795_26_fu_6737_p2 = (xor_ln795_26_fu_6732_p2 | icmp_ln795_26_reg_10942);

assign or_ln795_27_fu_6813_p2 = (xor_ln795_27_fu_6808_p2 | icmp_ln795_27_reg_10970);

assign or_ln795_28_fu_6889_p2 = (xor_ln795_28_fu_6884_p2 | icmp_ln795_28_reg_10998);

assign or_ln795_29_fu_6965_p2 = (xor_ln795_29_fu_6960_p2 | icmp_ln795_29_reg_11026);

assign or_ln795_2_fu_2003_p2 = (xor_ln795_2_fu_1998_p2 | icmp_ln795_2_reg_9417);

assign or_ln795_30_fu_7041_p2 = (xor_ln795_30_fu_7036_p2 | icmp_ln795_30_reg_11054);

assign or_ln795_31_fu_7117_p2 = (xor_ln795_31_fu_7112_p2 | icmp_ln795_31_reg_11082);

assign or_ln795_32_fu_7193_p2 = (xor_ln795_32_fu_7188_p2 | icmp_ln795_32_reg_11110);

assign or_ln795_33_fu_7269_p2 = (xor_ln795_33_fu_7264_p2 | icmp_ln795_33_reg_11138);

assign or_ln795_34_fu_7345_p2 = (xor_ln795_34_fu_7340_p2 | icmp_ln795_34_reg_11166);

assign or_ln795_35_fu_7421_p2 = (xor_ln795_35_fu_7416_p2 | icmp_ln795_35_reg_11194);

assign or_ln795_36_fu_7497_p2 = (xor_ln795_36_fu_7492_p2 | icmp_ln795_36_reg_11222);

assign or_ln795_37_fu_7573_p2 = (xor_ln795_37_fu_7568_p2 | icmp_ln795_37_reg_11250);

assign or_ln795_38_fu_7649_p2 = (xor_ln795_38_fu_7644_p2 | icmp_ln795_38_reg_11278);

assign or_ln795_39_fu_7725_p2 = (xor_ln795_39_fu_7720_p2 | icmp_ln795_39_reg_11306);

assign or_ln795_3_fu_2054_p2 = (xor_ln795_3_fu_2049_p2 | icmp_ln795_3_reg_9444);

assign or_ln795_40_fu_7801_p2 = (xor_ln795_40_fu_7796_p2 | icmp_ln795_40_reg_11334);

assign or_ln795_41_fu_7877_p2 = (xor_ln795_41_fu_7872_p2 | icmp_ln795_41_reg_11362);

assign or_ln795_42_fu_4534_p2 = (and_ln795_fu_4528_p2 | and_ln790_fu_4505_p2);

assign or_ln795_43_fu_4736_p2 = (and_ln795_2_fu_4730_p2 | and_ln790_1_fu_4707_p2);

assign or_ln795_4_fu_2616_p2 = (xor_ln795_8_fu_2606_p2 | icmp_ln795_4_fu_2611_p2);

assign or_ln795_5_fu_2835_p2 = (xor_ln795_10_fu_2830_p2 | icmp_ln795_5_reg_9731);

assign or_ln795_6_fu_3032_p2 = (xor_ln795_12_fu_3022_p2 | icmp_ln795_6_fu_3027_p2);

assign or_ln795_7_fu_3251_p2 = (xor_ln795_14_fu_3246_p2 | icmp_ln795_7_reg_9843);

assign or_ln795_8_fu_3448_p2 = (xor_ln795_16_fu_3438_p2 | icmp_ln795_8_fu_3443_p2);

assign or_ln795_9_fu_3667_p2 = (xor_ln795_18_fu_3662_p2 | icmp_ln795_9_reg_9955);

assign or_ln795_fu_754_p2 = (xor_ln795_fu_749_p2 | icmp_ln795_reg_8236);

assign output_r_TDATA_int_regslice = {{output_tmp_data_M_imag_V_fu_4767_p3}, {output_tmp_data_M_real_V_fu_4565_p3}};

assign output_r_TVALID = regslice_both_output_V_data_V_U_vld_out;

assign output_tmp_data_M_imag_V_fu_4767_p3 = ((or_ln384_23_fu_4761_p2[0:0] == 1'b1) ? select_ln384_48_fu_4753_p3 : p_Val2_9_fu_4610_p2);

assign output_tmp_data_M_real_V_fu_4565_p3 = ((or_ln384_22_fu_4559_p2[0:0] == 1'b1) ? select_ln384_46_fu_4551_p3 : p_Val2_6_fu_4408_p2);

assign overflow_1_fu_4093_p2 = (xor_ln794_1_fu_4087_p2 & p_Result_6_fu_4079_p3);

assign overflow_3_fu_4523_p2 = (xor_ln794_reg_10059 & or_ln794_3_fu_4517_p2);

assign overflow_4_fu_4725_p2 = (xor_ln794_1_reg_10085 & or_ln794_4_fu_4719_p2);

assign overflow_fu_4009_p2 = (xor_ln794_fu_4003_p2 & p_Result_4_fu_3995_p3);

assign p_Result_10_fu_4414_p3 = p_Val2_6_fu_4408_p2[32'd15];

assign p_Result_11_fu_4582_p3 = ret_V_1_reg_10069[32'd31];

assign p_Result_12_fu_4589_p3 = ret_V_1_reg_10069[32'd47];

assign p_Result_13_fu_4616_p3 = p_Val2_9_fu_4610_p2[32'd15];

assign p_Result_1_fu_4449_p4 = {{ret_V_reg_10043[64:48]}};

assign p_Result_2_fu_4636_p4 = {{ret_V_1_reg_10069[64:49]}};

assign p_Result_3_fu_4651_p4 = {{ret_V_1_reg_10069[64:48]}};

assign p_Result_4_fu_3995_p3 = ret_V_fu_3977_p2[32'd63];

assign p_Result_5_fu_4067_p3 = ret_V_1_fu_4061_p2[32'd64];

assign p_Result_6_fu_4079_p3 = ret_V_1_fu_4061_p2[32'd63];

assign p_Result_7_fu_4149_p3 = ap_phi_mux_p_Val2_4_phi_fu_292_p4[32'd63];

assign p_Result_8_fu_4380_p3 = ret_V_reg_10043[32'd31];

assign p_Result_9_fu_4387_p3 = ret_V_reg_10043[32'd47];

assign p_Result_s_18_fu_4434_p4 = {{ret_V_reg_10043[64:49]}};

assign p_Result_s_fu_3983_p3 = ret_V_fu_3977_p2[32'd64];

assign p_Val2_1_fu_3991_p1 = ret_V_fu_3977_p2[63:0];

assign p_Val2_3_fu_4075_p1 = ret_V_1_fu_4061_p2[63:0];

assign p_Val2_5_fu_4371_p4 = {{ret_V_reg_10043[47:32]}};

assign p_Val2_6_fu_4408_p2 = (p_Val2_5_fu_4371_p4 + zext_ln415_fu_4404_p1);

assign p_Val2_8_fu_4573_p4 = {{ret_V_1_reg_10069[47:32]}};

assign p_Val2_9_fu_4610_p2 = (p_Val2_8_fu_4573_p4 + zext_ln415_1_fu_4606_p1);

assign r_1_fu_4135_p2 = ((trunc_ln727_1_fu_4131_p1 != 31'd0) ? 1'b1 : 1'b0);

assign r_fu_4125_p2 = ((trunc_ln727_fu_4121_p1 != 31'd0) ? 1'b1 : 1'b0);

assign ret_V_1_fu_4061_p2 = ($signed(sext_ln1246_12_fu_4054_p1) - $signed(sext_ln712_32_fu_4058_p1));

assign ret_V_fu_3977_p2 = ($signed(sext_ln1246_11_fu_3970_p1) - $signed(sext_ln712_31_fu_3974_p1));

assign rhs_1_fu_3952_p3 = ((or_ln384_21_fu_3946_p2[0:0] == 1'b1) ? select_ln384_42_fu_3938_p3 : add_ln712_19_reg_10016);

assign rhs_fu_3889_p3 = ((or_ln384_20_fu_3883_p2[0:0] == 1'b1) ? select_ln384_40_fu_3875_p3 : add_ln712_18_reg_9993);

assign select_ln340_10_fu_6999_p3 = ((or_ln340_7_fu_6975_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_7_reg_11009);

assign select_ln340_11_fu_7075_p3 = ((or_ln340_8_fu_7051_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_8_reg_11037);

assign select_ln340_12_fu_7151_p3 = ((or_ln340_9_fu_7127_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_9_reg_11065);

assign select_ln340_13_fu_7227_p3 = ((or_ln340_10_fu_7203_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_s_reg_11093);

assign select_ln340_14_fu_7303_p3 = ((or_ln340_11_fu_7279_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_10_reg_11121);

assign select_ln340_15_fu_7379_p3 = ((or_ln340_12_fu_7355_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_11_reg_11149);

assign select_ln340_16_fu_7455_p3 = ((or_ln340_13_fu_7431_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_12_reg_11177);

assign select_ln340_17_fu_7531_p3 = ((or_ln340_14_fu_7507_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_13_reg_11205);

assign select_ln340_18_fu_7607_p3 = ((or_ln340_15_fu_7583_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_14_reg_11233);

assign select_ln340_19_fu_7683_p3 = ((or_ln340_16_fu_7659_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_15_reg_11261);

assign select_ln340_20_fu_7759_p3 = ((or_ln340_17_fu_7735_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_16_reg_11289);

assign select_ln340_21_fu_7835_p3 = ((or_ln340_18_fu_7811_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_17_reg_11317);

assign select_ln340_22_fu_7911_p3 = ((or_ln340_19_fu_7887_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_18_reg_11345);

assign select_ln340_23_fu_449_p2 = lms_weights_real_V_10;

assign select_ln340_23_fu_449_p3 = ((xor_ln340_22_fu_437_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_23_fu_449_p2);

assign select_ln340_24_fu_525_p2 = lms_weights_imag_V_10;

assign select_ln340_24_fu_525_p3 = ((xor_ln340_23_fu_507_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : select_ln340_24_fu_525_p2);

assign select_ln340_25_fu_6481_p3 = ((or_ln340_20_fu_6461_p2[0:0] == 1'b1) ? select_ln340_3_fu_6467_p3 : select_ln388_fu_6474_p3);

assign select_ln340_26_fu_6557_p3 = ((or_ln340_21_fu_6537_p2[0:0] == 1'b1) ? select_ln340_4_fu_6543_p3 : select_ln388_1_fu_6550_p3);

assign select_ln340_27_fu_6633_p3 = ((or_ln340_22_fu_6613_p2[0:0] == 1'b1) ? select_ln340_5_fu_6619_p3 : select_ln388_2_fu_6626_p3);

assign select_ln340_28_fu_6709_p3 = ((or_ln340_23_fu_6689_p2[0:0] == 1'b1) ? select_ln340_6_fu_6695_p3 : select_ln388_3_fu_6702_p3);

assign select_ln340_29_fu_6785_p3 = ((or_ln340_24_fu_6765_p2[0:0] == 1'b1) ? select_ln340_7_fu_6771_p3 : select_ln388_4_fu_6778_p3);

assign select_ln340_30_fu_6861_p3 = ((or_ln340_25_fu_6841_p2[0:0] == 1'b1) ? select_ln340_8_fu_6847_p3 : select_ln388_5_fu_6854_p3);

assign select_ln340_31_fu_6937_p3 = ((or_ln340_26_fu_6917_p2[0:0] == 1'b1) ? select_ln340_9_fu_6923_p3 : select_ln388_6_fu_6930_p3);

assign select_ln340_32_fu_7013_p3 = ((or_ln340_27_fu_6993_p2[0:0] == 1'b1) ? select_ln340_10_fu_6999_p3 : select_ln388_7_fu_7006_p3);

assign select_ln340_33_fu_7089_p3 = ((or_ln340_28_fu_7069_p2[0:0] == 1'b1) ? select_ln340_11_fu_7075_p3 : select_ln388_8_fu_7082_p3);

assign select_ln340_34_fu_7165_p3 = ((or_ln340_29_fu_7145_p2[0:0] == 1'b1) ? select_ln340_12_fu_7151_p3 : select_ln388_9_fu_7158_p3);

assign select_ln340_35_fu_7241_p3 = ((or_ln340_30_fu_7221_p2[0:0] == 1'b1) ? select_ln340_13_fu_7227_p3 : select_ln388_10_fu_7234_p3);

assign select_ln340_36_fu_7317_p3 = ((or_ln340_31_fu_7297_p2[0:0] == 1'b1) ? select_ln340_14_fu_7303_p3 : select_ln388_11_fu_7310_p3);

assign select_ln340_37_fu_7393_p3 = ((or_ln340_32_fu_7373_p2[0:0] == 1'b1) ? select_ln340_15_fu_7379_p3 : select_ln388_12_fu_7386_p3);

assign select_ln340_38_fu_7469_p3 = ((or_ln340_33_fu_7449_p2[0:0] == 1'b1) ? select_ln340_16_fu_7455_p3 : select_ln388_13_fu_7462_p3);

assign select_ln340_39_fu_7545_p3 = ((or_ln340_34_fu_7525_p2[0:0] == 1'b1) ? select_ln340_17_fu_7531_p3 : select_ln388_14_fu_7538_p3);

assign select_ln340_3_fu_6467_p3 = ((or_ln340_fu_6449_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln4_reg_10813);

assign select_ln340_40_fu_7621_p3 = ((or_ln340_35_fu_7601_p2[0:0] == 1'b1) ? select_ln340_18_fu_7607_p3 : select_ln388_15_fu_7614_p3);

assign select_ln340_41_fu_7697_p3 = ((or_ln340_36_fu_7677_p2[0:0] == 1'b1) ? select_ln340_19_fu_7683_p3 : select_ln388_16_fu_7690_p3);

assign select_ln340_42_fu_7773_p3 = ((or_ln340_37_fu_7753_p2[0:0] == 1'b1) ? select_ln340_20_fu_7759_p3 : select_ln388_17_fu_7766_p3);

assign select_ln340_43_fu_7849_p3 = ((or_ln340_38_fu_7829_p2[0:0] == 1'b1) ? select_ln340_21_fu_7835_p3 : select_ln388_18_fu_7842_p3);

assign select_ln340_44_fu_7925_p3 = ((or_ln340_39_fu_7905_p2[0:0] == 1'b1) ? select_ln340_22_fu_7911_p3 : select_ln388_19_fu_7918_p3);

assign select_ln340_45_fu_465_p3 = ((or_ln340_40_fu_443_p2[0:0] == 1'b1) ? select_ln340_23_fu_449_p3 : select_ln388_20_fu_457_p3);

assign select_ln340_46_fu_541_p3 = ((or_ln340_41_fu_519_p2[0:0] == 1'b1) ? select_ln340_24_fu_525_p3 : select_ln388_21_fu_533_p3);

assign select_ln340_4_fu_6543_p3 = ((or_ln340_1_fu_6519_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_1_reg_10841);

assign select_ln340_5_fu_6619_p3 = ((or_ln340_2_fu_6595_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_2_reg_10869);

assign select_ln340_6_fu_6695_p3 = ((or_ln340_3_fu_6671_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_3_reg_10897);

assign select_ln340_7_fu_6771_p3 = ((or_ln340_4_fu_6747_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_4_reg_10925);

assign select_ln340_8_fu_6847_p3 = ((or_ln340_5_fu_6823_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_5_reg_10953);

assign select_ln340_9_fu_6923_p3 = ((or_ln340_6_fu_6899_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : trunc_ln717_6_reg_10981);

assign select_ln340_fu_4157_p3 = ((p_Result_7_fu_4149_p3[0:0] == 1'b1) ? 63'd9223372036854775807 : trunc_ln755_fu_4145_p1);

assign select_ln384_10_fu_2274_p3 = ((and_ln794_5_fu_2247_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_11_fu_2288_p3 = ((or_ln384_5_fu_2282_p2[0:0] == 1'b1) ? select_ln384_10_fu_2274_p3 : add_ln712_3_reg_9568);

assign select_ln384_12_fu_2429_p3 = ((and_ln794_6_fu_2408_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_13_fu_2443_p3 = ((or_ln384_6_fu_2437_p2[0:0] == 1'b1) ? select_ln384_12_fu_2429_p3 : add_ln712_4_reg_9603);

assign select_ln384_14_fu_2480_p3 = ((and_ln794_7_fu_2459_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_15_fu_2494_p3 = ((or_ln384_7_fu_2488_p2[0:0] == 1'b1) ? select_ln384_14_fu_2480_p3 : add_ln712_5_reg_9630);

assign select_ln384_16_fu_2627_p3 = ((and_ln794_8_fu_2600_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_17_fu_2641_p3 = ((or_ln384_8_fu_2635_p2[0:0] == 1'b1) ? select_ln384_16_fu_2627_p3 : add_ln712_6_reg_9657);

assign select_ln384_18_fu_2690_p3 = ((and_ln794_9_fu_2663_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_19_fu_2704_p3 = ((or_ln384_9_fu_2698_p2[0:0] == 1'b1) ? select_ln384_18_fu_2690_p3 : add_ln712_7_reg_9680);

assign select_ln384_1_fu_778_p3 = ((or_ln384_fu_772_p2[0:0] == 1'b1) ? select_ln384_fu_764_p3 : trunc_ln1245_fu_731_p1);

assign select_ln384_20_fu_2845_p3 = ((and_ln794_10_fu_2824_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_21_fu_2859_p3 = ((or_ln384_10_fu_2853_p2[0:0] == 1'b1) ? select_ln384_20_fu_2845_p3 : add_ln712_8_reg_9715);

assign select_ln384_22_fu_2896_p3 = ((and_ln794_11_fu_2875_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_23_fu_2910_p3 = ((or_ln384_11_fu_2904_p2[0:0] == 1'b1) ? select_ln384_22_fu_2896_p3 : add_ln712_9_reg_9742);

assign select_ln384_24_fu_3043_p3 = ((and_ln794_12_fu_3016_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_25_fu_3057_p3 = ((or_ln384_12_fu_3051_p2[0:0] == 1'b1) ? select_ln384_24_fu_3043_p3 : add_ln712_10_reg_9769);

assign select_ln384_26_fu_3106_p3 = ((and_ln794_13_fu_3079_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_27_fu_3120_p3 = ((or_ln384_13_fu_3114_p2[0:0] == 1'b1) ? select_ln384_26_fu_3106_p3 : add_ln712_11_reg_9792);

assign select_ln384_28_fu_3261_p3 = ((and_ln794_14_fu_3240_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_29_fu_3275_p3 = ((or_ln384_14_fu_3269_p2[0:0] == 1'b1) ? select_ln384_28_fu_3261_p3 : add_ln712_12_reg_9827);

assign select_ln384_2_fu_696_p3 = ((and_ln794_1_fu_675_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_30_fu_3312_p3 = ((and_ln794_15_fu_3291_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_31_fu_3326_p3 = ((or_ln384_15_fu_3320_p2[0:0] == 1'b1) ? select_ln384_30_fu_3312_p3 : add_ln712_13_reg_9854);

assign select_ln384_32_fu_3459_p3 = ((and_ln794_16_fu_3432_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_33_fu_3473_p3 = ((or_ln384_16_fu_3467_p2[0:0] == 1'b1) ? select_ln384_32_fu_3459_p3 : add_ln712_14_reg_9881);

assign select_ln384_34_fu_3522_p3 = ((and_ln794_17_fu_3495_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_35_fu_3536_p3 = ((or_ln384_17_fu_3530_p2[0:0] == 1'b1) ? select_ln384_34_fu_3522_p3 : add_ln712_15_reg_9904);

assign select_ln384_36_fu_3677_p3 = ((and_ln794_18_fu_3656_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_37_fu_3691_p3 = ((or_ln384_18_fu_3685_p2[0:0] == 1'b1) ? select_ln384_36_fu_3677_p3 : add_ln712_16_reg_9939);

assign select_ln384_38_fu_3728_p3 = ((and_ln794_19_fu_3707_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_39_fu_3742_p3 = ((or_ln384_19_fu_3736_p2[0:0] == 1'b1) ? select_ln384_38_fu_3728_p3 : add_ln712_17_reg_9966);

assign select_ln384_3_fu_710_p3 = ((or_ln384_1_fu_704_p2[0:0] == 1'b1) ? select_ln384_2_fu_696_p3 : trunc_ln1245_1_fu_663_p1);

assign select_ln384_40_fu_3875_p3 = ((and_ln794_20_fu_3848_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_42_fu_3938_p3 = ((and_ln794_21_fu_3911_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_44_fu_4021_p3 = ((overflow_fu_4009_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_45_fu_4105_p3 = ((overflow_1_fu_4093_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_46_fu_4551_p3 = ((overflow_3_fu_4523_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_48_fu_4753_p3 = ((overflow_4_fu_4725_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln384_4_fu_2013_p3 = ((and_ln794_2_fu_1992_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_5_fu_2027_p3 = ((or_ln384_2_fu_2021_p2[0:0] == 1'b1) ? select_ln384_4_fu_2013_p3 : add_ln712_reg_9401);

assign select_ln384_6_fu_2064_p3 = ((and_ln794_3_fu_2043_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_7_fu_2078_p3 = ((or_ln384_3_fu_2072_p2[0:0] == 1'b1) ? select_ln384_6_fu_2064_p3 : add_ln712_1_reg_9428);

assign select_ln384_8_fu_2211_p3 = ((and_ln794_4_fu_2184_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln384_9_fu_2225_p3 = ((or_ln384_4_fu_2219_p2[0:0] == 1'b1) ? select_ln384_8_fu_2211_p3 : add_ln712_2_reg_9545);

assign select_ln384_fu_764_p3 = ((and_ln794_fu_743_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9223372036854775808);

assign select_ln388_10_fu_7234_p3 = ((and_ln795_34_fu_7198_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_s_reg_11093);

assign select_ln388_11_fu_7310_p3 = ((and_ln795_35_fu_7274_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_10_reg_11121);

assign select_ln388_12_fu_7386_p3 = ((and_ln795_36_fu_7350_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_11_reg_11149);

assign select_ln388_13_fu_7462_p3 = ((and_ln795_37_fu_7426_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_12_reg_11177);

assign select_ln388_14_fu_7538_p3 = ((and_ln795_38_fu_7502_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_13_reg_11205);

assign select_ln388_15_fu_7614_p3 = ((and_ln795_39_fu_7578_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_14_reg_11233);

assign select_ln388_16_fu_7690_p3 = ((and_ln795_40_fu_7654_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_15_reg_11261);

assign select_ln388_17_fu_7766_p3 = ((and_ln795_41_fu_7730_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_16_reg_11289);

assign select_ln388_18_fu_7842_p3 = ((and_ln795_42_fu_7806_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_17_reg_11317);

assign select_ln388_19_fu_7918_p3 = ((and_ln795_43_fu_7882_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_18_reg_11345);

assign select_ln388_1_fu_6550_p3 = ((and_ln795_25_fu_6514_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_1_reg_10841);

assign select_ln388_20_fu_457_p2 = lms_weights_real_V_10;

assign select_ln388_20_fu_457_p3 = ((and_ln795_44_fu_431_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_20_fu_457_p2);

assign select_ln388_21_fu_533_p2 = lms_weights_imag_V_10;

assign select_ln388_21_fu_533_p3 = ((and_ln795_45_fu_501_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : select_ln388_21_fu_533_p2);

assign select_ln388_2_fu_6626_p3 = ((and_ln795_26_fu_6590_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_2_reg_10869);

assign select_ln388_3_fu_6702_p3 = ((and_ln795_27_fu_6666_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_3_reg_10897);

assign select_ln388_4_fu_6778_p3 = ((and_ln795_28_fu_6742_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_4_reg_10925);

assign select_ln388_5_fu_6854_p3 = ((and_ln795_29_fu_6818_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_5_reg_10953);

assign select_ln388_6_fu_6930_p3 = ((and_ln795_30_fu_6894_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_6_reg_10981);

assign select_ln388_7_fu_7006_p3 = ((and_ln795_31_fu_6970_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_7_reg_11009);

assign select_ln388_8_fu_7082_p3 = ((and_ln795_32_fu_7046_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_8_reg_11037);

assign select_ln388_9_fu_7158_p3 = ((and_ln795_33_fu_7122_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln717_9_reg_11065);

assign select_ln388_fu_6474_p3 = ((and_ln795_24_fu_6444_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : trunc_ln4_reg_10813);

assign sext_ln1169_10_fu_1536_p1 = aux_tmp_data_M_real_V_reg_8085_pp0_iter1_reg;

assign sext_ln1169_11_fu_610_p1 = aux_tmp_data_M_real_V_reg_8085;

assign sext_ln1169_12_fu_889_p1 = aux_tmp_data_M_imag_V_reg_8091;

assign sext_ln1169_13_fu_399_p0 = lms_aux_reg_M_real_V_0;

assign sext_ln1169_13_fu_399_p1 = sext_ln1169_13_fu_399_p0;

assign sext_ln1169_14_fu_920_p0 = lms_aux_reg_M_imag_V_0;

assign sext_ln1169_14_fu_920_p1 = sext_ln1169_14_fu_920_p0;

assign sext_ln1169_15_fu_727_p0 = lms_aux_reg_M_real_V_1;

assign sext_ln1169_15_fu_727_p1 = sext_ln1169_15_fu_727_p0;

assign sext_ln1169_16_fu_821_p0 = lms_aux_reg_M_imag_V_1;

assign sext_ln1169_16_fu_821_p1 = sext_ln1169_16_fu_821_p0;

assign sext_ln1169_17_fu_901_p0 = lms_aux_reg_M_real_V_2;

assign sext_ln1169_17_fu_901_p1 = sext_ln1169_17_fu_901_p0;

assign sext_ln1169_18_fu_559_p0 = lms_aux_reg_M_imag_V_2;

assign sext_ln1169_18_fu_559_p1 = sext_ln1169_18_fu_559_p0;

assign sext_ln1169_19_fu_939_p0 = lms_aux_reg_M_real_V_3;

assign sext_ln1169_19_fu_939_p1 = sext_ln1169_19_fu_939_p0;

assign sext_ln1169_1_fu_1060_p1 = r_V_36_reg_8468_pp0_iter1_reg;

assign sext_ln1169_20_fu_966_p0 = lms_aux_reg_M_imag_V_3;

assign sext_ln1169_20_fu_966_p1 = sext_ln1169_20_fu_966_p0;

assign sext_ln1169_21_fu_825_p0 = lms_aux_reg_M_real_V_4;

assign sext_ln1169_21_fu_825_p1 = sext_ln1169_21_fu_825_p0;

assign sext_ln1169_22_fu_1008_p0 = lms_aux_reg_M_imag_V_4;

assign sext_ln1169_22_fu_1008_p1 = sext_ln1169_22_fu_1008_p0;

assign sext_ln1169_23_fu_885_p0 = lms_aux_reg_M_real_V_5;

assign sext_ln1169_23_fu_885_p1 = sext_ln1169_23_fu_885_p0;

assign sext_ln1169_24_fu_790_p0 = lms_aux_reg_M_imag_V_5;

assign sext_ln1169_24_fu_790_p1 = sext_ln1169_24_fu_790_p0;

assign sext_ln1169_25_fu_866_p0 = lms_aux_reg_M_real_V_6;

assign sext_ln1169_25_fu_866_p1 = sext_ln1169_25_fu_866_p0;

assign sext_ln1169_26_fu_803_p0 = lms_aux_reg_M_imag_V_6;

assign sext_ln1169_26_fu_803_p1 = sext_ln1169_26_fu_803_p0;

assign sext_ln1169_27_fu_985_p0 = lms_aux_reg_M_real_V_7;

assign sext_ln1169_27_fu_985_p1 = sext_ln1169_27_fu_985_p0;

assign sext_ln1169_28_fu_854_p0 = lms_aux_reg_M_imag_V_7;

assign sext_ln1169_28_fu_854_p1 = sext_ln1169_28_fu_854_p0;

assign sext_ln1169_29_fu_953_p0 = lms_aux_reg_M_real_V_8;

assign sext_ln1169_29_fu_953_p1 = sext_ln1169_29_fu_953_p0;

assign sext_ln1169_2_fu_1112_p1 = r_V_32_reg_8502_pp0_iter1_reg;

assign sext_ln1169_30_fu_858_p0 = lms_aux_reg_M_imag_V_8;

assign sext_ln1169_30_fu_858_p1 = sext_ln1169_30_fu_858_p0;

assign sext_ln1169_3_fu_1165_p1 = r_V_28_reg_8364_pp0_iter1_reg;

assign sext_ln1169_4_fu_1218_p1 = r_V_24_reg_8381_pp0_iter1_reg;

assign sext_ln1169_5_fu_1271_p1 = r_V_20_reg_8306_pp0_iter1_reg;

assign sext_ln1169_6_fu_1324_p1 = r_V_16_reg_8452_pp0_iter1_reg;

assign sext_ln1169_7_fu_1377_p1 = r_V_12_reg_8418_pp0_iter1_reg;

assign sext_ln1169_8_fu_1430_p1 = r_V_8_reg_8247_pp0_iter1_reg;

assign sext_ln1169_9_fu_1483_p1 = r_V_4_reg_8131_pp0_iter1_reg;

assign sext_ln1169_fu_333_p0 = lms_aux_reg_M_real_V_9;

assign sext_ln1169_fu_333_p1 = sext_ln1169_fu_333_p0;

assign sext_ln1171_10_fu_1543_p0 = lms_weights_real_V_0;

assign sext_ln1171_10_fu_1543_p1 = sext_ln1171_10_fu_1543_p0;

assign sext_ln1171_13_fu_1103_p1 = r_V_38_reg_8335_pp0_iter1_reg;

assign sext_ln1171_15_fu_1119_p0 = lms_weights_real_V_8;

assign sext_ln1171_15_fu_1119_p1 = sext_ln1171_15_fu_1119_p0;

assign sext_ln1171_17_fu_1141_p1 = r_V_34_reg_8341_pp0_iter1_reg;

assign sext_ln1171_19_fu_1172_p0 = lms_weights_real_V_7;

assign sext_ln1171_19_fu_1172_p1 = sext_ln1171_19_fu_1172_p0;

assign sext_ln1171_1_fu_1094_p0 = lms_weights_real_V_9;

assign sext_ln1171_1_fu_1094_p1 = sext_ln1171_1_fu_1094_p0;

assign sext_ln1171_21_fu_1194_p1 = r_V_30_reg_8288_pp0_iter1_reg;

assign sext_ln1171_24_fu_1247_p1 = r_V_26_reg_8270_pp0_iter1_reg;

assign sext_ln1171_27_fu_1300_p1 = r_V_22_reg_8518_pp0_iter1_reg;

assign sext_ln1171_30_fu_1353_p1 = r_V_18_reg_8484_pp0_iter1_reg;

assign sext_ln1171_33_fu_1406_p1 = r_V_14_reg_8163_pp0_iter1_reg;

assign sext_ln1171_36_fu_1459_p1 = r_V_10_reg_8312_pp0_iter1_reg;

assign sext_ln1171_39_fu_1512_p1 = r_V_6_reg_8435_pp0_iter1_reg;

assign sext_ln1171_42_fu_1565_p1 = aux_tmp_data_M_imag_V_reg_8091_pp0_iter1_reg;

assign sext_ln1171_4_fu_1225_p0 = lms_weights_real_V_6;

assign sext_ln1171_4_fu_1225_p1 = sext_ln1171_4_fu_1225_p0;

assign sext_ln1171_5_fu_1278_p0 = lms_weights_real_V_5;

assign sext_ln1171_5_fu_1278_p1 = sext_ln1171_5_fu_1278_p0;

assign sext_ln1171_6_fu_1331_p0 = lms_weights_real_V_4;

assign sext_ln1171_6_fu_1331_p1 = sext_ln1171_6_fu_1331_p0;

assign sext_ln1171_7_fu_1384_p0 = lms_weights_real_V_3;

assign sext_ln1171_7_fu_1384_p1 = sext_ln1171_7_fu_1384_p0;

assign sext_ln1171_8_fu_1437_p0 = lms_weights_real_V_2;

assign sext_ln1171_8_fu_1437_p1 = sext_ln1171_8_fu_1437_p0;

assign sext_ln1171_9_fu_1490_p0 = lms_weights_real_V_1;

assign sext_ln1171_9_fu_1490_p1 = sext_ln1171_9_fu_1490_p0;

assign sext_ln1171_fu_341_p0 = lms_weights_real_V_10;

assign sext_ln1171_fu_341_p1 = sext_ln1171_fu_341_p0;

assign sext_ln1245_1_fu_2129_p1 = sub_ln1245_2_reg_9265;

assign sext_ln1245_2_fu_2348_p1 = sub_ln1245_3_reg_9280;

assign sext_ln1245_3_fu_2545_p1 = sub_ln1245_4_reg_9295;

assign sext_ln1245_4_fu_2764_p1 = sub_ln1245_5_reg_9310_pp0_iter2_reg;

assign sext_ln1245_5_fu_2961_p1 = sub_ln1245_6_reg_9325_pp0_iter2_reg;

assign sext_ln1245_6_fu_3180_p1 = sub_ln1245_7_reg_9340_pp0_iter2_reg;

assign sext_ln1245_7_fu_3377_p1 = sub_ln1245_8_reg_9355_pp0_iter2_reg;

assign sext_ln1245_8_fu_3596_p1 = sub_ln1245_9_reg_9370_pp0_iter2_reg;

assign sext_ln1245_9_fu_3793_p1 = sub_ln1245_10_reg_9385_pp0_iter2_reg;

assign sext_ln1245_fu_1788_p1 = sub_ln1245_1_reg_9250;

assign sext_ln1246_10_fu_1970_p1 = $signed(sub_ln1171_10_reg_9380);

assign sext_ln1246_11_fu_3970_p1 = $signed(lhs_fu_3962_p3);

assign sext_ln1246_12_fu_4054_p1 = $signed(lhs_2_fu_4046_p3);

assign sext_ln1246_1_fu_1597_p1 = $signed(sub_ln1171_1_reg_9050);

assign sext_ln1246_2_fu_1842_p1 = $signed(sub_ln1171_2_reg_9260);

assign sext_ln1246_3_fu_1858_p1 = $signed(sub_ln1171_3_reg_9275);

assign sext_ln1246_4_fu_1874_p1 = $signed(sub_ln1171_4_reg_9290);

assign sext_ln1246_5_fu_1890_p1 = $signed(sub_ln1171_5_reg_9305);

assign sext_ln1246_6_fu_1906_p1 = $signed(sub_ln1171_6_reg_9320);

assign sext_ln1246_7_fu_1922_p1 = $signed(sub_ln1171_7_reg_9335);

assign sext_ln1246_8_fu_1938_p1 = $signed(sub_ln1171_8_reg_9350);

assign sext_ln1246_9_fu_1954_p1 = $signed(sub_ln1171_9_reg_9365);

assign sext_ln1246_fu_616_p1 = $signed(sub_ln1171_reg_8176);

assign sext_ln712_10_fu_1871_p1 = $signed(mul_ln1171_16_reg_9100);

assign sext_ln712_11_fu_2501_p1 = select_ln384_13_fu_2443_p3;

assign sext_ln712_12_fu_2541_p1 = select_ln384_15_fu_2494_p3;

assign sext_ln712_13_fu_1887_p1 = $signed(mul_ln1171_20_reg_9120);

assign sext_ln712_14_fu_2711_p1 = select_ln384_17_reg_9697;

assign sext_ln712_15_fu_2761_p1 = select_ln384_19_reg_9703;

assign sext_ln712_16_fu_1903_p1 = $signed(mul_ln1171_24_reg_9140);

assign sext_ln712_17_fu_2917_p1 = select_ln384_21_fu_2859_p3;

assign sext_ln712_18_fu_2957_p1 = select_ln384_23_fu_2910_p3;

assign sext_ln712_19_fu_1919_p1 = $signed(mul_ln1171_28_reg_9160);

assign sext_ln712_1_fu_1594_p1 = $signed(mul_ln1171_4_reg_9045);

assign sext_ln712_20_fu_3127_p1 = select_ln384_25_reg_9809;

assign sext_ln712_21_fu_3177_p1 = select_ln384_27_reg_9815;

assign sext_ln712_22_fu_1935_p1 = $signed(mul_ln1171_32_reg_9180);

assign sext_ln712_23_fu_3333_p1 = select_ln384_29_fu_3275_p3;

assign sext_ln712_24_fu_3373_p1 = select_ln384_31_fu_3326_p3;

assign sext_ln712_25_fu_1951_p1 = $signed(mul_ln1171_36_reg_9200);

assign sext_ln712_26_fu_3543_p1 = select_ln384_33_reg_9921;

assign sext_ln712_27_fu_3593_p1 = select_ln384_35_reg_9927;

assign sext_ln712_28_fu_1967_p1 = $signed(mul_ln1171_40_reg_9220);

assign sext_ln712_29_fu_3749_p1 = select_ln384_37_fu_3691_p3;

assign sext_ln712_2_fu_1735_p1 = select_ln384_1_reg_8264_pp0_iter1_reg;

assign sext_ln712_30_fu_3789_p1 = select_ln384_39_fu_3742_p3;

assign sext_ln712_31_fu_3974_p1 = $signed(rhs_reg_10033);

assign sext_ln712_32_fu_4058_p1 = $signed(rhs_1_reg_10038);

assign sext_ln712_33_fu_4796_p1 = $signed(mul_ln1171_64_reg_10178);

assign sext_ln712_34_fu_4799_p1 = $signed(mul_ln1171_65_reg_10183);

assign sext_ln712_37_fu_4812_p1 = $signed(mul_ln1171_70_reg_10198);

assign sext_ln712_38_fu_4815_p1 = $signed(mul_ln1171_71_reg_10203);

assign sext_ln712_3_fu_1785_p1 = select_ln384_3_reg_8241_pp0_iter1_reg;

assign sext_ln712_41_fu_4828_p1 = $signed(mul_ln1171_76_reg_10218);

assign sext_ln712_42_fu_4831_p1 = $signed(mul_ln1171_77_reg_10223);

assign sext_ln712_45_fu_4844_p1 = $signed(mul_ln1171_82_reg_10238);

assign sext_ln712_46_fu_4847_p1 = $signed(mul_ln1171_83_reg_10243);

assign sext_ln712_49_fu_4860_p1 = $signed(mul_ln1171_88_reg_10258);

assign sext_ln712_4_fu_1839_p1 = $signed(mul_ln1171_8_reg_9060);

assign sext_ln712_50_fu_4863_p1 = $signed(mul_ln1171_89_reg_10263);

assign sext_ln712_53_fu_4876_p1 = $signed(mul_ln1171_94_reg_10278);

assign sext_ln712_54_fu_4879_p1 = $signed(mul_ln1171_95_reg_10283);

assign sext_ln712_57_fu_4892_p1 = $signed(mul_ln1171_100_reg_10298);

assign sext_ln712_58_fu_4895_p1 = $signed(mul_ln1171_101_reg_10303);

assign sext_ln712_5_fu_2085_p1 = select_ln384_5_fu_2027_p3;

assign sext_ln712_61_fu_4908_p1 = $signed(mul_ln1171_106_reg_10318);

assign sext_ln712_62_fu_4911_p1 = $signed(mul_ln1171_107_reg_10323);

assign sext_ln712_65_fu_4924_p1 = $signed(mul_ln1171_112_reg_10338);

assign sext_ln712_66_fu_4927_p1 = $signed(mul_ln1171_113_reg_10343);

assign sext_ln712_69_fu_4940_p1 = $signed(mul_ln1171_118_reg_10358);

assign sext_ln712_6_fu_2125_p1 = select_ln384_7_fu_2078_p3;

assign sext_ln712_70_fu_4943_p1 = $signed(mul_ln1171_119_reg_10363);

assign sext_ln712_7_fu_1855_p1 = $signed(mul_ln1171_12_reg_9080);

assign sext_ln712_8_fu_2295_p1 = select_ln384_9_reg_9585;

assign sext_ln712_9_fu_2345_p1 = select_ln384_11_reg_9591;

assign sext_ln712_fu_613_p1 = $signed(mul_ln1171_reg_8143);

assign shl_ln737_10_fu_5315_p3 = {{lms_weights_imag_V_5_load_reg_8788_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_11_fu_5331_p3 = {{lms_weights_real_V_6_load_reg_8731_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_12_fu_5347_p3 = {{lms_weights_imag_V_6_load_reg_8742_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_13_fu_5363_p3 = {{lms_weights_real_V_7_load_reg_8685_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_14_fu_5379_p3 = {{lms_weights_imag_V_7_load_reg_8696_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_15_fu_5395_p3 = {{lms_weights_real_V_8_load_reg_8639_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_16_fu_5411_p3 = {{lms_weights_imag_V_8_load_reg_8650_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_17_fu_5427_p3 = {{lms_weights_real_V_9_load_reg_8603_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_18_fu_5443_p3 = {{lms_weights_imag_V_9_load_reg_8583_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_1_fu_5155_p3 = {{lms_weights_imag_V_0_load_reg_9018_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_2_fu_5171_p3 = {{lms_weights_real_V_1_load_reg_8961_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_3_fu_5187_p3 = {{lms_weights_imag_V_1_load_reg_8972_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_4_fu_5203_p3 = {{lms_weights_real_V_2_load_reg_8915_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_5_fu_5219_p3 = {{lms_weights_imag_V_2_load_reg_8926_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_6_fu_5235_p3 = {{lms_weights_real_V_3_load_reg_8869_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_7_fu_5251_p3 = {{lms_weights_imag_V_3_load_reg_8880_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_8_fu_5267_p3 = {{lms_weights_real_V_4_load_reg_8823_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_9_fu_5283_p3 = {{lms_weights_imag_V_4_load_reg_8834_pp0_iter2_reg}, {64'd0}};

assign shl_ln737_s_fu_5299_p3 = {{lms_weights_real_V_5_load_reg_8777_pp0_iter2_reg}, {64'd0}};

assign shl_ln_fu_5139_p3 = {{lms_weights_real_V_0_load_reg_9007_pp0_iter2_reg}, {64'd0}};

assign sub_ln1171_10_fu_1722_p2 = (79'd0 - mul_ln1171_41_reg_9225);

assign sub_ln1171_1_fu_1589_p2 = (79'd0 - mul_ln1171_5_reg_8621);

assign sub_ln1171_2_fu_1618_p2 = (79'd0 - mul_ln1171_9_reg_9065);

assign sub_ln1171_3_fu_1631_p2 = (79'd0 - mul_ln1171_13_reg_9085);

assign sub_ln1171_4_fu_1644_p2 = (79'd0 - mul_ln1171_17_reg_9105);

assign sub_ln1171_5_fu_1657_p2 = (79'd0 - mul_ln1171_21_reg_9125);

assign sub_ln1171_6_fu_1670_p2 = (79'd0 - mul_ln1171_25_reg_9145);

assign sub_ln1171_7_fu_1683_p2 = (79'd0 - mul_ln1171_29_reg_9165);

assign sub_ln1171_8_fu_1696_p2 = (79'd0 - mul_ln1171_33_reg_9185);

assign sub_ln1171_9_fu_1709_p2 = (79'd0 - mul_ln1171_37_reg_9205);

assign sub_ln1171_fu_563_p2 = (79'd0 - mul_ln1171_1_reg_8148);

assign sub_ln1245_10_fu_1727_p2 = (mul_ln1171_43_reg_9235 - mul_ln1171_42_reg_9230);

assign sub_ln1245_1_fu_1610_p2 = (mul_ln1171_7_reg_9055 - mul_ln1171_6_reg_8626);

assign sub_ln1245_2_fu_1623_p2 = (mul_ln1171_11_reg_9075 - mul_ln1171_10_reg_9070);

assign sub_ln1245_3_fu_1636_p2 = (mul_ln1171_15_reg_9095 - mul_ln1171_14_reg_9090);

assign sub_ln1245_4_fu_1649_p2 = (mul_ln1171_19_reg_9115 - mul_ln1171_18_reg_9110);

assign sub_ln1245_5_fu_1662_p2 = (mul_ln1171_23_reg_9135 - mul_ln1171_22_reg_9130);

assign sub_ln1245_6_fu_1675_p2 = (mul_ln1171_27_reg_9155 - mul_ln1171_26_reg_9150);

assign sub_ln1245_7_fu_1688_p2 = (mul_ln1171_31_reg_9175 - mul_ln1171_30_reg_9170);

assign sub_ln1245_8_fu_1701_p2 = (mul_ln1171_35_reg_9195 - mul_ln1171_34_reg_9190);

assign sub_ln1245_9_fu_1714_p2 = (mul_ln1171_39_reg_9215 - mul_ln1171_38_reg_9210);

assign sub_ln1245_fu_568_p2 = (mul_ln1171_3_reg_8158 - mul_ln1171_2_reg_8153);

assign sub_ln1246_10_fu_1973_p2 = ($signed(sext_ln712_28_fu_1967_p1) - $signed(sext_ln1246_10_fu_1970_p1));

assign sub_ln1246_13_fu_4808_p2 = (mul_ln1171_67_reg_10188 - mul_ln1171_68_reg_10193);

assign sub_ln1246_14_fu_4824_p2 = (mul_ln1171_73_reg_10208 - mul_ln1171_74_reg_10213);

assign sub_ln1246_15_fu_4840_p2 = (mul_ln1171_79_reg_10228 - mul_ln1171_80_reg_10233);

assign sub_ln1246_16_fu_4856_p2 = (mul_ln1171_85_reg_10248 - mul_ln1171_86_reg_10253);

assign sub_ln1246_17_fu_4872_p2 = (mul_ln1171_91_reg_10268 - mul_ln1171_92_reg_10273);

assign sub_ln1246_18_fu_4888_p2 = (mul_ln1171_97_reg_10288 - mul_ln1171_98_reg_10293);

assign sub_ln1246_19_fu_4904_p2 = (mul_ln1171_103_reg_10308 - mul_ln1171_104_reg_10313);

assign sub_ln1246_1_fu_1600_p2 = ($signed(sext_ln712_1_fu_1594_p1) - $signed(sext_ln1246_1_fu_1597_p1));

assign sub_ln1246_20_fu_4920_p2 = (mul_ln1171_109_reg_10328 - mul_ln1171_110_reg_10333);

assign sub_ln1246_21_fu_4936_p2 = (mul_ln1171_115_reg_10348 - mul_ln1171_116_reg_10353);

assign sub_ln1246_22_fu_4952_p2 = (mul_ln1171_121_reg_10368 - mul_ln1171_122_reg_10373);

assign sub_ln1246_2_fu_1845_p2 = ($signed(sext_ln712_4_fu_1839_p1) - $signed(sext_ln1246_2_fu_1842_p1));

assign sub_ln1246_3_fu_1861_p2 = ($signed(sext_ln712_7_fu_1855_p1) - $signed(sext_ln1246_3_fu_1858_p1));

assign sub_ln1246_4_fu_1877_p2 = ($signed(sext_ln712_10_fu_1871_p1) - $signed(sext_ln1246_4_fu_1874_p1));

assign sub_ln1246_5_fu_1893_p2 = ($signed(sext_ln712_13_fu_1887_p1) - $signed(sext_ln1246_5_fu_1890_p1));

assign sub_ln1246_6_fu_1909_p2 = ($signed(sext_ln712_16_fu_1903_p1) - $signed(sext_ln1246_6_fu_1906_p1));

assign sub_ln1246_7_fu_1925_p2 = ($signed(sext_ln712_19_fu_1919_p1) - $signed(sext_ln1246_7_fu_1922_p1));

assign sub_ln1246_8_fu_1941_p2 = ($signed(sext_ln712_22_fu_1935_p1) - $signed(sext_ln1246_8_fu_1938_p1));

assign sub_ln1246_9_fu_1957_p2 = ($signed(sext_ln712_25_fu_1951_p1) - $signed(sext_ln1246_9_fu_1954_p1));

assign sub_ln1246_fu_619_p2 = ($signed(sext_ln712_fu_613_p1) - $signed(sext_ln1246_fu_616_p1));

assign tmp_11_fu_2739_p4 = {{add_ln1245_8_fu_2714_p2[80:64]}};

assign tmp_12_fu_2793_p4 = {{add_ln1245_9_fu_2767_p2[80:64]}};

assign tmp_131_fu_403_p1 = lms_weights_real_V_10;

assign tmp_131_fu_403_p3 = tmp_131_fu_403_p1[32'd63];

assign tmp_132_fu_411_p1 = lms_weights_real_V_10;

assign tmp_132_fu_411_p3 = tmp_132_fu_411_p1[32'd63];

assign tmp_133_fu_473_p1 = lms_weights_imag_V_10;

assign tmp_133_fu_473_p3 = tmp_133_fu_473_p1[32'd63];

assign tmp_134_fu_481_p1 = lms_weights_imag_V_10;

assign tmp_134_fu_481_p3 = tmp_134_fu_481_p1[32'd63];

assign tmp_138_fu_4478_p3 = ret_V_reg_10043[32'd48];

assign tmp_142_fu_4680_p3 = ret_V_1_reg_10069[32'd48];

assign tmp_15_fu_3155_p4 = {{add_ln1245_12_fu_3130_p2[80:64]}};

assign tmp_16_fu_3209_p4 = {{add_ln1245_13_fu_3183_p2[80:64]}};

assign tmp_19_fu_3571_p4 = {{add_ln1245_16_fu_3546_p2[80:64]}};

assign tmp_1_fu_588_p4 = {{sub_ln1245_fu_568_p2[79:64]}};

assign tmp_20_fu_3625_p4 = {{add_ln1245_17_fu_3599_p2[80:64]}};

assign tmp_24_fu_5485_p4 = {{grp_fu_5150_p2[174:128]}};

assign tmp_25_fu_5533_p4 = {{grp_fu_5166_p2[174:128]}};

assign tmp_26_fu_5581_p4 = {{grp_fu_5182_p2[174:128]}};

assign tmp_27_fu_5629_p4 = {{grp_fu_5198_p2[174:128]}};

assign tmp_28_fu_5677_p4 = {{grp_fu_5214_p2[174:128]}};

assign tmp_29_fu_5725_p4 = {{grp_fu_5230_p2[174:128]}};

assign tmp_30_fu_5773_p4 = {{grp_fu_5246_p2[174:128]}};

assign tmp_31_fu_5821_p4 = {{grp_fu_5262_p2[174:128]}};

assign tmp_32_fu_5869_p4 = {{grp_fu_5278_p2[174:128]}};

assign tmp_33_fu_5917_p4 = {{grp_fu_5294_p2[174:128]}};

assign tmp_34_fu_5965_p4 = {{grp_fu_5310_p2[174:128]}};

assign tmp_35_fu_6013_p4 = {{grp_fu_5326_p2[174:128]}};

assign tmp_36_fu_6061_p4 = {{grp_fu_5342_p2[174:128]}};

assign tmp_37_fu_6109_p4 = {{grp_fu_5358_p2[174:128]}};

assign tmp_38_fu_6157_p4 = {{grp_fu_5374_p2[174:128]}};

assign tmp_39_fu_6205_p4 = {{grp_fu_5390_p2[174:128]}};

assign tmp_40_fu_6253_p4 = {{grp_fu_5406_p2[174:128]}};

assign tmp_41_fu_6301_p4 = {{grp_fu_5422_p2[174:128]}};

assign tmp_42_fu_6349_p4 = {{grp_fu_5438_p2[174:128]}};

assign tmp_43_fu_6397_p4 = {{grp_fu_5454_p2[174:128]}};

assign tmp_44_fu_4037_p4 = {{p_0_reg_8074_pp0_iter2_reg[31:16]}};

assign tmp_4_fu_1763_p4 = {{add_ln1245_fu_1738_p2[80:64]}};

assign tmp_5_fu_1817_p4 = {{add_ln1245_1_fu_1791_p2[80:64]}};

assign tmp_8_fu_2323_p4 = {{add_ln1245_4_fu_2298_p2[80:64]}};

assign tmp_9_fu_2377_p4 = {{add_ln1245_5_fu_2351_p2[80:64]}};

assign tmp_fu_641_p4 = {{sub_ln1246_fu_619_p2[80:64]}};

assign trunc_ln1245_10_fu_1899_p1 = sub_ln1246_5_fu_1893_p2[63:0];

assign trunc_ln1245_11_fu_1666_p1 = sub_ln1245_5_fu_1662_p2[63:0];

assign trunc_ln1245_12_fu_1915_p1 = sub_ln1246_6_fu_1909_p2[63:0];

assign trunc_ln1245_13_fu_1679_p1 = sub_ln1245_6_fu_1675_p2[63:0];

assign trunc_ln1245_14_fu_1931_p1 = sub_ln1246_7_fu_1925_p2[63:0];

assign trunc_ln1245_15_fu_1692_p1 = sub_ln1245_7_fu_1688_p2[63:0];

assign trunc_ln1245_16_fu_1947_p1 = sub_ln1246_8_fu_1941_p2[63:0];

assign trunc_ln1245_17_fu_1705_p1 = sub_ln1245_8_fu_1701_p2[63:0];

assign trunc_ln1245_18_fu_1963_p1 = sub_ln1246_9_fu_1957_p2[63:0];

assign trunc_ln1245_19_fu_1718_p1 = sub_ln1245_9_fu_1714_p2[63:0];

assign trunc_ln1245_1_fu_663_p1 = sub_ln1245_reg_8181[63:0];

assign trunc_ln1245_20_fu_1979_p1 = sub_ln1246_10_fu_1973_p2[63:0];

assign trunc_ln1245_21_fu_1731_p1 = sub_ln1245_10_fu_1727_p2[63:0];

assign trunc_ln1245_2_fu_1606_p1 = sub_ln1246_1_fu_1600_p2[63:0];

assign trunc_ln1245_3_fu_1614_p1 = sub_ln1245_1_fu_1610_p2[63:0];

assign trunc_ln1245_4_fu_1851_p1 = sub_ln1246_2_fu_1845_p2[63:0];

assign trunc_ln1245_5_fu_1627_p1 = sub_ln1245_2_fu_1623_p2[63:0];

assign trunc_ln1245_6_fu_1867_p1 = sub_ln1246_3_fu_1861_p2[63:0];

assign trunc_ln1245_7_fu_1640_p1 = sub_ln1245_3_fu_1636_p2[63:0];

assign trunc_ln1245_8_fu_1883_p1 = sub_ln1246_4_fu_1877_p2[63:0];

assign trunc_ln1245_9_fu_1653_p1 = sub_ln1245_4_fu_1649_p2[63:0];

assign trunc_ln1245_fu_731_p1 = sub_ln1246_reg_8214[63:0];

assign trunc_ln56_fu_4141_p1 = udiv_ln712_reg_10095[63:0];

assign trunc_ln727_1_fu_4131_p1 = ret_V_1_fu_4061_p2[30:0];

assign trunc_ln727_fu_4121_p1 = ret_V_fu_3977_p2[30:0];

assign trunc_ln737_fu_3959_p1 = p_0_reg_8074_pp0_iter2_reg[15:0];

assign trunc_ln755_fu_4145_p1 = ap_phi_mux_p_Val2_4_phi_fu_292_p4[62:0];

assign underflow_1_fu_4748_p2 = (xor_ln795_45_fu_4742_p2 & p_Result_5_reg_10079);

assign underflow_fu_4546_p2 = (xor_ln795_44_fu_4540_p2 & p_Result_s_reg_10053);

assign xor_ln340_10_fu_7063_p2 = (1'd1 ^ and_ln795_32_fu_7046_p2);

assign xor_ln340_11_fu_7139_p2 = (1'd1 ^ and_ln795_33_fu_7122_p2);

assign xor_ln340_12_fu_7215_p2 = (1'd1 ^ and_ln795_34_fu_7198_p2);

assign xor_ln340_13_fu_7291_p2 = (1'd1 ^ and_ln795_35_fu_7274_p2);

assign xor_ln340_14_fu_7367_p2 = (1'd1 ^ and_ln795_36_fu_7350_p2);

assign xor_ln340_15_fu_7443_p2 = (1'd1 ^ and_ln795_37_fu_7426_p2);

assign xor_ln340_16_fu_7519_p2 = (1'd1 ^ and_ln795_38_fu_7502_p2);

assign xor_ln340_17_fu_7595_p2 = (1'd1 ^ and_ln795_39_fu_7578_p2);

assign xor_ln340_18_fu_7671_p2 = (1'd1 ^ and_ln795_40_fu_7654_p2);

assign xor_ln340_19_fu_7747_p2 = (1'd1 ^ and_ln795_41_fu_7730_p2);

assign xor_ln340_1_fu_4099_p2 = (p_Result_6_fu_4079_p3 ^ p_Result_5_fu_4067_p3);

assign xor_ln340_20_fu_7823_p2 = (1'd1 ^ and_ln795_42_fu_7806_p2);

assign xor_ln340_21_fu_7899_p2 = (1'd1 ^ and_ln795_43_fu_7882_p2);

assign xor_ln340_22_fu_437_p2 = (tmp_132_fu_411_p3 ^ tmp_131_fu_403_p3);

assign xor_ln340_23_fu_507_p2 = (tmp_134_fu_481_p3 ^ tmp_133_fu_473_p3);

assign xor_ln340_2_fu_6455_p2 = (1'd1 ^ and_ln795_24_fu_6444_p2);

assign xor_ln340_3_fu_6531_p2 = (1'd1 ^ and_ln795_25_fu_6514_p2);

assign xor_ln340_4_fu_6607_p2 = (1'd1 ^ and_ln795_26_fu_6590_p2);

assign xor_ln340_5_fu_6683_p2 = (1'd1 ^ and_ln795_27_fu_6666_p2);

assign xor_ln340_6_fu_6759_p2 = (1'd1 ^ and_ln795_28_fu_6742_p2);

assign xor_ln340_7_fu_6835_p2 = (1'd1 ^ and_ln795_29_fu_6818_p2);

assign xor_ln340_8_fu_6911_p2 = (1'd1 ^ and_ln795_30_fu_6894_p2);

assign xor_ln340_9_fu_6987_p2 = (1'd1 ^ and_ln795_31_fu_6970_p2);

assign xor_ln340_fu_4015_p2 = (p_Result_s_fu_3983_p3 ^ p_Result_4_fu_3995_p3);

assign xor_ln416_1_fu_4624_p2 = (p_Result_13_fu_4616_p3 ^ 1'd1);

assign xor_ln416_fu_4422_p2 = (p_Result_10_fu_4414_p3 ^ 1'd1);

assign xor_ln789_1_fu_4687_p2 = (tmp_142_fu_4680_p3 ^ 1'd1);

assign xor_ln789_fu_4485_p2 = (tmp_138_fu_4478_p3 ^ 1'd1);

assign xor_ln794_10_fu_2403_p2 = (tmp_54_reg_9597 ^ 1'd1);

assign xor_ln794_11_fu_2454_p2 = (tmp_56_reg_9624 ^ 1'd1);

assign xor_ln794_12_fu_2595_p2 = (tmp_58_reg_9651 ^ 1'd1);

assign xor_ln794_13_fu_2658_p2 = (tmp_60_reg_9674 ^ 1'd1);

assign xor_ln794_14_fu_2819_p2 = (tmp_62_reg_9709 ^ 1'd1);

assign xor_ln794_15_fu_2870_p2 = (tmp_64_reg_9736 ^ 1'd1);

assign xor_ln794_16_fu_3011_p2 = (tmp_66_reg_9763 ^ 1'd1);

assign xor_ln794_17_fu_3074_p2 = (tmp_68_reg_9786 ^ 1'd1);

assign xor_ln794_18_fu_3235_p2 = (tmp_70_reg_9821 ^ 1'd1);

assign xor_ln794_19_fu_3286_p2 = (tmp_72_reg_9848 ^ 1'd1);

assign xor_ln794_1_fu_4087_p2 = (p_Result_5_fu_4067_p3 ^ 1'd1);

assign xor_ln794_20_fu_3427_p2 = (tmp_74_reg_9875 ^ 1'd1);

assign xor_ln794_21_fu_3490_p2 = (tmp_76_reg_9898 ^ 1'd1);

assign xor_ln794_22_fu_3651_p2 = (tmp_78_reg_9933 ^ 1'd1);

assign xor_ln794_23_fu_3702_p2 = (tmp_80_reg_9960 ^ 1'd1);

assign xor_ln794_24_fu_3843_p2 = (tmp_82_reg_9987 ^ 1'd1);

assign xor_ln794_25_fu_3906_p2 = (tmp_84_reg_10010 ^ 1'd1);

assign xor_ln794_26_fu_6423_p2 = (tmp_91_reg_10807 ^ 1'd1);

assign xor_ln794_27_fu_6493_p2 = (tmp_93_reg_10835 ^ 1'd1);

assign xor_ln794_28_fu_6569_p2 = (tmp_95_reg_10863 ^ 1'd1);

assign xor_ln794_29_fu_6645_p2 = (tmp_97_reg_10891 ^ 1'd1);

assign xor_ln794_2_fu_738_p2 = (tmp_2_reg_8219 ^ 1'd1);

assign xor_ln794_30_fu_6721_p2 = (tmp_99_reg_10919 ^ 1'd1);

assign xor_ln794_31_fu_6797_p2 = (tmp_101_reg_10947 ^ 1'd1);

assign xor_ln794_32_fu_6873_p2 = (tmp_103_reg_10975 ^ 1'd1);

assign xor_ln794_33_fu_6949_p2 = (tmp_105_reg_11003 ^ 1'd1);

assign xor_ln794_34_fu_7025_p2 = (tmp_107_reg_11031 ^ 1'd1);

assign xor_ln794_35_fu_7101_p2 = (tmp_109_reg_11059 ^ 1'd1);

assign xor_ln794_36_fu_7177_p2 = (tmp_111_reg_11087 ^ 1'd1);

assign xor_ln794_37_fu_7253_p2 = (tmp_113_reg_11115 ^ 1'd1);

assign xor_ln794_38_fu_7329_p2 = (tmp_115_reg_11143 ^ 1'd1);

assign xor_ln794_39_fu_7405_p2 = (tmp_117_reg_11171 ^ 1'd1);

assign xor_ln794_3_fu_670_p2 = (tmp_23_reg_8186 ^ 1'd1);

assign xor_ln794_40_fu_7481_p2 = (tmp_119_reg_11199 ^ 1'd1);

assign xor_ln794_41_fu_7557_p2 = (tmp_121_reg_11227 ^ 1'd1);

assign xor_ln794_42_fu_7633_p2 = (tmp_123_reg_11255 ^ 1'd1);

assign xor_ln794_43_fu_7709_p2 = (tmp_125_reg_11283 ^ 1'd1);

assign xor_ln794_44_fu_7785_p2 = (tmp_127_reg_11311 ^ 1'd1);

assign xor_ln794_45_fu_7861_p2 = (tmp_129_reg_11339 ^ 1'd1);

assign xor_ln794_46_fu_419_p2 = (tmp_131_fu_403_p3 ^ 1'd1);

assign xor_ln794_47_fu_489_p2 = (tmp_133_fu_473_p3 ^ 1'd1);

assign xor_ln794_4_fu_1987_p2 = (tmp_46_reg_9395 ^ 1'd1);

assign xor_ln794_5_fu_4511_p2 = (deleted_zeros_fu_4470_p3 ^ 1'd1);

assign xor_ln794_6_fu_4713_p2 = (deleted_zeros_1_fu_4672_p3 ^ 1'd1);

assign xor_ln794_7_fu_2038_p2 = (tmp_48_reg_9422 ^ 1'd1);

assign xor_ln794_8_fu_2179_p2 = (tmp_50_reg_9539 ^ 1'd1);

assign xor_ln794_9_fu_2242_p2 = (tmp_52_reg_9562 ^ 1'd1);

assign xor_ln794_fu_4003_p2 = (p_Result_s_fu_3983_p3 ^ 1'd1);

assign xor_ln795_10_fu_2830_p2 = (tmp_63_reg_9720 ^ 1'd1);

assign xor_ln795_11_fu_2881_p2 = (tmp_65_reg_9747 ^ 1'd1);

assign xor_ln795_12_fu_3022_p2 = (tmp_67_reg_9774 ^ 1'd1);

assign xor_ln795_13_fu_3085_p2 = (tmp_69_reg_9797 ^ 1'd1);

assign xor_ln795_14_fu_3246_p2 = (tmp_71_reg_9832 ^ 1'd1);

assign xor_ln795_15_fu_3297_p2 = (tmp_73_reg_9859 ^ 1'd1);

assign xor_ln795_16_fu_3438_p2 = (tmp_75_reg_9886 ^ 1'd1);

assign xor_ln795_17_fu_3501_p2 = (tmp_77_reg_9909 ^ 1'd1);

assign xor_ln795_18_fu_3662_p2 = (tmp_79_reg_9944 ^ 1'd1);

assign xor_ln795_19_fu_3713_p2 = (tmp_81_reg_9971 ^ 1'd1);

assign xor_ln795_1_fu_681_p2 = (tmp_45_reg_8192 ^ 1'd1);

assign xor_ln795_20_fu_3854_p2 = (tmp_83_reg_9998 ^ 1'd1);

assign xor_ln795_21_fu_3917_p2 = (tmp_85_reg_10021 ^ 1'd1);

assign xor_ln795_22_fu_6434_p2 = (tmp_92_reg_10819 ^ 1'd1);

assign xor_ln795_23_fu_6504_p2 = (tmp_94_reg_10847 ^ 1'd1);

assign xor_ln795_24_fu_6580_p2 = (tmp_96_reg_10875 ^ 1'd1);

assign xor_ln795_25_fu_6656_p2 = (tmp_98_reg_10903 ^ 1'd1);

assign xor_ln795_26_fu_6732_p2 = (tmp_100_reg_10931 ^ 1'd1);

assign xor_ln795_27_fu_6808_p2 = (tmp_102_reg_10959 ^ 1'd1);

assign xor_ln795_28_fu_6884_p2 = (tmp_104_reg_10987 ^ 1'd1);

assign xor_ln795_29_fu_6960_p2 = (tmp_106_reg_11015 ^ 1'd1);

assign xor_ln795_2_fu_1998_p2 = (tmp_47_reg_9406 ^ 1'd1);

assign xor_ln795_30_fu_7036_p2 = (tmp_108_reg_11043 ^ 1'd1);

assign xor_ln795_31_fu_7112_p2 = (tmp_110_reg_11071 ^ 1'd1);

assign xor_ln795_32_fu_7188_p2 = (tmp_112_reg_11099 ^ 1'd1);

assign xor_ln795_33_fu_7264_p2 = (tmp_114_reg_11127 ^ 1'd1);

assign xor_ln795_34_fu_7340_p2 = (tmp_116_reg_11155 ^ 1'd1);

assign xor_ln795_35_fu_7416_p2 = (tmp_118_reg_11183 ^ 1'd1);

assign xor_ln795_36_fu_7492_p2 = (tmp_120_reg_11211 ^ 1'd1);

assign xor_ln795_37_fu_7568_p2 = (tmp_122_reg_11239 ^ 1'd1);

assign xor_ln795_38_fu_7644_p2 = (tmp_124_reg_11267 ^ 1'd1);

assign xor_ln795_39_fu_7720_p2 = (tmp_126_reg_11295 ^ 1'd1);

assign xor_ln795_3_fu_2049_p2 = (tmp_49_reg_9433 ^ 1'd1);

assign xor_ln795_40_fu_7796_p2 = (tmp_128_reg_11323 ^ 1'd1);

assign xor_ln795_41_fu_7872_p2 = (tmp_130_reg_11351 ^ 1'd1);

assign xor_ln795_42_fu_425_p2 = (tmp_132_fu_411_p3 ^ 1'd1);

assign xor_ln795_43_fu_495_p2 = (tmp_134_fu_481_p3 ^ 1'd1);

assign xor_ln795_44_fu_4540_p2 = (or_ln795_42_fu_4534_p2 ^ 1'd1);

assign xor_ln795_45_fu_4742_p2 = (or_ln795_43_fu_4736_p2 ^ 1'd1);

assign xor_ln795_4_fu_2190_p2 = (tmp_51_reg_9550 ^ 1'd1);

assign xor_ln795_5_fu_2253_p2 = (tmp_53_reg_9573 ^ 1'd1);

assign xor_ln795_6_fu_2414_p2 = (tmp_55_reg_9608 ^ 1'd1);

assign xor_ln795_7_fu_2465_p2 = (tmp_57_reg_9635 ^ 1'd1);

assign xor_ln795_8_fu_2606_p2 = (tmp_59_reg_9662 ^ 1'd1);

assign xor_ln795_9_fu_2669_p2 = (tmp_61_reg_9685 ^ 1'd1);

assign xor_ln795_fu_749_p2 = (tmp_3_reg_8225 ^ 1'd1);

assign y_V_fu_1038_p3 = {{add_ln737_reg_8555}, {32'd0}};

assign zext_ln1171_fu_4956_p1 = r_V_40_reg_10378;

assign zext_ln415_1_fu_4606_p1 = and_ln406_1_fu_4600_p2;

assign zext_ln415_fu_4404_p1 = and_ln406_fu_4398_p2;

endmodule //nlms_module_3tap
