###File created by Lattice CPE. Do not modify.###
set_hierarchy_separator /
#if {($FAMILY == "iCE40UP")} {
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#    create_clock -name {clk_i} -period 40 [get_ports clk_i]
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#}
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#if {($FAMILY == "LIFCL")} {
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#    create_clock -name {clk_i} -period 10 [get_ports clk_i]
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#if {($FAMILY == "iCE40UP")} {
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#    create_clock -name {clk_i} -period 40 [get_ports clk_i]
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#}
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#if {($FAMILY == "LIFCL")} {
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
#    create_clock -name {clk_i} -period 10 [get_ports clk_i]
##Original File: C:/Users/kbox/Desktop/FPGA/devBranch/adderMac/constraints/adderMac.ldc
