--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/software/ISE_WEBPACK_10.1/ISE/bin/lin/unwrapped/trce -ise
/home/derek/pci-eth-fpga/pcieth/ise/pcieth.ise -intstyle ise -v 3 -s 5 -xml
pcieth pcieth.ncd -o pcieth.twr pcieth.pcf -ucf pcieth.ucf

Design file:              pcieth.ncd
Physical constraint file: pcieth.pcf
Device,package,speed:     xc2s100,tq144,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PCI_CLK = PERIOD TIMEGRP "PCI_CLK" 30 ns HIGH 50%;

 1185 paths analyzed, 291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.391ns.
--------------------------------------------------------------------------------
Slack:                  19.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_MEMBAR1_1 (FF)
  Destination:          acquisition (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.380ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (2.444 - 2.455)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_MEMBAR1_1 to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R14C4.S0.XQ      Tcko                  1.292   PCI_MEMBAR1<1>
                                                       PCI_MEMBAR1_1
    CLB_R15C6.S1.F1      net (fanout=2)        1.630   PCI_MEMBAR1<1>
    CLB_R15C6.S1.COUT    Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<4>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<6>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.F3      net (fanout=2)        1.913   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S0.G3      net (fanout=3)        0.746   PCI_Targeted2
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.380ns (5.259ns logic, 5.121ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  19.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_MEMBAR1_0 (FF)
  Destination:          acquisition (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.312ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (2.444 - 2.455)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_MEMBAR1_0 to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R14C4.S0.YQ      Tcko                  1.292   PCI_MEMBAR1<1>
                                                       PCI_MEMBAR1_0
    CLB_R15C6.S1.F2      net (fanout=2)        1.562   PCI_MEMBAR1<0>
    CLB_R15C6.S1.COUT    Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<4>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<6>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.F3      net (fanout=2)        1.913   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S0.G3      net (fanout=3)        0.746   PCI_Targeted2
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.312ns (5.259ns logic, 5.053ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  19.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PCI_MEMBAR1_2 (FF)
  Destination:          acquisition (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.257ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Destination Clock:    PCI_CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_MEMBAR1_2 to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R15C4.S0.YQ      Tcko                  1.292   PCI_MEMBAR1<3>
                                                       PCI_MEMBAR1_2
    CLB_R15C6.S1.G1      net (fanout=2)        1.598   PCI_MEMBAR1<2>
    CLB_R15C6.S1.COUT    Topcyg                1.396   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_lut<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<1>
    CLB_R14C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<3>
    CLB_R13C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<4>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.CIN     net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0002_cy<5>
    CLB_R12C6.S1.COUT    Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<6>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.F3      net (fanout=2)        1.913   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S0.G3      net (fanout=3)        0.746   PCI_Targeted2
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.257ns (5.168ns logic, 5.089ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.313ns.
--------------------------------------------------------------------------------
Slack:                  -1.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_DEVSELn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.871ns (Levels of Logic = 1)
  Clock Path Delay:     2.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C3.S1.CLK     net (fanout=122)      0.580   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.855ns logic, 0.587ns route)
                                                       (76.0% logic, 24.0% route)

  Maximum Data Path: PCI_DevSelOE to PCI_DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C3.S1.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P131.T               net (fanout=3)        1.614   PCI_DevSelOE
    P131.PAD             Tioton                6.965   PCI_DEVSELn
                                                       PCI_DEVSELn_IOBUF/OBUFT
                                                       PCI_DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                      9.871ns (8.257ns logic, 1.614ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSel (FF)
  Destination:          PCI_DEVSELn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 1)
  Clock Path Delay:     2.436ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R9C4.S1.CLK      net (fanout=122)      0.574   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.855ns logic, 0.581ns route)
                                                       (76.1% logic, 23.9% route)

  Maximum Data Path: PCI_DevSel to PCI_DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C4.S1.XQ       Tcko                  1.292   PCI_DevSel
                                                       PCI_DevSel
    P131.O               net (fanout=5)        1.254   PCI_DevSel
    P131.PAD             Tioop                 6.799   PCI_DEVSELn
                                                       PCI_DEVSELn_IOBUF/OBUFT
                                                       PCI_DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (8.091ns logic, 1.254ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_FRAMEn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.421ns.
--------------------------------------------------------------------------------
Slack:                  1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.865ns (Levels of Logic = 3)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C7.S1.F4      net (fanout=10)       1.579   PCI_FRAMEn_IBUF
    CLB_R10C7.S1.X       Tilo                  0.653   PCI_TransactionAddr_0_1
                                                       PCI_TransactionStart1
    CLB_R10C3.S0.G1      net (fanout=10)       2.038   PCI_TransactionStart
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      7.865ns (3.416ns logic, 4.449ns route)
                                                       (43.4% logic, 56.6% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  2.278ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          PCI_TransactionAddr_1_2 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.164ns (Levels of Logic = 3)
  Clock Path Delay:     2.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to PCI_TransactionAddr_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C7.S1.F4      net (fanout=10)       1.579   PCI_FRAMEn_IBUF
    CLB_R10C7.S1.X       Tilo                  0.653   PCI_TransactionAddr_0_1
                                                       PCI_TransactionStart1
    CLB_R9C8.S0.G4       net (fanout=10)       1.009   PCI_TransactionStart
    CLB_R9C8.S0.Y        Tilo                  0.653   PCI_TransactionAddr_1_1
                                                       Mcount_PCI_TransactionAddr_xor<1>11
    CLB_R9C9.S1.BY       net (fanout=2)        1.214   Mcount_PCI_TransactionAddr3
    CLB_R9C9.S1.CLK      Tdick                 0.832   PCI_TransactionAddr_1_2
                                                       PCI_TransactionAddr_1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (3.362ns logic, 3.802ns route)
                                                       (46.9% logic, 53.1% route)

  Minimum Clock Path: PCI_CLK to PCI_TransactionAddr_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R9C9.S1.CLK      net (fanout=122)      0.580   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.855ns logic, 0.587ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  2.345ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAMEn (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.089ns (Levels of Logic = 3)
  Clock Path Delay:     2.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_FRAMEn to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   PCI_FRAMEn
                                                       PCI_FRAMEn
                                                       PCI_FRAMEn_IBUF
    CLB_R10C7.S1.F4      net (fanout=10)       1.579   PCI_FRAMEn_IBUF
    CLB_R10C7.S1.X       Tilo                  0.653   PCI_TransactionAddr_0_1
                                                       PCI_TransactionStart1
    CLB_R9C3.S1.BX       net (fanout=10)       1.953   PCI_TransactionStart
    CLB_R9C3.S1.CLK      Tdick                 1.680   PCI_TargetReady
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (3.557ns logic, 3.532ns route)
                                                       (50.2% logic, 49.8% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R9C3.S1.CLK      net (fanout=122)      0.572   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.855ns logic, 0.579ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IDSEL" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.205ns.
--------------------------------------------------------------------------------
Slack:                  0.795ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.649ns (Levels of Logic = 4)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C2.S1.G3       net (fanout=2)        1.689   PCI_IDSEL_IBUF
    CLB_R9C2.S1.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        1.145   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S0.G4      net (fanout=4)        0.914   PCI_Targeted32
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      8.649ns (4.069ns logic, 4.580ns route)
                                                       (47.0% logic, 53.0% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  1.801ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          PCI_TargetReady (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 4)
  Clock Path Delay:     2.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C2.S1.G3       net (fanout=2)        1.689   PCI_IDSEL_IBUF
    CLB_R9C2.S1.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        1.145   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R9C3.S1.F2       net (fanout=4)        0.554   PCI_Targeted32
    CLB_R9C3.S1.CLK      Tif5ck                1.715   PCI_TargetReady
                                                       PCI_TargetReady_mux00001_G
                                                       PCI_TargetReady_mux00001
                                                       PCI_TargetReady
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (4.245ns logic, 3.388ns route)
                                                       (55.6% logic, 44.4% route)

  Minimum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R9C3.S1.CLK      net (fanout=122)      0.572   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.855ns logic, 0.579ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack:                  1.819ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          PCI_DevSelOE (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 4)
  Clock Path Delay:     2.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IDSEL to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P114.I               Tiopi                 1.224   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
    CLB_R9C2.S1.G3       net (fanout=2)        1.689   PCI_IDSEL_IBUF
    CLB_R9C2.S1.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        1.145   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S1.G4      net (fanout=4)        0.907   PCI_Targeted32
    CLB_R10C3.S1.CLK     Tick                  1.352   PCI_DevSelOE
                                                       PCI_DevSelOE_mux00001
                                                       PCI_DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (3.882ns logic, 3.741ns route)
                                                       (50.9% logic, 49.1% route)

  Minimum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C3.S1.CLK     net (fanout=122)      0.580   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.855ns logic, 0.587ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IRDYn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 90 paths analyzed, 90 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.940ns.
--------------------------------------------------------------------------------
Slack:                  1.060ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          InterruptLine_0 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 3)
  Clock Path Delay:     2.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to InterruptLine_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R9C6.S1.F1       net (fanout=8)        1.930   PCI_IRDYn_IBUF
    CLB_R9C6.S1.X        Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R7C9.S1.G1       net (fanout=9)        1.677   N2
    CLB_R7C9.S1.Y        Tilo                  0.653   PCI_CSread_27_cmp_eq0004
                                                       InterruptLine_and00001
    CLB_R7C11.S0.CE      net (fanout=4)        1.364   InterruptLine_and0000
    CLB_R7C11.S0.CLK     Tceck                 0.886   InterruptLine<1>
                                                       InterruptLine_0
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (3.416ns logic, 4.971ns route)
                                                       (40.7% logic, 59.3% route)

  Minimum Clock Path: PCI_CLK to InterruptLine_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R7C11.S0.CLK     net (fanout=122)      0.585   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.855ns logic, 0.592ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack:                  1.060ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          InterruptLine_1 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 3)
  Clock Path Delay:     2.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to InterruptLine_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R9C6.S1.F1       net (fanout=8)        1.930   PCI_IRDYn_IBUF
    CLB_R9C6.S1.X        Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R7C9.S1.G1       net (fanout=9)        1.677   N2
    CLB_R7C9.S1.Y        Tilo                  0.653   PCI_CSread_27_cmp_eq0004
                                                       InterruptLine_and00001
    CLB_R7C11.S0.CE      net (fanout=4)        1.364   InterruptLine_and0000
    CLB_R7C11.S0.CLK     Tceck                 0.886   InterruptLine<1>
                                                       InterruptLine_1
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (3.416ns logic, 4.971ns route)
                                                       (40.7% logic, 59.3% route)

  Minimum Clock Path: PCI_CLK to InterruptLine_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R7C11.S0.CLK     net (fanout=122)      0.585   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.855ns logic, 0.592ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack:                  1.150ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDYn (PAD)
  Destination:          PCI_CSBAR0_6 (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.288ns (Levels of Logic = 3)
  Clock Path Delay:     2.438ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_IRDYn to PCI_CSBAR0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   PCI_IRDYn
                                                       PCI_IRDYn
                                                       PCI_IRDYn_IBUF
    CLB_R9C6.S1.F1       net (fanout=8)        1.930   PCI_IRDYn_IBUF
    CLB_R9C6.S1.X        Tilo                  0.653   N2
                                                       PCI_CSTransferWrite11
    CLB_R9C7.S0.G2       net (fanout=9)        0.743   N2
    CLB_R9C7.S0.Y        Tilo                  0.653   PCI_CSread_27_cmp_eq0002
                                                       PCI_CSBAR0_and00001
    CLB_R5C4.S1.CE       net (fanout=5)        2.199   PCI_CSBAR0_and0000
    CLB_R5C4.S1.CLK      Tceck                 0.886   PCI_CSBAR0<7>
                                                       PCI_CSBAR0_6
    -------------------------------------------------  ---------------------------
    Total                                      8.288ns (3.416ns logic, 4.872ns route)
                                                       (41.2% logic, 58.8% route)

  Minimum Clock Path: PCI_CLK to PCI_CSBAR0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R5C4.S1.CLK      net (fanout=122)      0.576   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.855ns logic, 0.583ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_STOPn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.792ns.
--------------------------------------------------------------------------------
Slack:                  -1.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_STOPn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      10.350ns (Levels of Logic = 1)
  Clock Path Delay:     2.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C3.S1.CLK     net (fanout=122)      0.580   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.855ns logic, 0.587ns route)
                                                       (76.0% logic, 24.0% route)

  Maximum Data Path: PCI_DevSelOE to PCI_STOPn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C3.S1.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P133.T               net (fanout=3)        2.093   PCI_DevSelOE
    P133.PAD             Tioton                6.965   PCI_STOPn
                                                       PCI_STOPn_IOBUF/OBUFT
                                                       PCI_STOPn
    -------------------------------------------------  ---------------------------
    Total                                     10.350ns (8.257ns logic, 2.093ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.688ns.
--------------------------------------------------------------------------------
Slack:                  -1.688ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_DevSelOE (FF)
  Destination:          PCI_TRDYn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      10.246ns (Levels of Logic = 1)
  Clock Path Delay:     2.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C3.S1.CLK     net (fanout=122)      0.580   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (1.855ns logic, 0.587ns route)
                                                       (76.0% logic, 24.0% route)

  Maximum Data Path: PCI_DevSelOE to PCI_TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C3.S1.YQ      Tcko                  1.292   PCI_DevSelOE
                                                       PCI_DevSelOE
    P130.T               net (fanout=3)        1.989   PCI_DevSelOE
    P130.PAD             Tioton                6.965   PCI_TRDYn
                                                       PCI_TRDYn_IOBUF/OBUFT
                                                       PCI_TRDYn
    -------------------------------------------------  ---------------------------
    Total                                     10.246ns (8.257ns logic, 1.989ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.640ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_TargetReady (FF)
  Destination:          PCI_TRDYn (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.206ns (Levels of Logic = 1)
  Clock Path Delay:     2.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_TargetReady
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R9C3.S1.CLK      net (fanout=122)      0.572   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.855ns logic, 0.579ns route)
                                                       (76.2% logic, 23.8% route)

  Maximum Data Path: PCI_TargetReady to PCI_TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C3.S1.XQ       Tcko                  1.292   PCI_TargetReady
                                                       PCI_TargetReady
    P130.O               net (fanout=1)        1.115   PCI_TargetReady
    P130.PAD             Tioop                 6.799   PCI_TRDYn
                                                       PCI_TRDYn_IOBUF/OBUFT
                                                       PCI_TRDYn
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (8.091ns logic, 1.115ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BEFORE COMP 
"PCI_CLK";

 51 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.419ns.
--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<0> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 4)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<0> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.224   PCI_CBE<0>
                                                       PCI_CBE<0>
                                                       PCI_CBE_0_IBUF
    CLB_R11C3.S1.F2      net (fanout=4)        2.350   PCI_CBE_0_IBUF
    CLB_R11C3.S1.X       Tilo                  0.653   PCI_MEMSpace
                                                       PCI_CBE_MEM1
    CLB_R10C3.S0.F4      net (fanout=2)        0.866   PCI_CBE_MEM
    CLB_R10C3.S0.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S0.G3      net (fanout=3)        0.746   PCI_Targeted2
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (4.069ns logic, 4.794ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.725ns (Levels of Logic = 4)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<3> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P113.I               Tiopi                 1.224   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       PCI_CBE_3_IBUF
    CLB_R9C4.S0.F3       net (fanout=6)        2.149   PCI_CBE_3_IBUF
    CLB_R9C4.S0.X        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted6
    CLB_R9C4.S0.G3       net (fanout=1)        0.761   PCI_Targeted6/O
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S0.G4      net (fanout=4)        0.914   PCI_Targeted32
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      8.725ns (4.069ns logic, 4.656ns route)
                                                       (46.6% logic, 53.4% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.714ns (Levels of Logic = 4)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_CBE<3> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P113.I               Tiopi                 1.224   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       PCI_CBE_3_IBUF
    CLB_R9C2.S1.G4       net (fanout=6)        1.754   PCI_CBE_3_IBUF
    CLB_R9C2.S1.Y        Tilo                  0.653   PCI_Targeted3
                                                       PCI_Targeted3
    CLB_R9C4.S0.G1       net (fanout=1)        1.145   PCI_Targeted3
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S0.G4      net (fanout=4)        0.914   PCI_Targeted32
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                      8.714ns (4.069ns logic, 4.645ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 227 paths analyzed, 122 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   7.910ns.
--------------------------------------------------------------------------------
Slack:                  -0.910ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<28> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.354ns (Levels of Logic = 4)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<28> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P100.I               Tiopi                 1.224   PCI_AD<28>
                                                       PCI_AD<28>
                                                       PCI_AD_28_IOBUF/IBUF
    CLB_R12C6.S1.F3      net (fanout=4)        1.960   N86
    CLB_R12C6.S1.COUT    Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_lut<6>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<6>
                                                       Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.F3      net (fanout=2)        1.913   Mcompar_PCI_Targeted_cmp_eq0002_cy<7>
    CLB_R10C3.S0.X       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted2
    CLB_R10C3.S0.G3      net (fanout=3)        0.746   PCI_Targeted2
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.354ns (4.903ns logic, 5.451ns route)
                                                       (47.4% logic, 52.6% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.905ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<6> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.349ns (Levels of Logic = 6)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<6> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.224   PCI_AD<6>
                                                       PCI_AD<6>
                                                       PCI_AD_6_IOBUF/IBUF
    CLB_R6C4.S0.F3       net (fanout=5)        1.775   N108
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S0.G4      net (fanout=4)        0.914   PCI_Targeted32
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.349ns (5.045ns logic, 5.304ns route)
                                                       (48.7% logic, 51.3% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.883ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<7> (PAD)
  Destination:          acquisition (FF)
  Destination Clock:    PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.327ns (Levels of Logic = 6)
  Clock Path Delay:     2.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PCI_AD<7> to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.224   PCI_AD<7>
                                                       PCI_AD<7>
                                                       PCI_AD_7_IOBUF/IBUF
    CLB_R6C4.S0.F4       net (fanout=5)        1.753   N107
    CLB_R6C4.S0.COUT     Topcyf                1.487   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_lut<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<0>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<1>
    CLB_R5C4.S0.COUT     Tbyp                  0.096   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<2>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.CIN      net (fanout=1)        0.000   Mcompar_PCI_Targeted_cmp_eq0000_cy<3>
    CLB_R4C4.S0.XB       Tcinxb                0.046   PCI_read<15>
                                                       Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.G4       net (fanout=1)        1.783   Mcompar_PCI_Targeted_cmp_eq0000_cy<4>
    CLB_R9C4.S0.Y        Tilo                  0.653   PCI_Targeted6/O
                                                       PCI_Targeted32
    CLB_R10C3.S0.G4      net (fanout=4)        0.914   PCI_Targeted32
    CLB_R10C3.S0.Y       Tilo                  0.653   PCI_Targeted2
                                                       PCI_Targeted58
    CLB_R10C4.S0.CE      net (fanout=1)        0.832   PCI_Targeted
    CLB_R10C4.S0.CLK     Tceck                 0.886   acquisition
                                                       acquisition
    -------------------------------------------------  ---------------------------
    Total                                     10.327ns (5.045ns logic, 5.282ns route)
                                                       (48.9% logic, 51.1% route)

  Minimum Clock Path: PCI_CLK to acquisition
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R10C4.S0.CLK     net (fanout=122)      0.582   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.855ns logic, 0.589ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP 
"PCI_CLK";

 300 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.241ns.
--------------------------------------------------------------------------------
Slack:                  20.759ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_MEMSpace (FF)
  Destination:          PCI_AD<24> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      17.800ns (Levels of Logic = 3)
  Clock Path Delay:     2.441ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_MEMSpace
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R11C3.S1.CLK     net (fanout=122)      0.579   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (1.855ns logic, 0.586ns route)
                                                       (76.0% logic, 24.0% route)

  Maximum Data Path: PCI_MEMSpace to PCI_AD<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R11C3.S1.XQ      Tcko                  1.292   PCI_MEMSpace
                                                       PCI_MEMSpace
    CLB_R7C9.S0.F3       net (fanout=12)       2.943   PCI_MEMSpace
    CLB_R7C9.S0.X        Tilo                  0.653   REG_led<2>
                                                       PCI_WorkSpace1
    CLB_R15C7.S1.F3      net (fanout=26)       2.626   PCI_WorkSpace
    CLB_R15C7.S1.X       Tilo                  0.653   PCI_read<24>
                                                       PCI_read<24>1
    P112.O               net (fanout=1)        2.834   PCI_read<24>
    P112.PAD             Tioop                 6.799   PCI_AD<24>
                                                       PCI_AD_24_IOBUF/OBUFT
                                                       PCI_AD<24>
    -------------------------------------------------  ---------------------------
    Total                                     17.800ns (9.397ns logic, 8.403ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  20.766ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_IOSpace (FF)
  Destination:          PCI_AD<24> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      17.791ns (Levels of Logic = 3)
  Clock Path Delay:     2.443ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_IOSpace
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R11C4.S0.CLK     net (fanout=122)      0.581   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.855ns logic, 0.588ns route)
                                                       (75.9% logic, 24.1% route)

  Maximum Data Path: PCI_IOSpace to PCI_AD<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R11C4.S0.XQ      Tcko                  1.292   PCI_IOSpace
                                                       PCI_IOSpace
    CLB_R7C9.S0.F1       net (fanout=24)       2.934   PCI_IOSpace
    CLB_R7C9.S0.X        Tilo                  0.653   REG_led<2>
                                                       PCI_WorkSpace1
    CLB_R15C7.S1.F3      net (fanout=26)       2.626   PCI_WorkSpace
    CLB_R15C7.S1.X       Tilo                  0.653   PCI_read<24>
                                                       PCI_read<24>1
    P112.O               net (fanout=1)        2.834   PCI_read<24>
    P112.PAD             Tioop                 6.799   PCI_AD<24>
                                                       PCI_AD_24_IOBUF/OBUFT
                                                       PCI_AD<24>
    -------------------------------------------------  ---------------------------
    Total                                     17.791ns (9.397ns logic, 8.394ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  21.081ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               PCI_MEMSpace (FF)
  Destination:          PCI_AD<31> (PAD)
  Source Clock:         PCI_CLK_BUFGP rising at 0.000ns
  Requirement:          41.000ns
  Data Path Delay:      17.478ns (Levels of Logic = 3)
  Clock Path Delay:     2.441ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: PCI_CLK to PCI_MEMSpace
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   PCI_CLK
                                                       PCI_CLK
                                                       PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   PCI_CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   PCI_CLK_BUFGP/BUFG
                                                       PCI_CLK_BUFGP/BUFG
    CLB_R11C3.S1.CLK     net (fanout=122)      0.579   PCI_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (1.855ns logic, 0.586ns route)
                                                       (76.0% logic, 24.0% route)

  Maximum Data Path: PCI_MEMSpace to PCI_AD<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R11C3.S1.XQ      Tcko                  1.292   PCI_MEMSpace
                                                       PCI_MEMSpace
    CLB_R7C9.S0.F3       net (fanout=12)       2.943   PCI_MEMSpace
    CLB_R7C9.S0.X        Tilo                  0.653   REG_led<2>
                                                       PCI_WorkSpace1
    CLB_R15C7.S0.G1      net (fanout=26)       2.944   PCI_WorkSpace
    CLB_R15C7.S0.Y       Tilo                  0.653   PCI_read<25>
                                                       PCI_read<31>1
    P95.O                net (fanout=1)        2.194   PCI_read<31>
    P95.PAD              Tioop                 6.799   PCI_AD<31>
                                                       PCI_AD_31_IOBUF/OBUFT
                                                       PCI_AD<31>
    -------------------------------------------------  ---------------------------
    Total                                     17.478ns (9.397ns logic, 8.081ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------


4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCI_CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCI_AD<0>   |    6.788(R)|   -2.092(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |    6.777(R)|   -1.895(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |    5.380(R)|   -0.706(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |    4.490(R)|   -1.351(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |    3.064(R)|   -1.075(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |    2.644(R)|   -0.753(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |    7.905(R)|   -0.223(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |    7.883(R)|   -0.452(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |    7.843(R)|   -0.123(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |    7.799(R)|    0.054(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |    7.112(R)|   -0.109(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |    7.358(R)|   -0.622(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |    7.651(R)|   -0.199(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |    7.565(R)|   -0.130(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |    7.512(R)|   -0.190(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |    7.123(R)|    0.055(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |    7.627(R)|   -0.319(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |    7.720(R)|    0.051(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |    7.403(R)|   -0.146(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |    7.524(R)|   -0.031(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |    7.626(R)|   -0.102(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |    7.385(R)|    0.048(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |    7.715(R)|    0.049(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |    7.813(R)|    0.129(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |    7.684(R)|    0.111(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |    7.797(R)|   -0.744(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |    7.610(R)|   -0.250(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |    7.613(R)|   -0.405(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |    7.910(R)|   -0.397(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |    7.677(R)|   -0.099(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |    7.766(R)|   -0.883(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |    7.830(R)|   -0.271(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<0>  |    6.419(R)|   -1.504(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<1>  |    5.709(R)|   -0.034(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<2>  |    5.603(R)|   -0.046(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<3>  |    6.281(R)|   -0.936(R)|PCI_CLK_BUFGP     |   0.000|
PCI_FRAMEn  |    5.421(R)|   -0.311(R)|PCI_CLK_BUFGP     |   0.000|
PCI_IDSEL   |    6.205(R)|   -0.635(R)|PCI_CLK_BUFGP     |   0.000|
PCI_IRDYn   |    5.940(R)|   -0.205(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock PCI_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PCI_AD<0>   |   18.944(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |   18.822(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |   18.500(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |   19.126(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |   19.862(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |   18.047(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |   18.034(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |   18.347(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |   18.626(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |   18.319(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |   18.337(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |   18.716(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |   18.846(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |   19.121(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |   18.517(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |   18.584(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |   17.644(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |   19.592(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |   19.189(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |   18.914(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |   19.799(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |   19.076(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |   19.656(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |   19.528(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |   20.241(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |   19.678(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |   18.685(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |   18.852(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |   18.829(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |   18.677(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |   19.517(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |   19.919(R)|PCI_CLK_BUFGP     |   0.000|
PCI_DEVSELn |   12.313(R)|PCI_CLK_BUFGP     |   0.000|
PCI_STOPn   |   12.792(R)|PCI_CLK_BUFGP     |   0.000|
PCI_TRDYn   |   12.688(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PCI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCI_CLK        |   10.391|         |         |         |
---------------+---------+---------+---------+---------+

COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_DEVSELn                                    |       12.313|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "PCI_STOPn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_STOPn                                      |       12.792|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_TRDYn                                      |       12.688|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP "PCI_CLK";
Bus Skew: 2.597 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_AD<0>                                      |       18.944|        1.300|
PCI_AD<1>                                      |       18.822|        1.178|
PCI_AD<2>                                      |       18.500|        0.856|
PCI_AD<3>                                      |       19.126|        1.482|
PCI_AD<4>                                      |       19.862|        2.218|
PCI_AD<5>                                      |       18.047|        0.403|
PCI_AD<6>                                      |       18.034|        0.390|
PCI_AD<7>                                      |       18.347|        0.703|
PCI_AD<8>                                      |       18.626|        0.982|
PCI_AD<9>                                      |       18.319|        0.675|
PCI_AD<10>                                     |       18.337|        0.693|
PCI_AD<11>                                     |       18.716|        1.072|
PCI_AD<12>                                     |       18.846|        1.202|
PCI_AD<13>                                     |       19.121|        1.477|
PCI_AD<14>                                     |       18.517|        0.873|
PCI_AD<15>                                     |       18.584|        0.940|
PCI_AD<16>                                     |       17.644|        0.000|
PCI_AD<17>                                     |       19.592|        1.948|
PCI_AD<18>                                     |       19.189|        1.545|
PCI_AD<19>                                     |       18.914|        1.270|
PCI_AD<20>                                     |       19.799|        2.155|
PCI_AD<21>                                     |       19.076|        1.432|
PCI_AD<22>                                     |       19.656|        2.012|
PCI_AD<23>                                     |       19.528|        1.884|
PCI_AD<24>                                     |       20.241|        2.597|
PCI_AD<25>                                     |       19.678|        2.034|
PCI_AD<26>                                     |       18.685|        1.041|
PCI_AD<27>                                     |       18.852|        1.208|
PCI_AD<28>                                     |       18.829|        1.185|
PCI_AD<29>                                     |       18.677|        1.033|
PCI_AD<30>                                     |       19.517|        1.873|
PCI_AD<31>                                     |       19.919|        2.275|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 5  Score: 5923

Constraints cover 1897 paths, 0 nets, and 858 connections

Design statistics:
   Minimum period:  10.391ns{1}   (Maximum frequency:  96.237MHz)
   Minimum input required time before clock:   7.910ns
   Minimum output required time after clock:  20.241ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 22 17:02:04 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 63 MB



