INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_core_1'
