{
  "doc-184353ca9a057587d7871b9108da8aee": {
    "status": "failed",
    "error_msg": "The expanded size of the tensor (1408) must match the existing size (512) at non-singleton dimension 1.  Target sizes: [10, 1408].  Tensor sizes: [1, 512]",
    "content_summary": "(19) United States (12) Patent Application Publication (1o) Pub. No.: US 2024/0282697 A1 Li et al. (43) Pub. Date: Aug. 22, 2024 \n\n（54）2D LAYER ON INTERCONNECT CONDUCTIVE STRUCTURE \n\n(71） Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., H...",
    "content_length": 82326,
    "created_at": "2025-09-17T03:02:44.135353+00:00",
    "updated_at": "2025-09-17T03:05:49.009854+00:00",
    "file_path": " 2d layer on interconnect conductive structure.pdf",
    "track_id": "insert_20250917_110244_7220779e",
    "metadata": {
      "processing_start_time": 1758078348,
      "processing_end_time": 1758078349
    },
    "chunks_list": []
  },
  "doc-91706cf8ec5e6822f5f36ce21d928364": {
    "status": "failed",
    "error_msg": "The expanded size of the tensor (1358) must match the existing size (512) at non-singleton dimension 1.  Target sizes: [10, 1358].  Tensor sizes: [1, 512]",
    "content_summary": "(19) United States (12) Patent Application Publication (1o) Pub. No.: US 2024/0395870 A1 KHADERBAD et al. (43) Pub. Date: Nov. 28, 2024 \n\n（54）2D CHANNEL TRANSISTORS WITH LOWCONTACTRESISTANCE\n\n(71） Applicant: Taiwan Semiconductor Manufacturing Company...",
    "content_length": 54098,
    "created_at": "2025-09-17T03:05:48.938946+00:00",
    "updated_at": "2025-09-17T03:05:49.010536+00:00",
    "file_path": " 2d Channel Transistors With Low Contact Resistance.pdf",
    "track_id": "insert_20250917_110548_bd3c4958",
    "metadata": {
      "processing_start_time": 1758078348,
      "processing_end_time": 1758078349
    },
    "chunks_list": []
  }
}