{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446019748472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446019748474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 16:09:07 2015 " "Processing started: Wed Oct 28 16:09:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446019748474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446019748474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446019748474 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446019748616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446019748897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446019748992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446019748992 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1446019749428 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446019749575 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1446019749575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1446019749588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446019749589 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749590 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749590 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446019749590 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_7\|ready UART:comb_6\|UART2REG:comb_7\|ready " "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_7\|ready UART:comb_6\|UART2REG:comb_7\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy " "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC:comb_543\|Div_c:comb_3\|clk_div ADC:comb_543\|Div_c:comb_3\|clk_div " "create_clock -period 1.000 -name ADC:comb_543\|Div_c:comb_3\|clk_div ADC:comb_543\|Div_c:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_544\|r_clk FPGA2AR9331:comb_544\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_544\|r_clk FPGA2AR9331:comb_544\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC:comb_543\|Div:comb_4\|clk_div ADC:comb_543\|Div:comb_4\|clk_div " "create_clock -period 1.000 -name ADC:comb_543\|Div:comb_4\|clk_div ADC:comb_543\|Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " "create_clock -period 1.000 -name ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " "create_clock -period 1.000 -name ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_en_u adc_en_u " "create_clock -period 1.000 -name adc_en_u adc_en_u" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1446019749794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446019749802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446019749805 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446019749823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446019750000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446019750000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.044 " "Worst-case setup slack is -7.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.044      -294.523 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -7.044      -294.523 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851      -279.929 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -4.851      -279.929 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.579      -238.856 ADC:comb_543\|Div:comb_4\|clk_div  " "   -4.579      -238.856 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208      -154.928 FPGA2AR9331:comb_544\|r_clk  " "   -4.208      -154.928 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302       -98.258 Div:comb_4\|clk_div  " "   -3.302       -98.258 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130      -306.924 UART:comb_6\|UART2REG:comb_7\|ready  " "   -3.130      -306.924 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864       -59.721 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.864       -59.721 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.539       -40.698 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -2.539       -40.698 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236       -85.082 SYS_CLK  " "   -2.236       -85.082 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.754       -38.987 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -1.754       -38.987 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871       -22.299 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -0.871       -22.299 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019750008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.801 " "Worst-case hold slack is -0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801        -2.266 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -0.801        -2.266 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565       -13.476 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -0.565       -13.476 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391       -19.227 ADC:comb_543\|Div:comb_4\|clk_div  " "   -0.391       -19.227 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250        -0.250 Div:comb_4\|clk_div  " "   -0.250        -0.250 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -0.373 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.127        -0.373 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027        -0.027 UART:comb_6\|UART2REG:comb_7\|ready  " "   -0.027        -0.027 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002        -0.002 SYS_CLK  " "   -0.002        -0.002 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "    0.315         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.386         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 FPGA2AR9331:comb_544\|r_clk  " "    0.453         0.000 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.485         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019750033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.552 " "Worst-case recovery slack is -1.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552       -17.453 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.552       -17.453 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019750051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.613 " "Worst-case removal slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.613         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019750063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -207.930 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -3.201      -207.930 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_544\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -168.031 UART:comb_6\|UART2REG:comb_7\|ready  " "   -1.487      -168.031 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -123.421 ADC:comb_543\|Div:comb_4\|clk_div  " "   -1.487      -123.421 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -1.487       -71.376 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 Div:comb_4\|clk_div  " "   -1.487       -71.376 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -1.487       -37.175 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 adc_en_u  " "    0.406         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.198         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.198         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737         0.000 SYS_CLK  " "   19.737         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019750072 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019752761 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019752761 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446019752789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446019752837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446019753700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446019753996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446019754076 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446019754076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.264 " "Worst-case setup slack is -6.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.264      -252.106 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -6.264      -252.106 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.510      -255.659 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -4.510      -255.659 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177      -211.810 ADC:comb_543\|Div:comb_4\|clk_div  " "   -4.177      -211.810 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868      -140.618 FPGA2AR9331:comb_544\|r_clk  " "   -3.868      -140.618 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178       -88.180 Div:comb_4\|clk_div  " "   -3.178       -88.180 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.894      -278.535 UART:comb_6\|UART2REG:comb_7\|ready  " "   -2.894      -278.535 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551       -53.907 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.551       -53.907 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.147       -33.791 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -2.147       -33.791 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001       -72.965 SYS_CLK  " "   -2.001       -72.965 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737       -39.054 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -1.737       -39.054 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699       -17.254 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -0.699       -17.254 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019754110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.637 " "Worst-case hold slack is -0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637        -1.702 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -0.637        -1.702 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387       -14.243 ADC:comb_543\|Div:comb_4\|clk_div  " "   -0.387       -14.243 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386        -9.156 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -0.386        -9.156 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -0.749 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.251        -0.749 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 Div:comb_4\|clk_div  " "   -0.198        -0.198 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 SYS_CLK  " "    0.027         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 UART:comb_6\|UART2REG:comb_7\|ready  " "    0.068         0.000 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.276         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 FPGA2AR9331:comb_544\|r_clk  " "    0.401         0.000 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "    0.410         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.430         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019754155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.202 " "Worst-case recovery slack is -1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202       -12.846 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.202       -12.846 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019754188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.434 " "Worst-case removal slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.434         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019754215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -207.930 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -3.201      -207.930 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_544\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -169.110 UART:comb_6\|UART2REG:comb_7\|ready  " "   -1.487      -169.110 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -123.421 ADC:comb_543\|Div:comb_4\|clk_div  " "   -1.487      -123.421 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -1.487       -71.376 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 Div:comb_4\|clk_div  " "   -1.487       -71.376 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -1.487       -37.175 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 adc_en_u  " "    0.428         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.161         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750         0.000 SYS_CLK  " "   19.750         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019754238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019756471 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019756471 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446019756573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446019757066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446019757066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.730 " "Worst-case setup slack is -2.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730      -115.645 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -2.730      -115.645 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546       -67.776 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -1.546       -67.776 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400       -58.356 ADC:comb_543\|Div:comb_4\|clk_div  " "   -1.400       -58.356 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305       -41.066 FPGA2AR9331:comb_544\|r_clk  " "   -1.305       -41.066 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920       -34.622 SYS_CLK  " "   -0.920       -34.622 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890       -76.766 UART:comb_6\|UART2REG:comb_7\|ready  " "   -0.890       -76.766 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828       -16.571 Div:comb_4\|clk_div  " "   -0.828       -16.571 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683       -12.459 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.683       -12.459 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565        -5.232 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -0.565        -5.232 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354        -3.259 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -0.354        -3.259 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.234         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019757104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.629 " "Worst-case hold slack is -0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629        -1.933 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -0.629        -1.933 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420       -10.050 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -0.420       -10.050 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -0.249 Div:comb_4\|clk_div  " "   -0.249        -0.249 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235       -11.453 ADC:comb_543\|Div:comb_4\|clk_div  " "   -0.235       -11.453 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -0.217 SYS_CLK  " "   -0.110        -0.217 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.090 UART:comb_6\|UART2REG:comb_7\|ready  " "   -0.090        -0.090 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.072         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.087         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "    0.186         0.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 FPGA2AR9331:comb_544\|r_clk  " "    0.187         0.000 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.201         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019757168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.704 " "Worst-case recovery slack is -0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704        -7.609 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.704        -7.609 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019757209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.414         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019757267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -126.000 ADC:comb_543\|Div_c:comb_3\|clk_div  " "   -1.000      -126.000 ADC:comb_543\|Div_c:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -113.000 UART:comb_6\|UART2REG:comb_7\|ready  " "   -1.000      -113.000 UART:comb_6\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -83.000 ADC:comb_543\|Div:comb_4\|clk_div  " "   -1.000       -83.000 ADC:comb_543\|Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_544\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_544\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -48.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "   -1.000       -48.000 ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -48.000 Div:comb_4\|clk_div  " "   -1.000       -48.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.000       -29.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "   -1.000       -25.000 ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 adc_en_u  " "    0.452         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.270         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.270         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.262         0.000 SYS_CLK  " "   19.262         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446019757309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019759674 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1446019759674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446019760667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446019760668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446019761330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 16:09:21 2015 " "Processing ended: Wed Oct 28 16:09:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446019761330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446019761330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446019761330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446019761330 ""}
