# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_if_common
.inputs clock reset_n a_in[0] a_in[1] b_in[0] b_in[1] c_in d_in
.outputs out0[0] out0[1] out2[0] out2[1] out1
.subckt $mux A[0]=$false A[1]=$true B[0]=$true B[1]=$false S=top_a.out1_$dffe_Q_D_$pmux_Y_S_1 Y[0]=$auto$rtlil.cc:2224:Mux$41[0] Y[1]=$auto$rtlil.cc:2224:Mux$41[1]
.param WIDTH 00000000000000000000000000000010
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$41[0] A[1]=$auto$rtlil.cc:2224:Mux$41[1] B[0]=$false B[1]=$false S=top_a.out1_$dffe_Q_D_$pmux_Y_S_2 Y[0]=$auto$rtlil.cc:2224:Mux$43[0] Y[1]=$auto$rtlil.cc:2224:Mux$43[1]
.param WIDTH 00000000000000000000000000000010
.subckt $and A[0]=a_in[0] A[1]=a_in[1] B[0]=b_in[0] B[1]=b_in[1] Y[0]=b_in_$and_B_Y[0] Y[1]=b_in_$and_B_Y[1]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000010
.subckt $and A=c_in B=d_in Y=d_in_$and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $sdff CLK=clock D[0]=b_in_$and_B_Y[0] D[1]=b_in_$and_B_Y[1] Q[0]=out0[0] Q[1]=out0[1] SRST=c_in
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000000
.param SRST_VALUE 00
.param WIDTH 00000000000000000000000000000010
.subckt $sdff CLK=clock D=d_in_$and_B_Y Q=out1 SRST=c_in
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000000
.param SRST_VALUE 0
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=clock D[0]=temp_a[0] D[1]=temp_a[1] Q[0]=out2[0] Q[1]=out2[1]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000010
.subckt $eq A[0]=top_a.a_in[0] A[1]=top_a.a_in[1] B[0]=$true B[1]=$false Y=top_a.out1_$dffe_Q_D_$pmux_Y_S
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=top_a.a_in[0] A[1]=top_a.a_in[1] B[0]=$true B[1]=$true Y=top_a.out1_$dffe_Q_D_$pmux_Y_S_2
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=top_a.a_in[0] A[1]=top_a.a_in[1] B[0]=$false B[1]=$true Y=top_a.out1_$dffe_Q_D_$pmux_Y_S_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dffe CLK=top_a.clock D[0]=top_a.out1_$dffe_Q_D[0] D[1]=top_a.out1_$dffe_Q_D[1] EN=top_a.out1_$dffe_Q_EN Q[0]=top_a.out1[0] Q[1]=top_a.out1[1]
.param CLK_POLARITY 00000000000000000000000000000001
.param EN_POLARITY 00000000000000000000000000000001
.param WIDTH 00000000000000000000000000000010
.subckt $reduce_bool A[0]=top_a.out1_$dffe_Q_D_$pmux_Y_S_2 A[1]=top_a.out1_$dffe_Q_D_$pmux_Y_S_1 A[2]=top_a.out1_$dffe_Q_D_$pmux_Y_S Y=top_a.out1_$dffe_Q_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A[0]=top_a.out1[0] A[1]=top_a.out1[1] B[0]=$true B[1]=$true Y[0]=top_a.out2_$and_B_Y[0] Y[1]=top_a.out2_$and_B_Y[1]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000010
.subckt $dff CLK=top_a.clock D[0]=top_a.out2_$and_B_Y[0] D[1]=top_a.out2_$and_B_Y[1] Q[0]=top_a.out[0] Q[1]=top_a.out[1]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000010
.names $true top_a.out2[0]
1 1
.names $true top_a.out2[1]
1 1
.names a_in[0] top_a.a_in[0]
1 1
.names a_in[1] top_a.a_in[1]
1 1
.names clock top_a.clock
1 1
.names top_a.out[0] temp_a[0]
1 1
.names top_a.out[1] temp_a[1]
1 1
.names $auto$rtlil.cc:2224:Mux$43[0] top_a.out1_$dffe_Q_D[0]
1 1
.names $auto$rtlil.cc:2224:Mux$43[1] top_a.out1_$dffe_Q_D[1]
1 1
.end
