tst r0, r1 
mvnne r0, r2 
mvnne r0, r3 
mov r1, r0 
and r1, r2, r1, ror #3 
