#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 27 22:06:08 2024
# Process ID: 51184
# Current directory: D:/mt_hard/mt_hard.runs/mt_hard_bd_clk_wiz_0_1_synth_1
# Command line: vivado.exe -log mt_hard_bd_clk_wiz_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mt_hard_bd_clk_wiz_0_1.tcl
# Log file: D:/mt_hard/mt_hard.runs/mt_hard_bd_clk_wiz_0_1_synth_1/mt_hard_bd_clk_wiz_0_1.vds
# Journal file: D:/mt_hard/mt_hard.runs/mt_hard_bd_clk_wiz_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source mt_hard_bd_clk_wiz_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 364.348 ; gain = 153.945
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_axi_clk_config' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_axi_clk_config.vhd:177]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_axi_lite_ipif' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_slave_attachment' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_address_decoder' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized0' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized0' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized1' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized1' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized2' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized2' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized3' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized3' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized4' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized4' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized5' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized5' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized6' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized6' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized7' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized7' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized8' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_pselect_f__parameterized8' (1#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_address_decoder' (2#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_slave_attachment' (3#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_axi_lite_ipif' (4#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_clk_wiz_drp' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_clk_wiz' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [D:/ProgramFiles/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_clk_wiz' (8#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_mmcm_drp' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_mmcm_drp' (9#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_clk_wiz_drp' (10#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mt_hard_bd_clk_wiz_0_1_soft_reset' [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_soft_reset' (11#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/mt_hard_bd_clk_wiz_0_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1_axi_clk_config' (12#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_axi_clk_config.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'mt_hard_bd_clk_wiz_0_1' (13#1) [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 409.387 ; gain = 198.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 409.387 ; gain = 198.984
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 736.059 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:18 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:32 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:33 . Memory (MB): peak = 736.059 ; gain = 525.656
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:35 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:35 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 753.422 ; gain = 543.020
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 753.422 ; gain = 543.020

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     2|
|3     |LUT2       |    58|
|4     |LUT3       |    31|
|5     |LUT4       |    76|
|6     |LUT5       |   115|
|7     |LUT6       |   580|
|8     |MMCME2_ADV |     1|
|9     |MUXF7      |   162|
|10    |MUXF8      |    64|
|11    |FDRE       |  1571|
|12    |FDSE       |    89|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 753.422 ; gain = 543.020
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:24 . Memory (MB): peak = 1186.898 ; gain = 900.824
