Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/UNI/term_4/CA/CAProject - Copy/sorter_test_bench5_isim_beh.exe -prj D:/UNI/term_4/CA/CAProject - Copy/sorter_test_bench5_beh.prj work.sorter_test_bench5 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/UNI/term_4/CA/CAProject - Copy/Sorter.vhd" into library work
Parsing VHDL file "D:/UNI/term_4/CA/CAProject - Copy/sorter_test_bench5.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package types
Compiling architecture behavioral of entity Mem [mem_default]
Compiling architecture behavioral of entity Controller [controller_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity clock [clock_default]
Compiling architecture behavioral of entity WB_Sub [wb_sub_default]
Compiling architecture behavioral of entity Sorter [sorter_default]
Compiling architecture behavior of entity sorter_test_bench5
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable D:/UNI/term_4/CA/CAProject - Copy/sorter_test_bench5_isim_beh.exe
Fuse Memory Usage: 37700 KB
Fuse CPU Usage: 515 ms
